Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 14 17:06:58 2016
| Host         : JOHN-HP running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IMU_top_timing_summary_routed.rpt -rpx IMU_top_timing_summary_routed.rpx
| Design       : IMU_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: current_state_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 3379 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.184      -65.740                     35                 3576        0.032        0.000                      0                 3576        3.000        0.000                       0                  3387  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0_1   {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0     {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1        1.702        0.000                      0                 3268        0.109        0.000                      0                 3268        4.020        0.000                       0                  3255  
  clk_10M_clk_wiz_0_1        51.078        0.000                      0                  273        0.172        0.000                      0                  273       55.056        0.000                       0                   128  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0          1.701        0.000                      0                 3268        0.109        0.000                      0                 3268        4.020        0.000                       0                  3255  
  clk_10M_clk_wiz_0          51.073        0.000                      0                  273        0.172        0.000                      0                  273       55.056        0.000                       0                   128  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10M_clk_wiz_0_1   clk_100M_clk_wiz_0_1       -2.180      -65.591                     35                   35        0.059        0.000                      0                   35  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1        1.701        0.000                      0                 3268        0.032        0.000                      0                 3268  
clk_10M_clk_wiz_0     clk_100M_clk_wiz_0_1       -2.184      -65.740                     35                   35        0.055        0.000                      0                   35  
clk_10M_clk_wiz_0     clk_10M_clk_wiz_0_1        51.073        0.000                      0                  273        0.055        0.000                      0                  273  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0          1.701        0.000                      0                 3268        0.032        0.000                      0                 3268  
clk_10M_clk_wiz_0_1   clk_100M_clk_wiz_0         -2.180      -65.591                     35                   35        0.059        0.000                      0                   35  
clk_10M_clk_wiz_0     clk_100M_clk_wiz_0         -2.184      -65.740                     35                   35        0.055        0.000                      0                   35  
clk_10M_clk_wiz_0_1   clk_10M_clk_wiz_0          51.073        0.000                      0                  273        0.055        0.000                      0                  273  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.995ns  (logic 0.707ns (23.608%)  route 2.288ns (76.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.640     7.214    magnY_2s
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.121    
    SLICE_X1Y7           FDRE (Setup_fdre_C_CE)      -0.205     8.916    magnY_2s_reg[4]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.121    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.952    magnY_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.121    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.952    magnY_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.121    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.952    magnY_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.121    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.952    magnY_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.075    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.870    degrees_reg[0]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.075    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.870    degrees_reg[1]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.075    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.870    degrees_reg[4]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.075    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.870    degrees_reg[5]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 0.707ns (24.329%)  route 2.199ns (75.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.551     7.125    magnY_2s
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654     8.581    clk_100M
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/C
                         clock pessimism              0.616     9.196    
                         clock uncertainty           -0.077     9.120    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.583    -0.596    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.399    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[11]
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.045    -0.354 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[11]
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.849    -0.836    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.120    -0.463    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.618    -0.561    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.364    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]_0[5]
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.075    -0.473    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.616    -0.563    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.366    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]_0[9]
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.883    -0.802    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.075    -0.475    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.581    -0.598    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.401    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[29]
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.848    -0.837    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.078    -0.520    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.078    -0.512    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.613    -0.566    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.879    -0.806    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.076    -0.490    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.076    -0.514    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.622    -0.557    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.360    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[0]
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.236    -0.557    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.075    -0.482    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y14         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[15]
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.075    -0.515    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y13         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[19]
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.075    -0.515    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y13      IPsubtracter_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y12      IPsubtracter_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y13      RadToDeg_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y13      RadToDeg_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y23      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y25      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y21      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y11     RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y11     RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y15     arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y11     RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y15     arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y15     arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       51.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[17]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[18]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[19]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[20]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[21]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[22]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.078ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.113   110.148    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.624    inVal_reg[23]
  -------------------------------------------------------------------
                         required time                        109.624    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.078    

Slack (MET) :             51.181ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.113   110.155    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.631    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.631    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.181    

Slack (MET) :             51.181ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.113   110.155    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.631    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.631    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.181    

Slack (MET) :             51.181ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.113   110.155    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.631    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.631    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inVal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.150%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.295    p_2_in[5]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.468    magnYdata_2s_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inVal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.292    p_2_in[8]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.071    -0.469    magnYdata_2s_reg[15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inVal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[5]/Q
                         net (fo=3, routed)           0.124    -0.291    p_2_in[6]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.070    -0.470    magnYdata_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inVal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X3Y8           FDRE                                         r  inVal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inVal_reg[11]/Q
                         net (fo=3, routed)           0.125    -0.290    p_2_in[12]
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.063    -0.478    magnYdata_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.476%)  route 0.138ns (49.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.138    -0.281    p_2_in[27]
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.888    -0.797    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.070    -0.475    magnXdata_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.982%)  route 0.130ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.130    -0.289    p_2_in[26]
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.887    -0.798    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.046    -0.500    magnXoffset_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.116    -0.303    p_2_in[25]
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.886    -0.799    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.047    -0.514    inVal_reg[25]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.801%)  route 0.143ns (40.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 54.763 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    55.000    clk_10M
    SLICE_X0Y6           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[2]/Q
                         net (fo=6, routed)           0.143    55.309    bitsOut_reg__0[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045    55.354 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.354    bitsOut0[5]
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    54.763    clk_10M
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    55.015    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.124    55.139    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.139    
                         arrival time                          55.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.264    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.048    -0.216 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    p_0_in[2]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.435    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.263    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT5 (Prop_lut5_I2_O)        0.049    -0.214 r  SPI_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    p_0_in[4]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.435    SPI_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y1    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y2       SPI_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y3       SPI_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y3       SPI_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y3       SPI_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y3       SPI_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y8       inVal_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y8       inVal_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y8       inVal_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y9       inVal_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y9       inVal_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y9       inVal_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y11      inVal_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y11      inVal_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y7       bitsOut_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y11      current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y11      current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y12      get_magn_data_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y3       mosi_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.995ns  (logic 0.707ns (23.608%)  route 2.288ns (76.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.640     7.214    magnY_2s
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X1Y7           FDRE (Setup_fdre_C_CE)      -0.205     8.915    magnY_2s_reg[4]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[0]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[1]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[4]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[5]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 0.707ns (24.329%)  route 2.199ns (75.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.551     7.125    magnY_2s
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654     8.581    clk_100M
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/C
                         clock pessimism              0.616     9.196    
                         clock uncertainty           -0.077     9.119    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.950    magnY_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.583    -0.596    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.399    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[11]
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.045    -0.354 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[11]
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.849    -0.836    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.120    -0.463    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.618    -0.561    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.364    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]_0[5]
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.075    -0.473    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.616    -0.563    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.366    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]_0[9]
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.883    -0.802    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.075    -0.475    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.581    -0.598    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.401    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[29]
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.848    -0.837    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.078    -0.520    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.078    -0.512    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.613    -0.566    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.879    -0.806    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.076    -0.490    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.076    -0.514    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.622    -0.557    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.360    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[0]
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.236    -0.557    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.075    -0.482    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y14         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[15]
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.075    -0.515    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y13         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[19]
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.075    -0.515    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y13      IPsubtracter_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y12      IPsubtracter_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y13      RadToDeg_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y13      RadToDeg_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y23      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y25      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y21      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y11     RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y11     RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y15     arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y11     RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y15     arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl9/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y9      RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y15     arcTangent/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl9/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21     RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y19      RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       51.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[17]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[18]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[19]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[20]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[21]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[22]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[23]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inVal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.150%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.295    p_2_in[5]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.468    magnYdata_2s_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inVal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.292    p_2_in[8]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.071    -0.469    magnYdata_2s_reg[15]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inVal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[5]/Q
                         net (fo=3, routed)           0.124    -0.291    p_2_in[6]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.070    -0.470    magnYdata_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inVal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X3Y8           FDRE                                         r  inVal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inVal_reg[11]/Q
                         net (fo=3, routed)           0.125    -0.290    p_2_in[12]
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.063    -0.478    magnYdata_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.476%)  route 0.138ns (49.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.138    -0.281    p_2_in[27]
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.888    -0.797    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
                         clock pessimism              0.252    -0.545    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.070    -0.475    magnXdata_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.982%)  route 0.130ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.130    -0.289    p_2_in[26]
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.887    -0.798    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.046    -0.500    magnXoffset_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.116    -0.303    p_2_in[25]
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.886    -0.799    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.047    -0.514    inVal_reg[25]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.801%)  route 0.143ns (40.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 54.763 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    55.000    clk_10M
    SLICE_X0Y6           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[2]/Q
                         net (fo=6, routed)           0.143    55.309    bitsOut_reg__0[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045    55.354 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.354    bitsOut0[5]
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    54.763    clk_10M
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    55.015    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.124    55.139    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.139    
                         arrival time                          55.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.264    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.048    -0.216 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    p_0_in[2]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.435    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.263    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT5 (Prop_lut5_I2_O)        0.049    -0.214 r  SPI_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    p_0_in[4]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/C
                         clock pessimism              0.249    -0.542    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.435    SPI_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y1    mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X0Y2       SPI_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y2       SPI_counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y3       SPI_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         111.111     110.111    SLICE_X1Y3       SPI_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y3       SPI_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y3       SPI_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y8       inVal_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y8       inVal_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y8       inVal_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y9       inVal_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y9       inVal_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y9       inVal_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y11      inVal_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X3Y11      inVal_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y6       bitsOut_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y7       bitsOut_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y11      current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         55.556      55.056     SLICE_X1Y11      current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X0Y12      get_magn_data_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X2Y3       mosi_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :           35  Failing Endpoints,  Worst Slack       -2.180ns,  Total Violation      -65.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.814ns  (logic 1.416ns (50.313%)  route 1.398ns (49.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.919 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.919    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.233   888.630    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.739    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.739    
                         arrival time                        -890.919    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.175ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.793ns  (logic 1.464ns (52.420%)  route 1.329ns (47.580%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 888.576 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   890.646 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.646    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   890.900 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.900    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.649   888.576    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.864    
                         clock uncertainty           -0.233   888.631    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.094   888.725    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.725    
                         arrival time                        -890.900    
  -------------------------------------------------------------------
                         slack                                 -2.175    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.806ns  (logic 1.408ns (50.172%)  route 1.398ns (49.828%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.911 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.911    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.233   888.630    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.739    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.739    
                         arrival time                        -890.911    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.743ns  (logic 1.401ns (51.069%)  route 1.342ns (48.931%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           1.342   889.909    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.124   890.033 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000   890.033    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   890.583 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.583    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   890.854 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.854    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)        0.046   888.682    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.682    
                         arrival time                        -890.854    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.165ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.800ns  (logic 1.279ns (45.682%)  route 1.521ns (54.318%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.910 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.910    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.745    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.745    
                         arrival time                        -890.910    
  -------------------------------------------------------------------
                         slack                                 -2.165    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.792ns  (logic 1.271ns (45.526%)  route 1.521ns (54.474%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.902 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.902    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.745    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.745    
                         arrival time                        -890.902    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.745ns  (logic 1.416ns (51.588%)  route 1.329ns (48.412%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.852 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.852    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.233   888.632    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.741    
                         arrival time                        -890.852    
  -------------------------------------------------------------------
                         slack                                 -2.111    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.737ns  (logic 1.408ns (51.447%)  route 1.329ns (48.553%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.844 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.844    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.233   888.632    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.741    
                         arrival time                        -890.844    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.730ns  (logic 1.332ns (48.785%)  route 1.398ns (51.215%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.835 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.835    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.233   888.630    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.739    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.739    
                         arrival time                        -890.835    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.716ns  (logic 1.195ns (44.002%)  route 1.521ns (55.998%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.826 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.826    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.745    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.745    
                         arrival time                        -890.826    
  -------------------------------------------------------------------
                         slack                                 -2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.403%)  route 0.488ns (65.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           0.488     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.125    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.392%)  route 0.488ns (65.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           0.488     0.070    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.115 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000     0.115    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.185 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.185    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.886    -0.799    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.556    -0.243    
                         clock uncertainty            0.233    -0.010    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.134     0.124    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.256ns (34.319%)  route 0.490ns (65.681%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.617    -0.562    clk_10M
    SLICE_X5Y17          FDRE                                         r  magnXoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  magnXoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.490     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.233    -0.011    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.134     0.123    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.251ns (33.552%)  route 0.497ns (66.448%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           0.497     0.078    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.123 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.123    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.188 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.188    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.125    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.252ns (33.581%)  route 0.498ns (66.419%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X5Y7           FDRE                                         r  magnYoffset_2s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[13]/Q
                         net (fo=1, routed)           0.498     0.083    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[5]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.128 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.128    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.233    -0.005    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.251ns (33.441%)  route 0.500ns (66.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[2]/Q
                         net (fo=2, routed)           0.500     0.081    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[2]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.126 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.191 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.191    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.256ns (34.087%)  route 0.495ns (65.913%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.495     0.079    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.124 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.233    -0.005    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.251ns (34.557%)  route 0.475ns (65.443%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.621    -0.558    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           0.475     0.059    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.104 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.104    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.169 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.169    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.233    -0.004    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     0.101    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.250ns (33.179%)  route 0.503ns (66.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[3]/Q
                         net (fo=1, routed)           0.503     0.085    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.130 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.194 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.250ns (33.121%)  route 0.505ns (66.879%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.505     0.089    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.134 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.198 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.198    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.233    -0.004    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.134     0.130    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.995ns  (logic 0.707ns (23.608%)  route 2.288ns (76.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.640     7.214    magnY_2s
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X1Y7           FDRE (Setup_fdre_C_CE)      -0.205     8.915    magnY_2s_reg[4]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[0]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[1]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[4]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[5]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 0.707ns (24.329%)  route 2.199ns (75.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.551     7.125    magnY_2s
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654     8.581    clk_100M
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/C
                         clock pessimism              0.616     9.196    
                         clock uncertainty           -0.077     9.119    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.950    magnY_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.583    -0.596    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.399    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[11]
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.045    -0.354 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[11]
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.849    -0.836    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.077    -0.505    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.120    -0.385    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.618    -0.561    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.364    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]_0[5]
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.077    -0.470    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.075    -0.395    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.616    -0.563    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.366    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]_0[9]
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.883    -0.802    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.077    -0.472    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.075    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.581    -0.598    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.401    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[29]
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.848    -0.837    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.077    -0.520    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.078    -0.442    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.078    -0.434    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.613    -0.566    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.879    -0.806    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.077    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.076    -0.412    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.076    -0.436    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.622    -0.557    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.360    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[0]
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.236    -0.557    
                         clock uncertainty            0.077    -0.479    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.075    -0.404    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y14         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[15]
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.075    -0.437    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y13         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[19]
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.075    -0.437    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :           35  Failing Endpoints,  Worst Slack       -2.184ns,  Total Violation      -65.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.814ns  (logic 1.416ns (50.313%)  route 1.398ns (49.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.919 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.919    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.237   888.625    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.734    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.734    
                         arrival time                        -890.919    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.793ns  (logic 1.464ns (52.420%)  route 1.329ns (47.580%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 888.576 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   890.646 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.646    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   890.900 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.900    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.649   888.576    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.864    
                         clock uncertainty           -0.237   888.627    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.094   888.721    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.720    
                         arrival time                        -890.900    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.806ns  (logic 1.408ns (50.172%)  route 1.398ns (49.828%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.911 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.911    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.237   888.625    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.734    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.734    
                         arrival time                        -890.911    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.743ns  (logic 1.401ns (51.069%)  route 1.342ns (48.931%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           1.342   889.909    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.124   890.033 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000   890.033    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   890.583 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.583    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   890.854 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.854    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)        0.046   888.678    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.677    
                         arrival time                        -890.854    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.800ns  (logic 1.279ns (45.682%)  route 1.521ns (54.318%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.910 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.910    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.740    
                         arrival time                        -890.910    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.792ns  (logic 1.271ns (45.526%)  route 1.521ns (54.474%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.902 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.902    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.740    
                         arrival time                        -890.902    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.745ns  (logic 1.416ns (51.588%)  route 1.329ns (48.412%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.852 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.852    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.237   888.628    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.737    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.736    
                         arrival time                        -890.852    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.737ns  (logic 1.408ns (51.447%)  route 1.329ns (48.553%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.844 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.844    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.237   888.628    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.737    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.736    
                         arrival time                        -890.844    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.730ns  (logic 1.332ns (48.785%)  route 1.398ns (51.215%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.835 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.835    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.237   888.625    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.734    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.734    
                         arrival time                        -890.835    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.086ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0_1 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.716ns  (logic 1.195ns (44.002%)  route 1.521ns (55.998%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.826 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.826    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.740    
                         arrival time                        -890.826    
  -------------------------------------------------------------------
                         slack                                 -2.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.403%)  route 0.488ns (65.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           0.488     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.392%)  route 0.488ns (65.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           0.488     0.070    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.115 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000     0.115    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.185 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.185    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.886    -0.799    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.556    -0.243    
                         clock uncertainty            0.237    -0.006    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.134     0.128    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.256ns (34.319%)  route 0.490ns (65.681%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.617    -0.562    clk_10M
    SLICE_X5Y17          FDRE                                         r  magnXoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  magnXoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.490     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.237    -0.007    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.134     0.127    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.251ns (33.552%)  route 0.497ns (66.448%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           0.497     0.078    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.123 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.123    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.188 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.188    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.252ns (33.581%)  route 0.498ns (66.419%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X5Y7           FDRE                                         r  magnYoffset_2s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[13]/Q
                         net (fo=1, routed)           0.498     0.083    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[5]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.128 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.128    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.133    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.251ns (33.441%)  route 0.500ns (66.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[2]/Q
                         net (fo=2, routed)           0.500     0.081    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[2]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.126 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.191 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.191    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.256ns (34.087%)  route 0.495ns (65.913%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.495     0.079    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.124 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.133    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.251ns (34.557%)  route 0.475ns (65.443%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.621    -0.558    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           0.475     0.059    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.104 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.104    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.169 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.169    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.237     0.000    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     0.105    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.250ns (33.179%)  route 0.503ns (66.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[3]/Q
                         net (fo=1, routed)           0.503     0.085    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.130 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.194 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.250ns (33.121%)  route 0.505ns (66.879%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.505     0.089    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.134 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.198 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.198    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.237     0.000    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.134     0.134    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       51.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[17]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[18]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[19]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[20]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[21]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[22]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[23]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0_1 rise@111.111ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 inVal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.150%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.295    p_2_in[5]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.422    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.350    magnYdata_2s_reg[12]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inVal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.292    p_2_in[8]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.422    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.071    -0.351    magnYdata_2s_reg[15]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inVal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[5]/Q
                         net (fo=3, routed)           0.124    -0.291    p_2_in[6]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.422    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.070    -0.352    magnYdata_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inVal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X3Y8           FDRE                                         r  inVal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inVal_reg[11]/Q
                         net (fo=3, routed)           0.125    -0.290    p_2_in[12]
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/C
                         clock pessimism              0.252    -0.541    
                         clock uncertainty            0.117    -0.423    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.063    -0.360    magnYdata_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.476%)  route 0.138ns (49.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.138    -0.281    p_2_in[27]
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.888    -0.797    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.117    -0.427    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.070    -0.357    magnXdata_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.982%)  route 0.130ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.130    -0.289    p_2_in[26]
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.887    -0.798    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.117    -0.428    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.046    -0.382    magnXoffset_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.116    -0.303    p_2_in[25]
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.886    -0.799    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.117    -0.443    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.047    -0.396    inVal_reg[25]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 fall@55.556ns - clk_10M_clk_wiz_0 fall@55.556ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.801%)  route 0.143ns (40.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 54.763 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    55.000    clk_10M
    SLICE_X0Y6           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[2]/Q
                         net (fo=6, routed)           0.143    55.309    bitsOut_reg__0[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045    55.354 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.354    bitsOut0[5]
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    54.763    clk_10M
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    55.015    
                         clock uncertainty            0.117    55.132    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.124    55.256    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.256    
                         arrival time                          55.354    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.264    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.048    -0.216 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    p_0_in[2]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.117    -0.424    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.317    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.263    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT5 (Prop_lut5_I2_O)        0.049    -0.214 r  SPI_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    p_0_in[4]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.117    -0.424    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.317    SPI_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.995ns  (logic 0.707ns (23.608%)  route 2.288ns (76.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.640     7.214    magnY_2s
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X1Y7           FDRE                                         r  magnY_2s_reg[4]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X1Y7           FDRE (Setup_fdre_C_CE)      -0.205     8.915    magnY_2s_reg[4]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[0]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[1]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[2]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        3.011ns  (logic 0.707ns (23.477%)  route 2.304ns (76.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.657     7.231    magnY_2s
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.655     8.582    clk_100M
    SLICE_X2Y7           FDRE                                         r  magnY_2s_reg[3]/C
                         clock pessimism              0.616     9.197    
                         clock uncertainty           -0.077     9.120    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     8.951    magnY_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[0]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[0]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[1]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[1]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[4]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[4]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 currentData_state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            degrees_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.772ns (26.405%)  route 2.152ns (73.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 8.575 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 4.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.832     4.220    clk_100M
    SLICE_X2Y11          FDRE                                         r  currentData_state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.524     4.744 f  currentData_state_reg[3]/Q
                         net (fo=20, routed)          1.049     5.793    currentData_state[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.917 r  degrees[8]_i_3/O
                         net (fo=1, routed)           0.433     6.351    degrees[8]_i_3_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124     6.475 r  degrees[8]_i_1/O
                         net (fo=9, routed)           0.669     7.144    degrees[8]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648     8.575    clk_100M
    SLICE_X5Y16          FDRE                                         r  degrees_reg[5]/C
                         clock pessimism              0.577     9.151    
                         clock uncertainty           -0.077     9.074    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205     8.869    degrees_reg[5]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 currentData_state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            magnY_2s_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        2.906ns  (logic 0.707ns (24.329%)  route 2.199ns (75.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 4.219 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.831     4.219    clk_100M
    SLICE_X3Y12          FDRE                                         r  currentData_state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.459     4.678 f  currentData_state_reg[5]/Q
                         net (fo=14, routed)          1.179     5.858    currentData_state[5]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124     5.982 r  magnY_2s[15]_i_4/O
                         net (fo=3, routed)           0.468     6.450    magnY_2s[15]_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.574 r  magnY_2s[15]_i_1/O
                         net (fo=16, routed)          0.551     7.125    magnY_2s
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654     8.581    clk_100M
    SLICE_X0Y10          FDRE                                         r  magnY_2s_reg[13]/C
                         clock pessimism              0.616     9.196    
                         clock uncertainty           -0.077     9.119    
    SLICE_X0Y10          FDRE (Setup_fdre_C_CE)      -0.169     8.950    magnY_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.583    -0.596    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.399    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_31[11]
    SLICE_X20Y22         LUT1 (Prop_lut1_I0_O)        0.045    -0.354 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[11]
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.849    -0.836    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X20Y22         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.077    -0.505    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.120    -0.385    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.618    -0.561    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.364    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]_0[5]
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X6Y33          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.077    -0.470    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.075    -0.395    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.616    -0.563    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.366    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]_0[9]
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.883    -0.802    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y31          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.077    -0.472    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.075    -0.397    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.581    -0.598    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.401    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[29]
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.848    -0.837    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X17Y26         FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.077    -0.520    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.078    -0.442    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.078    -0.434    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.613    -0.566    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.879    -0.806    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y27          FDRE                                         r  RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.077    -0.488    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.076    -0.412    RadtoArcTanDomainX/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.393    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[20]_0[2]
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.857    -0.828    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X27Y4          FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X27Y4          FDRE (Hold_fdre_C_D)         0.076    -0.436    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.622    -0.557    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.360    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/D[0]
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X1Y8           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.236    -0.557    
                         clock uncertainty            0.077    -0.479    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.075    -0.404    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y14         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[15]
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y14         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X19Y14         FDRE (Hold_fdre_C_D)         0.075    -0.437    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.589    -0.590    RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/aclk
    SLICE_X19Y13         FDRE                                         r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  RadtoArcTanDomainY/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.remd_fract.cmp_remd/twos_comp/i_reg_arch_simp.i_q.q_i_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.393    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/s_axis_cartesian_tdata[19]
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.858    -0.827    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/aclk
    SLICE_X19Y13         FDRE                                         r  arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.077    -0.512    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.075    -0.437    arcTangent/U0/i_synth/i_synth/gen_cordic.input_stage/gen_input_regs.data_y_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack       -2.180ns,  Total Violation      -65.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.814ns  (logic 1.416ns (50.313%)  route 1.398ns (49.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.919 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.919    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.233   888.630    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.739    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.739    
                         arrival time                        -890.919    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.175ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.793ns  (logic 1.464ns (52.420%)  route 1.329ns (47.580%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 888.576 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   890.646 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.646    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   890.900 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.900    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.649   888.576    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.864    
                         clock uncertainty           -0.233   888.631    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.094   888.725    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.725    
                         arrival time                        -890.900    
  -------------------------------------------------------------------
                         slack                                 -2.175    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.806ns  (logic 1.408ns (50.172%)  route 1.398ns (49.828%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.911 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.911    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.233   888.630    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.739    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.739    
                         arrival time                        -890.911    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.743ns  (logic 1.401ns (51.069%)  route 1.342ns (48.931%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           1.342   889.909    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.124   890.033 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000   890.033    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   890.583 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.583    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   890.854 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.854    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)        0.046   888.682    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.682    
                         arrival time                        -890.854    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.165ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.800ns  (logic 1.279ns (45.682%)  route 1.521ns (54.318%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.910 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.910    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.745    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.745    
                         arrival time                        -890.910    
  -------------------------------------------------------------------
                         slack                                 -2.165    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.792ns  (logic 1.271ns (45.526%)  route 1.521ns (54.474%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.902 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.902    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.745    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.745    
                         arrival time                        -890.902    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.111ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.745ns  (logic 1.416ns (51.588%)  route 1.329ns (48.412%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.852 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.852    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.233   888.632    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.741    
                         arrival time                        -890.852    
  -------------------------------------------------------------------
                         slack                                 -2.111    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.737ns  (logic 1.408ns (51.447%)  route 1.329ns (48.553%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.844 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.844    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.233   888.632    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.741    
                         arrival time                        -890.844    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.730ns  (logic 1.332ns (48.785%)  route 1.398ns (51.215%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.835 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.835    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.233   888.630    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.739    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.739    
                         arrival time                        -890.835    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0_1 rise@888.889ns)
  Data Path Delay:        2.716ns  (logic 1.195ns (44.002%)  route 1.521ns (55.998%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.826 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.826    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.233   888.636    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.745    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.745    
                         arrival time                        -890.826    
  -------------------------------------------------------------------
                         slack                                 -2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.403%)  route 0.488ns (65.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           0.488     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.125    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.392%)  route 0.488ns (65.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           0.488     0.070    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.115 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000     0.115    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.185 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.185    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.886    -0.799    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.556    -0.243    
                         clock uncertainty            0.233    -0.010    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.134     0.124    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.256ns (34.319%)  route 0.490ns (65.681%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.617    -0.562    clk_10M
    SLICE_X5Y17          FDRE                                         r  magnXoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  magnXoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.490     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.233    -0.011    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.134     0.123    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.251ns (33.552%)  route 0.497ns (66.448%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           0.497     0.078    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.123 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.123    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.188 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.188    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.233    -0.009    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.125    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.252ns (33.581%)  route 0.498ns (66.419%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X5Y7           FDRE                                         r  magnYoffset_2s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[13]/Q
                         net (fo=1, routed)           0.498     0.083    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[5]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.128 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.128    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.233    -0.005    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.251ns (33.441%)  route 0.500ns (66.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[2]/Q
                         net (fo=2, routed)           0.500     0.081    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[2]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.126 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.191 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.191    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.256ns (34.087%)  route 0.495ns (65.913%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.495     0.079    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.124 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.233    -0.005    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.251ns (34.557%)  route 0.475ns (65.443%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.621    -0.558    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           0.475     0.059    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.104 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.104    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.169 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.169    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.233    -0.004    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     0.101    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.250ns (33.179%)  route 0.503ns (66.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[3]/Q
                         net (fo=1, routed)           0.503     0.085    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.130 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.194 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.233    -0.008    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.250ns (33.121%)  route 0.505ns (66.879%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.505     0.089    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.134 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.198 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.198    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.233    -0.004    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.134     0.130    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :           35  Failing Endpoints,  Worst Slack       -2.184ns,  Total Violation      -65.740ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.814ns  (logic 1.416ns (50.313%)  route 1.398ns (49.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.919 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.919    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.237   888.625    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.734    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.734    
                         arrival time                        -890.919    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.180ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.793ns  (logic 1.464ns (52.420%)  route 1.329ns (47.580%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 888.576 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   890.646 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.646    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   890.900 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.900    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.649   888.576    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X0Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.864    
                         clock uncertainty           -0.237   888.627    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.094   888.721    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.720    
                         arrival time                        -890.900    
  -------------------------------------------------------------------
                         slack                                 -2.180    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.806ns  (logic 1.408ns (50.172%)  route 1.398ns (49.828%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.911 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.911    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.237   888.625    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.734    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.734    
                         arrival time                        -890.911    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.743ns  (logic 1.401ns (51.069%)  route 1.342ns (48.931%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           1.342   889.909    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.124   890.033 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000   890.033    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   890.583 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.583    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/xlnx_opt__7
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   890.854 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/CARRY4/CO[0]
                         net (fo=1, routed)           0.000   890.854    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/B[0]
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/CLK
    SLICE_X1Y10          FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)        0.046   888.678    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q_c_out.i_simple.sub_q_cout.q_c_outreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                        888.677    
                         arrival time                        -890.854    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.800ns  (logic 1.279ns (45.682%)  route 1.521ns (54.318%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.910 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.910    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.740    
                         arrival time                        -890.910    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.792ns  (logic 1.271ns (45.526%)  route 1.521ns (54.474%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.902 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.902    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.740    
                         arrival time                        -890.902    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.745ns  (logic 1.416ns (51.588%)  route 1.329ns (48.412%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   890.852 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000   890.852    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.237   888.628    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.737    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                        888.736    
                         arrival time                        -890.852    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.737ns  (logic 1.408ns (51.447%)  route 1.329ns (48.553%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 888.577 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 888.107 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.830   888.107    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456   888.563 r  magnXdata_2s_reg[0]/Q
                         net (fo=2, routed)           1.329   889.892    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124   890.016 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000   890.016    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.529 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.529    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   890.844 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000   890.844    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.650   888.577    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.288   888.865    
                         clock uncertainty           -0.237   888.628    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.109   888.737    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                        888.736    
                         arrival time                        -890.844    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.730ns  (logic 1.332ns (48.785%)  route 1.398ns (51.215%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 888.575 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( 888.104 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.827   888.104    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456   888.560 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           1.398   889.959    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.124   890.083 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000   890.083    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   890.596 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.596    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.835 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.835    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.648   888.575    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.863    
                         clock uncertainty           -0.237   888.625    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.109   888.734    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.734    
                         arrival time                        -890.835    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.086ns  (required time - arrival time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_100M_clk_wiz_0 rise@890.000ns - clk_10M_clk_wiz_0 rise@888.889ns)
  Data Path Delay:        2.716ns  (logic 1.195ns (44.002%)  route 1.521ns (55.998%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 888.581 - 890.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 888.110 - 888.889 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    888.889   888.889 r  
    Y9                                                0.000   888.889 r  fpga_clk (IN)
                         net (fo=0)                   0.000   888.889    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   890.379 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   891.664    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   884.321 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   886.176    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   886.277 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.833   888.110    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456   888.566 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           1.521   890.087    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.124   890.211 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000   890.211    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   890.587 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000   890.587    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   890.826 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000   890.826    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    890.000   890.000 r  
    Y9                                                0.000   890.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   890.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   891.420 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   892.582    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   885.144 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   886.835    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   886.926 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        1.654   888.581    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.288   888.869    
                         clock uncertainty           -0.237   888.632    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.109   888.741    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                        888.740    
                         arrival time                        -890.826    
  -------------------------------------------------------------------
                         slack                                 -2.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.403%)  route 0.488ns (65.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[4]/Q
                         net (fo=1, routed)           0.488     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.256ns (34.392%)  route 0.488ns (65.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X5Y15          FDRE                                         r  magnXdata_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[8]/Q
                         net (fo=2, routed)           0.488     0.070    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/A[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.115 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000     0.115    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_1__0_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.185 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.185    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.886    -0.799    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.556    -0.243    
                         clock uncertainty            0.237    -0.006    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.134     0.128    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.256ns (34.319%)  route 0.490ns (65.681%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.617    -0.562    clk_10M
    SLICE_X5Y17          FDRE                                         r  magnXoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  magnXoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.490     0.069    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.114 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.114    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.184 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.184    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.885    -0.800    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X4Y16          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.244    
                         clock uncertainty            0.237    -0.007    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.134     0.127    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.251ns (33.552%)  route 0.497ns (66.448%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[6]/Q
                         net (fo=1, routed)           0.497     0.078    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.123 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.123    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.188 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.188    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.887    -0.798    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y15          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.556    -0.242    
                         clock uncertainty            0.237    -0.005    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     0.129    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.252ns (33.581%)  route 0.498ns (66.419%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X5Y7           FDRE                                         r  magnYoffset_2s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[13]/Q
                         net (fo=1, routed)           0.498     0.083    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[5]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.128 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.128    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.133    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnXdata_2s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.251ns (33.441%)  route 0.500ns (66.559%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXdata_2s_reg[2]/Q
                         net (fo=2, routed)           0.500     0.081    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[2]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.126 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.126    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.191 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.191    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.256ns (34.087%)  route 0.495ns (65.913%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[12]/Q
                         net (fo=1, routed)           0.495     0.079    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[4]
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.124 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1__0_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.194 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.891    -0.794    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y7           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.556    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     0.133    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 magnYdata_2s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.251ns (34.557%)  route 0.475ns (65.443%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.621    -0.558    clk_10M
    SLICE_X3Y10          FDRE                                         r  magnYdata_2s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  magnYdata_2s_reg[5]/Q
                         net (fo=2, routed)           0.475     0.059    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/A[5]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.104 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.104    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.169 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.169    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X1Y9           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.237     0.000    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     0.105    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 magnXoffset_2s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.250ns (33.179%)  route 0.503ns (66.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.619    -0.560    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  magnXoffset_2s_reg[3]/Q
                         net (fo=1, routed)           0.503     0.085    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.130 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.194 r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.194    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.888    -0.797    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X0Y14          FDRE                                         r  TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.134     0.130    TwosCompSubX/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 magnYoffset_2s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.250ns (33.121%)  route 0.505ns (66.879%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X7Y7           FDRE                                         r  magnYoffset_2s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  magnYoffset_2s_reg[11]/Q
                         net (fo=1, routed)           0.505     0.089    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/B[3]
    SLICE_X6Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.134 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0/O
                         net (fo=1, routed)           0.000     0.134    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux_i_1__0_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.198 r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.198    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout1_buf/O
                         net (fo=3253, routed)        0.892    -0.793    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X6Y6           FDRE                                         r  TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.556    -0.237    
                         clock uncertainty            0.237     0.000    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.134     0.134    TwosCompSubY/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[2].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       51.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[17]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[17]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[18]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[18]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[19]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[19]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[20]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[20]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[21]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[21]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[22]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[22]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.073ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.771ns  (logic 0.583ns (15.461%)  route 3.188ns (84.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 109.685 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.790    58.547    inVal[31]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.647   109.685    clk_10M
    SLICE_X4Y17          FDRE                                         r  inVal_reg[23]/C
                         clock pessimism              0.577   110.262    
                         clock uncertainty           -0.117   110.144    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.524   109.620    inVal_reg[23]
  -------------------------------------------------------------------
                         required time                        109.620    
                         arrival time                         -58.547    
  -------------------------------------------------------------------
                         slack                                 51.073    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[1]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[1]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[2]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[2]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    

Slack (MET) :             51.176ns  (required time - arrival time)
  Source:                 current_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_10M_clk_wiz_0 rise@111.111ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        3.675ns  (logic 0.583ns (15.865%)  route 3.092ns (84.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 109.692 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.780ns = ( 54.776 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    57.046 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    58.331    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    50.988 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    52.843    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    52.944 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.832    54.776    clk_10M
    SLICE_X1Y11          FDCE                                         r  current_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.459    55.235 f  current_state_reg[1]/Q
                         net (fo=25, routed)          1.397    56.632    current_state[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I1_O)        0.124    56.756 r  inVal[31]_i_1/O
                         net (fo=38, routed)          1.694    58.451    inVal[31]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    Y9                                                0.000   111.111 r  fpga_clk (IN)
                         net (fo=0)                   0.000   111.111    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.531 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.693    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   106.255 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   107.946    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   108.037 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         1.654   109.692    clk_10M
    SLICE_X6Y8           FDRE                                         r  inVal_reg[3]/C
                         clock pessimism              0.577   110.269    
                         clock uncertainty           -0.117   110.151    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.524   109.627    inVal_reg[3]
  -------------------------------------------------------------------
                         required time                        109.627    
                         arrival time                         -58.451    
  -------------------------------------------------------------------
                         slack                                 51.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 inVal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.150%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.295    p_2_in[5]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[12]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.422    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.350    magnYdata_2s_reg[12]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inVal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.292    p_2_in[8]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[15]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.422    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.071    -0.351    magnYdata_2s_reg[15]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inVal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    -0.556    clk_10M
    SLICE_X5Y6           FDRE                                         r  inVal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  inVal_reg[5]/Q
                         net (fo=3, routed)           0.124    -0.291    p_2_in[6]
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X7Y6           FDRE                                         r  magnYdata_2s_reg[13]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.117    -0.422    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.070    -0.352    magnYdata_2s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inVal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnYdata_2s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.622    -0.557    clk_10M
    SLICE_X3Y8           FDRE                                         r  inVal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  inVal_reg[11]/Q
                         net (fo=3, routed)           0.125    -0.290    p_2_in[12]
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    -0.793    clk_10M
    SLICE_X0Y8           FDRE                                         r  magnYdata_2s_reg[3]/C
                         clock pessimism              0.252    -0.541    
                         clock uncertainty            0.117    -0.423    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.063    -0.360    magnYdata_2s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inVal_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXdata_2s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.476%)  route 0.138ns (49.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[26]/Q
                         net (fo=3, routed)           0.138    -0.281    p_2_in[27]
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.888    -0.797    clk_10M
    SLICE_X1Y14          FDRE                                         r  magnXdata_2s_reg[2]/C
                         clock pessimism              0.252    -0.545    
                         clock uncertainty            0.117    -0.427    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.070    -0.357    magnXdata_2s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inVal_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            magnXoffset_2s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.982%)  route 0.130ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[25]/Q
                         net (fo=3, routed)           0.130    -0.289    p_2_in[26]
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.887    -0.798    clk_10M
    SLICE_X1Y15          FDRE                                         r  magnXoffset_2s_reg[1]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.117    -0.428    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.046    -0.382    magnXoffset_2s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inVal_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            inVal_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.618    -0.561    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  inVal_reg[24]/Q
                         net (fo=3, routed)           0.116    -0.303    p_2_in[25]
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.886    -0.799    clk_10M
    SLICE_X1Y16          FDRE                                         r  inVal_reg[25]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.117    -0.443    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.047    -0.396    inVal_reg[25]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bitsOut_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bitsOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 fall@55.556ns - clk_10M_clk_wiz_0_1 fall@55.556ns)
  Data Path Delay:        0.355ns  (logic 0.212ns (59.801%)  route 0.143ns (40.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 54.763 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 55.000 - 55.556 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    55.814 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    56.254    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    53.833 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    54.351    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    54.377 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.623    55.000    clk_10M
    SLICE_X0Y6           FDRE                                         r  bitsOut_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.167    55.167 r  bitsOut_reg[2]/Q
                         net (fo=6, routed)           0.143    55.309    bitsOut_reg__0[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.045    55.354 r  bitsOut[5]_i_2/O
                         net (fo=1, routed)           0.000    55.354    bitsOut0[5]
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    Y9                                                0.000    55.556 f  fpga_clk (IN)
                         net (fo=0)                   0.000    55.556    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    56.002 f  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    56.482    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    53.278 f  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    53.842    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    53.871 f  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.892    54.763    clk_10M
    SLICE_X0Y7           FDRE                                         r  bitsOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.252    55.015    
                         clock uncertainty            0.117    55.132    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.124    55.256    bitsOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -55.256    
                         arrival time                          55.354    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.264    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.048    -0.216 r  SPI_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    p_0_in[2]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[2]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.117    -0.424    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.317    SPI_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 SPI_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            SPI_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.624    -0.555    clk_10M
    SLICE_X0Y2           FDCE                                         r  SPI_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  SPI_counter_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.263    SPI_counter_reg__0[0]
    SLICE_X1Y2           LUT5 (Prop_lut5_I2_O)        0.049    -0.214 r  SPI_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    p_0_in[4]
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    mmcm/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  mmcm/inst/clkout2_buf/O
                         net (fo=127, routed)         0.894    -0.791    clk_10M
    SLICE_X1Y2           FDCE                                         r  SPI_counter_reg[4]/C
                         clock pessimism              0.249    -0.542    
                         clock uncertainty            0.117    -0.424    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.107    -0.317    SPI_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.103    





