// Seed: 3028231471
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    input tri id_4
);
  assign id_2 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6
);
  assign id_3 = 1 - id_2;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign {1, 1'b0, 1 == 1, 1'h0} = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_4,
      id_5
  );
  wire id_13;
endmodule
