static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nF_2 ( 0 , 0xF0 ) ;\r\nif ( V_3 || ! V_4 . V_5 )\r\nreturn V_6 ;\r\nF_3 ( F_4 () , 0 , V_7 ) ;\r\nreturn V_8 ;\r\n}\r\nint F_5 ( unsigned int V_9 )\r\n{\r\nint V_10 ;\r\nF_6 (cpu) {\r\nif ( F_7 ( V_11 , V_10 ) [ V_9 ] != - 1 )\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_8 ( void )\r\n{\r\nstruct V_12 * V_13 = V_14 -> V_13 ;\r\nconst char * V_15 = V_13 -> V_15 ;\r\nint V_16 ;\r\n#if F_9 ( V_17 ) || F_9 ( V_18 )\r\nF_10 () ;\r\n#endif\r\nV_14 -> V_19 ( 0 ) ;\r\nfor ( V_16 = 0 ; V_16 < V_14 -> V_20 ; V_16 ++ )\r\nF_11 ( V_16 , V_13 , V_21 , V_15 ) ;\r\n}\r\nvoid T_2 F_12 ( void )\r\n{\r\nint V_16 ;\r\nF_13 () ;\r\nfor ( V_16 = 0 ; V_16 < V_14 -> V_20 ; V_16 ++ )\r\nF_7 ( V_11 , 0 ) [ V_22 + V_16 ] = V_16 ;\r\nV_23 . V_24 . V_25 () ;\r\n}\r\nvoid F_14 ( int V_10 )\r\n{\r\n#ifndef F_15\r\nint V_26 ;\r\nfor ( V_26 = 0 ; V_26 < V_14 -> V_20 ; V_26 ++ )\r\nF_7 ( V_11 , V_10 ) [ V_22 + V_26 ] = V_26 ;\r\n#endif\r\nF_16 ( V_10 ) ;\r\n}\r\nstatic void T_2 F_17 ( void )\r\n{\r\n#ifdef F_18\r\n#if F_9 ( V_17 ) || F_9 ( V_18 )\r\nF_19 ( V_27 , V_28 ) ;\r\n#define F_20 ( T_3 ) \\r\nalloc_intr_gate(INVALIDATE_TLB_VECTOR_START+NR, \\r\ninvalidate_interrupt##NR)\r\nswitch ( V_29 ) {\r\ndefault:\r\nF_20 ( 31 ) ;\r\ncase 31 :\r\nF_20 ( 30 ) ;\r\ncase 30 :\r\nF_20 ( 29 ) ;\r\ncase 29 :\r\nF_20 ( 28 ) ;\r\ncase 28 :\r\nF_20 ( 27 ) ;\r\ncase 27 :\r\nF_20 ( 26 ) ;\r\ncase 26 :\r\nF_20 ( 25 ) ;\r\ncase 25 :\r\nF_20 ( 24 ) ;\r\ncase 24 :\r\nF_20 ( 23 ) ;\r\ncase 23 :\r\nF_20 ( 22 ) ;\r\ncase 22 :\r\nF_20 ( 21 ) ;\r\ncase 21 :\r\nF_20 ( 20 ) ;\r\ncase 20 :\r\nF_20 ( 19 ) ;\r\ncase 19 :\r\nF_20 ( 18 ) ;\r\ncase 18 :\r\nF_20 ( 17 ) ;\r\ncase 17 :\r\nF_20 ( 16 ) ;\r\ncase 16 :\r\nF_20 ( 15 ) ;\r\ncase 15 :\r\nF_20 ( 14 ) ;\r\ncase 14 :\r\nF_20 ( 13 ) ;\r\ncase 13 :\r\nF_20 ( 12 ) ;\r\ncase 12 :\r\nF_20 ( 11 ) ;\r\ncase 11 :\r\nF_20 ( 10 ) ;\r\ncase 10 :\r\nF_20 ( 9 ) ;\r\ncase 9 :\r\nF_20 ( 8 ) ;\r\ncase 8 :\r\nF_20 ( 7 ) ;\r\ncase 7 :\r\nF_20 ( 6 ) ;\r\ncase 6 :\r\nF_20 ( 5 ) ;\r\ncase 5 :\r\nF_20 ( 4 ) ;\r\ncase 4 :\r\nF_20 ( 3 ) ;\r\ncase 3 :\r\nF_20 ( 2 ) ;\r\ncase 2 :\r\nF_20 ( 1 ) ;\r\ncase 1 :\r\nF_20 ( 0 ) ;\r\nbreak;\r\n}\r\nF_19 ( V_30 , V_31 ) ;\r\nF_19 ( V_32 ,\r\nV_33 ) ;\r\nF_21 ( V_34 , V_35 ) ;\r\nF_22 ( V_34 , V_36 ) ;\r\nF_19 ( V_37 , V_38 ) ;\r\n#endif\r\n#endif\r\n}\r\nstatic void T_2 F_23 ( void )\r\n{\r\nF_17 () ;\r\n#ifdef F_24\r\nF_19 ( V_39 , V_40 ) ;\r\n#endif\r\n#ifdef F_25\r\nF_19 ( V_41 , V_42 ) ;\r\n#endif\r\n#if F_9 ( V_17 ) || F_9 ( V_18 )\r\nF_19 ( V_43 , V_44 ) ;\r\nF_19 ( V_45 , V_46 ) ;\r\nF_19 ( V_47 , V_48 ) ;\r\nF_19 ( V_49 , V_50 ) ;\r\n# ifdef F_26\r\nF_19 ( V_51 , V_52 ) ;\r\n# endif\r\n#endif\r\n}\r\nvoid T_2 F_27 ( void )\r\n{\r\nint V_16 ;\r\nV_23 . V_24 . V_53 () ;\r\nF_23 () ;\r\nV_16 = V_54 ;\r\nF_28 (i, used_vectors, NR_VECTORS) {\r\nF_21 ( V_16 , V_55 [ V_16 - V_54 ] ) ;\r\n}\r\nif ( ! V_56 && ! V_57 )\r\nF_29 ( 2 , & V_58 ) ;\r\n#ifdef F_30\r\nif ( V_4 . V_5 && ! V_59 )\r\nF_29 ( V_60 , & V_61 ) ;\r\nF_31 ( F_32 () ) ;\r\n#endif\r\n}
