-- VHDL netlist generated by SCUBA ispLever_v70_Prod_Build (36)
-- Module  Version: 3.1
--C:\ispTOOLS7_0\ispfpga\bin\nt\scuba.exe -w -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5a00 -type sdpram -rdata_width 11 -data_width 11 -num_rows 16 -outData UNREGISTERED -e 

-- Mon Jun 18 17:07:11 2007

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library ecp2;
use ecp2.components.all;
-- synopsys translate_on

entity ddram_16x11_ecp2 is
    port (
        WrAddress: in  std_logic_vector(3 downto 0); 
        Data: in  std_logic_vector(10 downto 0); 
        WrClock: in  std_logic; 
        WE: in  std_logic; 
        WrClockEn: in  std_logic; 
        RdAddress: in  std_logic_vector(3 downto 0); 
        Q: out  std_logic_vector(10 downto 0));
end ddram_16x11_ecp2;

architecture Structure of ddram_16x11_ecp2 is

    -- internal signal declarations
    signal scuba_vhi: std_logic;
    signal scuba_vlo: std_logic;
    signal dec_wre3: std_logic;

    -- local component declarations
    component ROM16X1
    -- synopsys translate_off
        generic (initval : in String);
    -- synopsys translate_on
        port (AD3: in  std_logic; AD2: in  std_logic; AD1: in  std_logic; 
            AD0: in  std_logic; DO0: out  std_logic);
    end component;
    component DPR16X4A
        port (DI0: in  std_logic; DI1: in  std_logic; DI2: in  std_logic; 
            DI3: in  std_logic; WCK: in  std_logic; WRE: in  std_logic; 
            RAD0: in  std_logic; RAD1: in  std_logic; 
            RAD2: in  std_logic; RAD3: in  std_logic; 
            WAD0: in  std_logic; WAD1: in  std_logic; 
            WAD2: in  std_logic; WAD3: in  std_logic; 
            DO0: out  std_logic; DO1: out  std_logic; 
            DO2: out  std_logic; DO3: out  std_logic);
    end component;
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    attribute initval : string; 
    attribute initval of LUT4_0 : label is "0x8000";

begin
    -- component instantiation statements
    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    LUT4_0: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x8000")
        -- synopsys translate_on
        port map (AD3=>WE, AD2=>WrClockEn, AD1=>scuba_vhi, 
            AD0=>scuba_vhi, DO0=>dec_wre3);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    mem_0_0: DPR16X4A
        port map (DI0=>Data(8), DI1=>Data(9), DI2=>Data(10), 
            DI3=>scuba_vlo, WCK=>WrClock, WRE=>dec_wre3, 
            RAD0=>RdAddress(0), RAD1=>RdAddress(1), RAD2=>RdAddress(2), 
            RAD3=>RdAddress(3), WAD0=>WrAddress(0), WAD1=>WrAddress(1), 
            WAD2=>WrAddress(2), WAD3=>WrAddress(3), DO0=>Q(8), DO1=>Q(9), 
            DO2=>Q(10), DO3=>open);

    mem_0_1: DPR16X4A
        port map (DI0=>Data(4), DI1=>Data(5), DI2=>Data(6), DI3=>Data(7), 
            WCK=>WrClock, WRE=>dec_wre3, RAD0=>RdAddress(0), 
            RAD1=>RdAddress(1), RAD2=>RdAddress(2), RAD3=>RdAddress(3), 
            WAD0=>WrAddress(0), WAD1=>WrAddress(1), WAD2=>WrAddress(2), 
            WAD3=>WrAddress(3), DO0=>Q(4), DO1=>Q(5), DO2=>Q(6), 
            DO3=>Q(7));

    mem_0_2: DPR16X4A
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            WCK=>WrClock, WRE=>dec_wre3, RAD0=>RdAddress(0), 
            RAD1=>RdAddress(1), RAD2=>RdAddress(2), RAD3=>RdAddress(3), 
            WAD0=>WrAddress(0), WAD1=>WrAddress(1), WAD2=>WrAddress(2), 
            WAD3=>WrAddress(3), DO0=>Q(0), DO1=>Q(1), DO2=>Q(2), 
            DO3=>Q(3));

end Structure;

-- synopsys translate_off
library ecp2;
configuration Structure_CON of ddram_16x11_ecp2 is
    for Structure
        for all:ROM16X1 use entity ecp2.ROM16X1(V); end for;
        for all:DPR16X4A use entity ecp2.DPR16X4A(V); end for;
        for all:VHI use entity ecp2.VHI(V); end for;
        for all:VLO use entity ecp2.VLO(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
