
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 483.367 ; gain = 178.984
Command: read_checkpoint -auto_incremental -incremental C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xcku3p-ffva676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2011.688 ; gain = 418.957
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'y' is already declared [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:34]
INFO: [Synth 8-6826] previous declaration of 'y' is from here [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:14]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'y' is ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:34]
WARNING: [Synth 8-9111] actual expression for generic 'en_subsample' cannot reference a signal [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_core_test.vhd:43]
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:72]
INFO: [Synth 8-3491] module 'sys_clk_mmcm' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/sys_clk_mmcm_stub.vhdl:6' bound to instance 'sys_clk' of component 'sys_clk_mmcm' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'sys_clk_mmcm' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/sys_clk_mmcm_stub.vhdl:17]
INFO: [Synth 8-6157] synthesizing module 'send_recieve_module' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/USB Interface/send_recieve_module.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'send_recieve_module' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/USB Interface/send_recieve_module.sv:3]
INFO: [Synth 8-638] synthesizing module 'input_memory' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:60]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-3491] module 'input_data_fifo' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/input_data_fifo_stub.vhdl:6' bound to instance 'input_cdc_fifo' of component 'input_data_fifo' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:104]
INFO: [Synth 8-638] synthesizing module 'input_data_fifo' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/input_data_fifo_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'input_memory' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:60]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_ycrcb' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_ycrcb' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:3]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 265 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 265 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized1' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'multi_core_test' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_core_test.vhd:21]
	Parameter NUM_CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_compressor' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:52]
	Parameter EN_SUBSAMPLE bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'pixel_subsampler' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_subsampler.vhd:50]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pixel_subsampler' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_subsampler.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sipo_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:55]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TAPS bound to: 8 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter SHIFT_DIR bound to: LEFT2RIGHT - type: string 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dct1d' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized2' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized2' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/simd_4x12b_dsp.vhd:54]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: ADD - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/simd_4x12b_dsp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/simd_4x12b_dsp.vhd:54]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: SUB - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/simd_4x12b_dsp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized3' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized3' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'dct1d' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'pixel_divider' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_divider.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pixel_divider' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_divider.vhd:45]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized4' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized4' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'transpose' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/transpose.vhd:53]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter NUM_ELEMENTS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transpose' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/transpose.vhd:53]
INFO: [Synth 8-638] synthesizing module 'quantizer' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized5' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized5' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized6' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized6' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'quantization_table' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:18]
	Parameter INIT_A bound to: 64'b0000001000000011000000010000000100000000000000010000000000000001 
	Parameter INIT_B bound to: 64'b0000001000000011000000010000000100000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000001100000100000000100000001000000001000000010000000000000000 
	Parameter INIT_D bound to: 64'b0000001000000011000000010000001000000001000000010000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst0' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:66]
	Parameter INIT_A bound to: 64'b0000001100000100000000110000001100000010000000110000000100000010 
	Parameter INIT_B bound to: 64'b0000001000000100000000110000001100000010000000110000001000000010 
	Parameter INIT_C bound to: 64'b0000001100000100000001000000010000000011000000110000001100000011 
	Parameter INIT_D bound to: 64'b0000001000000011000000100000001000000001000000100000000100000010 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst1' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:100]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized7' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized7' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'quantization_table' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'quantizer' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'image_compressor' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:52]
INFO: [Synth 8-638] synthesizing module 'image_compressor__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:52]
	Parameter EN_SUBSAMPLE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized8' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized8' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'image_compressor__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'multi_core_test' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_core_test.vhd:21]
INFO: [Synth 8-638] synthesizing module 'output_memory' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:67]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DOUT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_WRITE_WORDS bound to: 128 - type: integer 
	Parameter NUM_READ_WORDS bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'output_buffer_ram' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/output_buffer_ram_stub.vhdl:6' bound to instance 'output_memory' of component 'output_buffer_ram' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:151]
INFO: [Synth 8-638] synthesizing module 'output_buffer_ram' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/output_buffer_ram_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'output_memory' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:67]
INFO: [Synth 8-638] synthesizing module 'image_statistics_top' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd:58]
	Parameter NUM_SAMPLES bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sipo_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:55]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TAPS bound to: 9 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:55]
INFO: [Synth 8-638] synthesizing module 'laplacian_core' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:32]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:63]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized9' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized9' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_add1_11b' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:149]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:19]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_add2_11b' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'laplacian_core' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:32]
INFO: [Synth 8-638] synthesizing module 'gradient_calc' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:51]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:110]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_x_dsp1' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:200]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:19]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_x_dsp2' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:211]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_y_dsp1' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:222]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_y_dsp2' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'gradient_calc' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:51]
INFO: [Synth 8-638] synthesizing module 'statistics_core' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:37]
	Parameter variance_depth bound to: 28 - type: integer 
	Parameter data_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'dsp_mac' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_mac_stub.vhdl:6' bound to instance 'dsp_vsum_mac' of component 'dsp_mac' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dsp_mac' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_mac_stub.vhdl:17]
INFO: [Synth 8-3491] module 'dsp_acum' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_acum_stub.vhdl:6' bound to instance 'dsp_hsum_acum' of component 'dsp_acum' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:161]
INFO: [Synth 8-638] synthesizing module 'dsp_acum' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_acum_stub.vhdl:17]
INFO: [Synth 8-3491] module 'dsp_msub' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_msub_stub.vhdl:6' bound to instance 'dsp_var_msub' of component 'dsp_msub' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:188]
INFO: [Synth 8-638] synthesizing module 'dsp_msub' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/dsp_msub_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized10' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized10' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized11' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized11' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:48]
INFO: [Synth 8-3491] module 'sqrt_cordic' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/sqrt_cordic_stub.vhdl:6' bound to instance 'std_dev_sqrt' of component 'sqrt_cordic' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sqrt_cordic' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-16332-DESKTOP-U9NB2CD/realtime/sqrt_cordic_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'statistics_core' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'image_statistics_top' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'cb_temp_reg' and it is trimmed from '24' to '8' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'cr_temp_reg' and it is trimmed from '24' to '8' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.sv:70]
WARNING: [Synth 8-3848] Net row_num_o in module/entity transpose does not have driver. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/transpose.vhd:49]
WARNING: [Synth 8-3848] Net done_o in module/entity image_compressor does not have driver. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element valid_x_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:109]
WARNING: [Synth 8-3848] Net done_o in module/entity image_compressor__parameterized0 does not have driver. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/image_compressor.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element pixel_select_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:427]
WARNING: [Synth 8-7129] Port ce_i in module statistics_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[7] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[6] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[5] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[4] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[3] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[2] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[1] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port scale_factor_i[0] in module quantization_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[3] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[2] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[1] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[0] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce_i in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sim_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.566 ; gain = 555.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2166.488 ; gain = 573.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2166.488 ; gain = 573.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2178.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc] for cell 'clocking_gen.sys_clk'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc] for cell 'clocking_gen.sys_clk'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/output_buffer_ram/output_buffer_ram_in_context.xdc] for cell 'output_memory/output_memory'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/output_buffer_ram/output_buffer_ram_in_context.xdc] for cell 'output_memory/output_memory'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo/input_data_fifo_in_context.xdc] for cell 'input_memory_fifo/input_cdc_fifo'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo/input_data_fifo_in_context.xdc] for cell 'input_memory_fifo/input_cdc_fifo'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_mac/dsp_mac/dsp_mac_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_mac/dsp_mac/dsp_mac_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_vsum_mac'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_mac/dsp_mac/dsp_mac_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_mac/dsp_mac/dsp_mac_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_vsum_mac'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_msub/dsp_msub/dsp_msub_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_msub/dsp_msub/dsp_msub_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_var_msub'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_msub/dsp_msub/dsp_msub_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_msub/dsp_msub/dsp_msub_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_var_msub'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_acum/dsp_acum/dsp_acum_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_hsum_acum'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_acum/dsp_acum/dsp_acum_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/dsp_hsum_acum'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_acum/dsp_acum/dsp_acum_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_hsum_acum'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_acum/dsp_acum/dsp_acum_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/dsp_hsum_acum'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp2'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp2'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp1'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp1'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp2'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp2'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-627] No clocks matched 'sysclk'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:13]
WARNING: [Vivado 12-508] No pins matched 'clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:14]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2290.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2290.660 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'output_memory/output_memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2290.660 ; gain = 697.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2290.660 ; gain = 697.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for \clocking_gen.sys_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for output_memory/output_memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for input_memory_fifo/input_cdc_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_laplacian/dsp_vsum_mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_gradient/dsp_vsum_mac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_laplacian/std_dev_sqrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_gradient/std_dev_sqrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_laplacian/dsp_var_msub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_gradient/dsp_var_msub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_laplacian/dsp_hsum_acum. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_gradient/dsp_hsum_acum. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_x_dsp1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_x_dsp2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_y_dsp1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_y_dsp2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /laplacian_core/dsp_add1_11b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /laplacian_core/dsp_add2_11b. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2290.660 ; gain = 697.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_r_reg' in module 'transpose'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_r_reg' in module 'transpose'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                              001 |                               00
             write_bank0 |                              010 |                               01
             write_bank1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_r_reg' using encoding 'one-hot' in module 'transpose'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                               00 |                               00
              read_bank0 |                               01 |                               01
              read_bank1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_r_reg' using encoding 'sequential' in module 'transpose'
WARNING: [Synth 8-327] inferring latch for variable 'memory_clear_o_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2290.660 ; gain = 697.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   3 Input   24 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 54    
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 28    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 6     
	              265 Bit    Registers := 25    
	               96 Bit    Registers := 15    
	               72 Bit    Registers := 10    
	               64 Bit    Registers := 12    
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 98    
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 7     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 57    
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 309   
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 606   
	                1 Bit    Registers := 66    
+---Muxes : 
	   3 Input  576 Bit        Muxes := 9     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 13    
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 10    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 192   
	   2 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 16    
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP rgb_to_ycrcb/y_temp3, operation Mode is: (A:0x9645)*B.
DSP Report: operator rgb_to_ycrcb/y_temp3 is absorbed into DSP rgb_to_ycrcb/y_temp3.
DSP Report: Generating DSP rgb_to_ycrcb/y_temp2, operation Mode is: (A:0x1d2f)*B.
DSP Report: operator rgb_to_ycrcb/y_temp2 is absorbed into DSP rgb_to_ycrcb/y_temp2.
DSP Report: Generating DSP rgb_to_ycrcb/y_temp3, operation Mode is: (A:0x4c8b)*B.
DSP Report: operator rgb_to_ycrcb/y_temp3 is absorbed into DSP rgb_to_ycrcb/y_temp3.
DSP Report: Generating DSP rgb_to_ycrcb/cr_temp2, operation Mode is: A2*(B:0xb687).
DSP Report: register rgb_to_ycrcb/ry_temp_reg is absorbed into DSP rgb_to_ycrcb/cr_temp2.
DSP Report: operator rgb_to_ycrcb/cr_temp2 is absorbed into DSP rgb_to_ycrcb/cr_temp2.
DSP Report: Generating DSP rgb_to_ycrcb/cb_temp2, operation Mode is: A2*(B:0x903e).
DSP Report: register rgb_to_ycrcb/by_temp_reg is absorbed into DSP rgb_to_ycrcb/cb_temp2.
DSP Report: operator rgb_to_ycrcb/cb_temp2 is absorbed into DSP rgb_to_ycrcb/cb_temp2.
WARNING: [Synth 8-3917] design top has port ftdi_wakeup_o driven by constant 0
WARNING: [Synth 8-7129] Port row_num_o[3] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[2] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[1] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port row_num_o[0] in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce_i in module transpose is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_o in module image_compressor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sim_clk in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (output_memory/memory_clear_o_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2290.660 ; gain = 697.930
---------------------------------------------------------------------------------
 Sort Area is  simd_sub.out0_reg_16 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out0_reg_26 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out0_reg_36 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out0_reg_46 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out0_reg_5 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out0_reg_56 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_17 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_27 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_37 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_47 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_57 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_7 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_18 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_28 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_38 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_48 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_58 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_8 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_19 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_29 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_39 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_49 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_59 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_9 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_0 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_12 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_1a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_1e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_22 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_2a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_2e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_32 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_3a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_3e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_42 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_4a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_4e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_52 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_5a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_5e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_13 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_1b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_1f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_2 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_23 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_2b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_2f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_33 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_3b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_3f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_43 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_4b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_4f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_53 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_5b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_5f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_10 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_14 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_1c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_20 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_24 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_2c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_3 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_30 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_34 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_3c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_40 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_44 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_4c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_50 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_54 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_5c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_60 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_11 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_15 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_1d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_21 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_25 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_2d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_31 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_35 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_3d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_4 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_41 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_45 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_4d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_51 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_55 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_5d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_61 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  rgb_to_ycrcb/cb_temp2_6a : 0 0 : 1148 1148 : Used 1 time 0
 Sort Area is  rgb_to_ycrcb/cr_temp2_68 : 0 0 : 1148 1148 : Used 1 time 0
 Sort Area is  rgb_to_ycrcb/y_temp3_62 : 0 0 : 357 357 : Used 1 time 0
 Sort Area is  rgb_to_ycrcb/y_temp3_66 : 0 0 : 330 330 : Used 1 time 0
 Sort Area is  rgb_to_ycrcb/y_temp2_64 : 0 0 : 309 309 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)'   | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)'   | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb   | (A:0x9645)*B  | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb   | (A:0x1d2f)*B  | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb   | (A:0x4c8b)*B  | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb   | A2*(B:0xb687) | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb   | A2*(B:0x903e) | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__5.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__12.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__12.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__11.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__11.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__10.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__10.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__parameterized0__4.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__9.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__9.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__8.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__8.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2630.902 ; gain = 1038.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2684.062 ; gain = 1091.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2720.469 ; gain = 1127.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | compression_core/gen_channels[1].channel_inst/gen_subsample.input_data_delay_reg/shift_reg_reg[0][1] | 267    | 8     | YES          | NO                 | YES               | 0      | 72      | 
|top         | data_delay_valid/shift_reg_reg[0][264]                                                               | 265    | 1     | YES          | NO                 | YES               | 0      | 9       | 
|top         | data_delay/shift_reg_reg[0][264]                                                                     | 265    | 16    | YES          | NO                 | YES               | 0      | 144     | 
|top         | compression_core/gen_channels[0].channel_inst/col_dct/valid_delay/shift_reg_reg[0][5]                | 7      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay/shift_reg_reg[24][1]             | 4      | 552   | YES          | NO                 | YES               | 552    | 0       | 
|top         | compression_core/gen_channels[0].channel_inst/quantizer/valid_o_reg                                  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | gen_image_statistics.image_statistics_core/laplacian_core/pixel_7_shift_reg/shift_reg_reg[0][3]      | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/shift_reg_reg[0][3]      | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | data_delay/shift_reg_reg_c_262                                                                       | 264    | 1     | YES          | NO                 | YES               | 0      | 9       | 
+------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp_57                 | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_58 | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_59                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_60                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_46                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_47 | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_48                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_49                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_32                 | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_33 | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_34                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_35                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_21                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_22 | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_23                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_24                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_8                  | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_9  | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_10                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_11                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp                    | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0    | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_4                  | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_5                  | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|rgb_to_ycrcb                      | A*B           | 8      | 16     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb                      | A*B           | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb                      | A*B           | 8      | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb                      | A'*B          | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_to_ycrcb                      | A'*B          | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |sys_clk_mmcm      |         1|
|2     |dsp_macro_add_22b |         4|
|3     |dsp_macro_simd    |         2|
|4     |dsp_mac           |         2|
|5     |dsp_acum          |         2|
|6     |dsp_msub          |         2|
|7     |sqrt_cordic       |         2|
|8     |input_data_fifo   |         1|
|9     |output_buffer_ram |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |dsp_acum_bbox          |     1|
|2     |dsp_acum_bbox_10       |     1|
|3     |dsp_mac_bbox           |     1|
|4     |dsp_mac_bbox_9         |     1|
|5     |dsp_macro_add_22b_bbox |     4|
|9     |dsp_macro_simd_bbox    |     2|
|11    |dsp_msub_bbox          |     1|
|12    |dsp_msub_bbox_11       |     1|
|13    |input_data_fifo_bbox   |     1|
|14    |output_buffer_ram_bbox |     1|
|15    |sqrt_cordic_bbox       |     1|
|16    |sqrt_cordic_bbox_12    |     1|
|17    |sys_clk_mmcm_bbox      |     1|
|18    |BUFG                   |     1|
|19    |CARRY8                 |   116|
|20    |DSP_ALU                |    29|
|22    |DSP_A_B_DATA           |    29|
|25    |DSP_C_DATA             |    29|
|26    |DSP_MULTIPLIER         |    29|
|28    |DSP_M_DATA             |    29|
|29    |DSP_OUTPUT             |    29|
|31    |DSP_PREADD             |    29|
|32    |DSP_PREADD_DATA        |    29|
|34    |LUT1                   |    43|
|35    |LUT2                   |  4449|
|36    |LUT3                   |   477|
|37    |LUT4                   |   468|
|38    |LUT5                   |   432|
|39    |LUT6                   |  1511|
|40    |MUXF7                  |   144|
|41    |RAM32M                 |     6|
|42    |SRL16E                 |   575|
|43    |SRLC32E                |   236|
|44    |FDCE                   |  7565|
|45    |FDPE                   |     7|
|46    |FDRE                   |  1095|
|47    |IBUF                   |     4|
|48    |IOBUF                  |    18|
|49    |OBUF                   |     9|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2730.902 ; gain = 1138.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 312 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2730.902 ; gain = 1014.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2730.902 ; gain = 1138.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2738.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2768.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 29 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 297ca0de
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 142 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2768.402 ; gain = 2211.184
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2768.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 13:33:45 2025...
