// Seed: 1175743596
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  specify
    specparam id_4 = id_4 == 1;
    if (~id_4) (posedge id_5 => (id_6 +: 1)) = (-1'b0, 1);
    (id_7 => id_8) = (id_4  : id_5  : -1);
  endspecify
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2
    , id_12,
    input uwire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri id_10
);
  logic [1 'b0 : 1] id_13;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_8
  );
  assign modCall_1.id_8 = 0;
endmodule
