// Seed: 1773466876
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_22;
  ;
endmodule
module module_3 #(
    parameter id_19 = 32'd59,
    parameter id_7  = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  or primCall (
      id_1,
      id_30,
      id_4,
      id_5,
      id_11,
      id_3,
      id_13,
      id_22,
      id_18,
      id_15,
      id_14,
      id_23,
      id_28,
      id_9,
      id_21,
      id_2,
      id_8,
      id_29,
      id_27,
      id_10
  );
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire _id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 'b0 : id_19] id_30;
  module_2 modCall_1 (
      id_8,
      id_27,
      id_27,
      id_2,
      id_5,
      id_23,
      id_3,
      id_24,
      id_4,
      id_28,
      id_18,
      id_25,
      id_3,
      id_9,
      id_15,
      id_15,
      id_6,
      id_30,
      id_23,
      id_28,
      id_1
  );
  wire [id_7 : 1] id_31;
endmodule
