<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Library,Existing IP Variants,Project" />
 <generation path="" synthesis="VHDL" clear_previous="1" />
</preferences>
