# reg_gen
Generate Regisiter Verilog/Excel Files From a Description File
