
---------- Begin Simulation Statistics ----------
final_tick                               119283239000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389349                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661120                       # Number of bytes of host memory used
host_op_rate                                   426072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.84                       # Real time elapsed on the host
host_tick_rate                              464428123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119283                       # Number of seconds simulated
sim_ticks                                119283239000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.192832                       # CPI: cycles per instruction
system.cpu.discardedOps                        730162                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         7654825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.838341                       # IPC: instructions per cycle
system.cpu.numCycles                        119283239                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       111628414                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4072                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       343883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          481                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       688456                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            485                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634825                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527333                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153917                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746912                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974466                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050603                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133961                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35312100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35312100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35315296                       # number of overall hits
system.cpu.dcache.overall_hits::total        35315296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       424972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         424972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       425149                       # number of overall misses
system.cpu.dcache.overall_misses::total        425149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15561122000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15561122000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15561122000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15561122000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740445                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011895                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36616.817108                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36616.817108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36601.572625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36601.572625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       192345                       # number of writebacks
system.cpu.dcache.writebacks::total            192345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        81769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        81769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        81769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        81769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       343203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       343203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       343374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       343374                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12246402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12246402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12251996000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12251996000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009607                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009607                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35682.677599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35682.677599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35681.198926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35681.198926                       # average overall mshr miss latency
system.cpu.dcache.replacements                 343119                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21277306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21277306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       205171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        205171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6134851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6134851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29901.160495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29901.160495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       193418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       193418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5390928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5390928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27871.904373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27871.904373                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14034794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14034794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       219801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       219801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9426271000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9426271000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42885.478228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42885.478228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70016                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70016                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       149785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       149785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6855474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6855474000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010508                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45768.761892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45768.761892                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3196                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3196                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          177                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052476                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052476                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          171                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          171                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5594000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5594000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050697                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32713.450292                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32713.450292                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.753430                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35836831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            343375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.366454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.753430                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36261981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36261981                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49923129                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208438                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039484                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28670250                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670250                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670250                       # number of overall hits
system.cpu.icache.overall_hits::total        28670250                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1202                       # number of overall misses
system.cpu.icache.overall_misses::total          1202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70849000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70849000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70849000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70849000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28671452                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28671452                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28671452                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28671452                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58942.595674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58942.595674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58942.595674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58942.595674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          760                       # number of writebacks
system.cpu.icache.writebacks::total               760                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68445000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56942.595674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56942.595674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56942.595674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56942.595674                       # average overall mshr miss latency
system.cpu.icache.replacements                    760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670250                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670250                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28671452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28671452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58942.595674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58942.595674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56942.595674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56942.595674                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.583618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28671452                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1202                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23853.121464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.583618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28672654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28672654                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 119283239000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               297400                       # number of demand (read+write) hits
system.l2.demand_hits::total                   298090                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 690                       # number of overall hits
system.l2.overall_hits::.cpu.data              297400                       # number of overall hits
system.l2.overall_hits::total                  298090                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45975                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             45975                       # number of overall misses
system.l2.overall_misses::total                 46487                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50330000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4797782000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4848112000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50330000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4797782000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4848112000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           343375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               344577                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          343375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              344577                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.425957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.133892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.425957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.133892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98300.781250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104356.324089                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104289.629359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98300.781250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104356.324089                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104289.629359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37663                       # number of writebacks
system.l2.writebacks::total                     37663                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3877974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3918004000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40030000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3877974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3918004000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.425125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.133877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.425125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.133877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134893                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78336.594912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84358.799217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84292.592672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78336.594912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84358.799217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84292.592672                       # average overall mshr miss latency
system.l2.replacements                          38327                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       192345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           192345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       192345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       192345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          757                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              757                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          757                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            110973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4009968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4009968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        149785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.259118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.259118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103317.736782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103317.736782                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3233728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3233728000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.259118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.259118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83317.736782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83317.736782                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50330000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.425957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.425957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98300.781250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98300.781250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40030000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40030000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.425125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.425125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78336.594912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78336.594912                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        186427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            186427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    787814000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    787814000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       193590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        193590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109983.805668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109983.805668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    644246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    644246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90003.632300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90003.632300                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8000.262511                       # Cycle average of tags in use
system.l2.tags.total_refs                      684368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.711580                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.640262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        30.158289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7962.463960                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1415287                       # Number of tag accesses
system.l2.tags.data_accesses                  1415287                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003840668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              160685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37663                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46481                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37663                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37663                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.046986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.080978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    174.690091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2106     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.863787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.849036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.709422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              230     10.92%     10.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.14%     11.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1698     80.59%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      8.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2974784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2410432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     24.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  119283203000                       # Total gap between requests
system.mem_ctrls.avgGap                    1417607.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2940864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2408896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 274170.958754733321                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24654461.302815560251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 20194756.783893167973                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          511                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45970                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37663                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13805500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1515544750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2693811888500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27016.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32968.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  71524092.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2942080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2974784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2410432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2410432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45970                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37663                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37663                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       274171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     24664656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         24938826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       274171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       274171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     20207634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        20207634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     20207634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       274171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     24664656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        45146460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46462                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37639                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               658187750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1529350250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14166.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32916.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20363                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27318                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.83                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        36419                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   147.789231                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.634083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   179.876536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21754     59.73%     59.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9221     25.32%     85.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2098      5.76%     90.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1340      3.68%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          592      1.63%     96.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          320      0.88%     97.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          258      0.71%     97.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      0.74%     98.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          565      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        36419                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2973568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2408896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               24.928632                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               20.194757                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       131268900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        69767280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165498060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98120340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9415670160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24392171310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25263988320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59536484370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.118609                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65434994750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3982940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49865304250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       128769900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        68442825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166240620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98355240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9415670160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24584179800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25102296960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59563955505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.348911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65011360250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3982940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50288938750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7669                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37663                       # Transaction distribution
system.membus.trans_dist::CleanEvict              189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7669                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130814                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130814                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5385216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5385216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46481                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           234985000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250689500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            194792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       230008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           149785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          149785                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       193590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3164                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1029869                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1033033                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     34286080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               34411648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38327                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2410432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           382904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011922                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 378343     98.81%     98.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4557      1.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             382904                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 119283239000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1074666000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3606999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1030129995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
