

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Fri Aug  2 15:04:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 1, D = 88, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 89 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 90 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 91 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 92 'bitselect' 'bs_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 93 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 94 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 95 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 96 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 97 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 98 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 99 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 100 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 101 [1/1] (3.21ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 101 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 102 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 103 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 104 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.94ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 105 'select' 'b_frac_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 106 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [5/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 107 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 108 [4/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 108 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 109 [3/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 109 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 110 [2/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 110 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 111 [1/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 111 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 115 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i71 %z1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [5/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 119 [4/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 120 [3/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 121 [2/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 122 [1/5] (6.97ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.81>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln42_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln516, i16 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'bitconcatenate' 'zext_ln42_cast' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln516, i17 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'bitconcatenate' 'tmp_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i75 %zext_ln42_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'zext' 'zext_ln42' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.15ns)   --->   "%select_ln42 = select i1 %tmp_7, i76 %tmp_4, i76 %zext_ln42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'select' 'select_ln42' <Predicate = true> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i75 %mul_ln44" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'sub' 'sub_ln44' <Predicate = true> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i6 %a_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i73 %z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [5/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 137 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 138 [4/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 138 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 139 [3/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 140 [2/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 141 [1/5] (6.97ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.83>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i73 %z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln44_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_6, i14 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i81 %shl_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i81 %eZ" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_5, i82 %zext_ln44_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i80 %shl_ln44_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i6 %a_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i83 %z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [5/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 157 [4/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 158 [3/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 159 [2/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 160 [1/5] (6.97ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %sub_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i101 %shl_ln44_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i96 %eZ_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i102 %zext_ln44_10, i102 %zext_ln44_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i95 %shl_ln44_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (6.41ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 6.41> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i6 %tmp_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 172 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i92 %z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 173 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 174 [5/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 174 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 175 [4/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 175 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 176 [3/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 176 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 177 [2/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 177 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 178 [1/5] (6.97ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 178 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i92 %z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 179 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln44_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 180 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_s, i34 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 181 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i120 %shl_ln44_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 182 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i110 %eZ_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 183 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i121 %zext_ln44_16, i121 %zext_ln44_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 184 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %mul_ln44_3, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 185 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i109 %shl_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (6.97ns) (root node of TernaryAdder)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 6.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.97>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i6 %tmp_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i87 %tmp_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 193 [5/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 194 [4/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 195 [3/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 196 [2/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 197 [1/5] (6.97ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.12>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_10, i44 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i125 %shl_ln44_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i110 %eZ_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i126 %zext_ln44_21, i126 %zext_ln44_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'add' 'add_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %mul_ln44_4, i16 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i109 %shl_ln44_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 205 [1/1] (7.12ns) (root node of TernaryAdder)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 7.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.97>
ST_38 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i6 %tmp_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i82 %tmp_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 210 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 211 [5/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 211 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 212 [4/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 212 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.97>
ST_40 : Operation 213 [3/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 213 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.97>
ST_41 : Operation 214 [2/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 214 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.97>
ST_42 : Operation 215 [1/5] (6.97ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 215 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.26>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 216 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_13, i54 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 217 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i130 %shl_ln44_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 218 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i110 %eZ_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 219 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i131 %zext_ln44_26, i131 %zext_ln44_27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 220 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %mul_ln44_5, i21 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 221 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i109 %shl_ln44_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 222 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 223 [1/1] (7.26ns) (root node of TernaryAdder)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 223 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 7.26> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 224 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 225 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 226 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.97>
ST_44 : Operation 227 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 227 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_16, i64 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 228 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i135 %shl_ln44_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 229 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i110 %eZ_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 230 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 231 [1/1] (5.55ns)   --->   "%add_ln44_6 = add i136 %zext_ln44_31, i136 %zext_ln44_32" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 231 'add' 'add_ln44_6' <Predicate = true> <Delay = 5.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln44_33 = zext i6 %tmp_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 232 'zext' 'zext_ln44_33' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln44_34 = zext i77 %tmp_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 233 'zext' 'zext_ln44_34' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 234 [5/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 234 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.97>
ST_45 : Operation 235 [4/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 235 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.97>
ST_46 : Operation 236 [3/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 236 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 237 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 238 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 239 [1/1] (1.54ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 239 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [1/1] (1.63ns)   --->   "%icmp_ln18_2 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 240 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 241 [1/1] (1.63ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350]   --->   Operation 241 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 242 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 243 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 243 'add' 'b_exp_1' <Predicate = (tmp_5)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 244 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 244 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 245 [2/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 245 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.97>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 246 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 247 [5/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 247 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 248 [1/5] (6.97ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 248 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.97>
ST_49 : Operation 249 [4/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 249 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 250 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 251 [2/2] (3.25ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 251 'load' 'log_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 252 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 253 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 254 [2/2] (3.25ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 254 'load' 'logn' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 255 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 256 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [2/2] (3.25ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 257 'load' 'logn_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 258 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 259 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 260 [2/2] (3.25ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 260 'load' 'logn_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 261 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 262 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 263 [2/2] (3.25ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 263 'load' 'logn_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_49 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 264 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 266 [2/2] (3.25ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 266 'load' 'logn_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_49 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 267 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 269 [2/2] (3.25ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 269 'load' 'logn_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %mul_ln44_6, i26 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 270 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln44_35 = zext i109 %shl_ln44_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 271 'zext' 'zext_ln44_35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (5.58ns)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_35" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 272 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 273 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 274 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 275 [2/2] (3.25ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 275 'load' 'logn_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 276 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 277 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 278 [3/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 278 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 279 [1/2] (3.25ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 279 'load' 'log_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_50 : Operation 280 [1/2] (3.25ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 280 'load' 'logn' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_50 : Operation 281 [1/2] (3.25ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 281 'load' 'logn_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_50 : Operation 282 [1/2] (3.25ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 282 'load' 'logn_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_50 : Operation 283 [1/2] (3.25ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 283 'load' 'logn_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_50 : Operation 284 [1/2] (3.25ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 284 'load' 'logn_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_50 : Operation 285 [1/2] (3.25ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 285 'load' 'logn_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_50 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 286 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 287 [1/2] (3.25ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 287 'load' 'logn_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_50 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 288 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 289 [1/1] (4.03ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 289 'add' 'add_ln209_4' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_19" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 290 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 291 [2/2] (6.91ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 291 'mul' 'mul_ln522' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.97>
ST_51 : Operation 292 [2/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 292 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 293 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 294 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 295 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 296 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 297 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (4.80ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 298 'add' 'add_ln209' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/1] (4.60ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 299 'add' 'add_ln209_1' <Predicate = true> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 300 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 301 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (6.15ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 302 'add' 'add_ln209_5' <Predicate = true> <Delay = 6.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 303 [1/2] (6.91ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 303 'mul' 'mul_ln522' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %mul_ln522, i32 1, i32 79" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 304 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.97>
ST_52 : Operation 305 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %exp_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 305 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 306 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 306 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 307 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 307 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 308 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %es_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 309 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%es_exp5_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 310 'partselect' 'es_exp5_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (1.82ns)   --->   "%add_ln373 = add i6 %es_exp5_cast, i6 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 311 'add' 'add_ln373' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 312 [1/1] (1.54ns)   --->   "%sub_ln422 = sub i12 1075, i12 %zext_ln486_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 312 'sub' 'sub_ln422' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %sub_ln422" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 313 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 314 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 315 [1/5] (6.97ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 315 'mul' 'Elog2' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 316 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 317 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 318 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 319 [1/1] (6.62ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 319 'add' 'log_sum_1' <Predicate = true> <Delay = 6.62> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_18, i45 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 320 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i117 %shl_ln1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 321 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln522_2 = zext i79 %lshr_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 322 'zext' 'zext_ln522_2' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 323 [1/1] (5.03ns)   --->   "%sub_ln522 = sub i118 %zext_ln522_1, i118 %zext_ln522_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 323 'sub' 'sub_ln522' <Predicate = true> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln522_1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %sub_ln522, i32 45, i32 117" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 324 'partselect' 'trunc_ln522_1' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.94>
ST_53 : Operation 325 [1/1] (3.21ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 325 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i6 %add_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 326 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 327 [1/1] (2.94ns)   --->   "%lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 327 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 2.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373 = and i52 %es_sig, i52 %lshr_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 328 'and' 'and_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 329 [1/1] (3.21ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i52 %and_ln373, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 329 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 330 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i109 %log_sum_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 331 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i120 %shl_ln2, i120 %sext_ln525" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 332 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i73 %trunc_ln522_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 333 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 334 [1/1] (6.94ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i120 %add_ln525, i120 %sext_ln525_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 334 'add' 'add_ln525_1' <Predicate = true> <Delay = 6.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i77 @_ssdm_op_PartSelect.i77.i120.i32.i32, i120 %add_ln525_1, i32 43, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 335 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 336 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 336 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 337 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 338 [1/1] (3.23ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 338 'sub' 'e_frac_1' <Predicate = (es_sign)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 339 [1/1] (0.94ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 339 'select' 'e_frac_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.97>
ST_54 : Operation 340 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 340 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 341 [1/1] (1.63ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 341 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 342 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 342 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %bs_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 343 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 344 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 345 [1/1] (0.97ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %bs_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 345 'and' 'x_is_n1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 346 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 346 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 347 [1/1] (0.97ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 347 'and' 'y_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%xor_ln18 = xor i1 %icmp_ln18_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 348 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 349 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%xor_ln18_1 = xor i1 %icmp_ln340_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 350 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%x_is_NaN = and i1 %icmp_ln18_2, i1 %xor_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 351 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 352 [1/1] (0.97ns)   --->   "%x_is_inf = and i1 %icmp_ln18_2, i1 %icmp_ln340_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:355]   --->   Operation 352 'and' 'x_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 353 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 354 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %bs_sign, i1 %xor_ln357" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 355 'and' 'x_is_neg' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 356 [1/1] (1.54ns)   --->   "%icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 356 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 357 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 357 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp, i1 %icmp_ln372" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 358 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = select i1 %or_ln373, i1 %icmp_ln372, i1 %icmp_ln373" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 359 'select' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 360 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 361 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 362 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 363 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 364 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 365 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 365 'and' 'and_ln386' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386_3 = or i1 %x_is_NaN, i1 %and_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 366 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386_2 = or i1 %or_ln386_3, i1 %y_is_NaN" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 367 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln386)   --->   "%or_ln386_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln386_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 368 'bitconcatenate' 'or_ln386_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 369 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln386 = icmp_eq  i2 %or_ln386_1, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 369 'icmp' 'icmp_ln386' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 370 [1/1] (0.97ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 370 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 371 [1/1] (0.97ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 371 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 372 [1/1] (0.97ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 372 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 373 [1/1] (0.97ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_3, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 373 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 374 [1/1] (1.54ns)   --->   "%icmp_ln421 = icmp_eq  i12 %m_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 374 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 375 [1/1] (1.54ns)   --->   "%icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 375 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 376 [1/1] (1.54ns)   --->   "%icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 376 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 377 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 378 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 379 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = select i1 %and_ln422_1, i1 %y_is_odd, i1 %icmp_ln421" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 380 'select' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 381 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424]   --->   Operation 381 'and' 'r_sign' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 382 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln431)   --->   "%and_ln431_1 = and i1 %tmp_3, i1 %y_is_ninf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 383 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 384 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 385 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 386 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 387 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln431)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 388 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln431)   --->   "%or_ln431_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln431_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 389 'bitconcatenate' 'or_ln431_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 390 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln431 = icmp_eq  i2 %or_ln431_3, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 390 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln438)   --->   "%and_ln438 = and i1 %tmp_3, i1 %y_is_pinf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 391 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 392 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 393 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 394 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 395 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 396 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 396 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln438)   --->   "%or_ln438_3 = or i1 %or_ln438_1, i1 %and_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 397 'or' 'or_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln438)   --->   "%or_ln438_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln438_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 398 'bitconcatenate' 'or_ln438_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 399 [1/1] (1.56ns) (out node of the LUT)   --->   "%icmp_ln438 = icmp_eq  i2 %or_ln438_2, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 399 'icmp' 'icmp_ln438' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i77 %trunc_ln2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 400 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i54 %e_frac_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 401 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 402 [5/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 402 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 403 [4/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 403 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.97>
ST_56 : Operation 404 [3/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 404 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 405 [2/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 405 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 406 [1/5] (6.97ns)   --->   "%m_frac_l = mul i130 %sext_ln539, i130 %sext_ln539_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 406 'mul' 'm_frac_l' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 407 [1/1] (1.63ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 407 'sub' 'sub_ln545' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 408 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 409 [1/1] (0.69ns)   --->   "%select_ln545 = select i1 %tmp, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 409 'select' 'select_ln545' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 410 'bitselect' 'tmp_20' <Predicate = (tmp)> <Delay = 0.00>
ST_58 : Operation 411 [1/1] (0.69ns)   --->   "%select_ln553 = select i1 %tmp_20, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 411 'select' 'select_ln553' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.77>
ST_59 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln539_2 = sext i130 %m_frac_l" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 412 'sext' 'sext_ln539_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 413 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln545_1cast = zext i32 %sext_ln545_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 414 'zext' 'sext_ln545_1cast' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 415 [1/1] (4.89ns)   --->   "%ashr_ln545 = ashr i130 %m_frac_l, i130 %sext_ln545_1cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 415 'ashr' 'ashr_ln545' <Predicate = (tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln545_1cast52 = zext i32 %sext_ln545_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 416 'zext' 'sext_ln545_1cast52' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 417 [1/1] (4.89ns)   --->   "%shl_ln545 = shl i130 %m_frac_l, i130 %sext_ln545_1cast52" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 417 'shl' 'shl_ln545' <Predicate = (!tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 418 [1/1] (1.88ns)   --->   "%m_fix_l = select i1 %tmp, i130 %ashr_ln545, i130 %shl_ln545" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 418 'select' 'm_fix_l' <Predicate = true> <Delay = 1.88> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 419 'sext' 'sext_ln552' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 420 'zext' 'zext_ln552' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 421 [1/1] (4.89ns)   --->   "%shl_ln552 = shl i131 %sext_ln539_2, i131 %zext_ln552" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 421 'shl' 'shl_ln552' <Predicate = (!tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 422 'sext' 'sext_ln553' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 423 'zext' 'zext_ln553' <Predicate = (tmp)> <Delay = 0.00>
ST_59 : Operation 424 [1/1] (4.89ns)   --->   "%shl_ln553 = shl i131 %sext_ln539_2, i131 %zext_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 424 'shl' 'shl_ln553' <Predicate = (tmp & tmp_20)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 425 [1/1] (4.89ns)   --->   "%ashr_ln553 = ashr i131 %sext_ln539_2, i131 %zext_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 425 'ashr' 'ashr_ln553' <Predicate = (tmp & !tmp_20)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln549)   --->   "%select_ln553_1 = select i1 %tmp_20, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 426 'select' 'select_ln553_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 427 [1/1] (1.86ns) (out node of the LUT)   --->   "%select_ln549 = select i1 %tmp, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 427 'select' 'select_ln549' <Predicate = true> <Delay = 1.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 428 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %select_ln549, i32 114, i32 129" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 428 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %select_ln549, i32 129" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 429 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %select_ln549, i32 59, i32 117" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 430 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %sext_ln539_2, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 431 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 4.89>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 432 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (4.89ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 433 'shl' 'shl_ln546' <Predicate = (tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 434 [1/1] (4.89ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 434 'ashr' 'ashr_ln546' <Predicate = (!tmp)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 435 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 436 [3/3] (1.05ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 436 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 5.41>
ST_61 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 437 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 438 [2/3] (1.05ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 438 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 439 [1/1] (5.41ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i130 %m_frac_l, i130 %m_fix_back" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 439 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 5.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 440 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 440 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_21, i18 131072" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 441 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 442 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 443 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 443 'add' 'add_ln563' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 4.93>
ST_63 : Operation 444 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 444 'add' 'add_ln563' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 445 'partselect' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 446 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 447 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 448 [1/1] (2.13ns)   --->   "%icmp_ln563 = icmp_eq  i18 %trunc_ln563, i18 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 448 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 449 [1/1] (1.67ns)   --->   "%add_ln563_1 = add i13 %tmp_6_cast, i13 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 449 'add' 'add_ln563_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %tmp_6_cast, i13 %add_ln563_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 450 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 451 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_22, i13 %select_ln563, i13 %tmp_6_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 451 'select' 'r_exp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.97>
ST_64 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 452 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 453 [5/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 453 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.97>
ST_65 : Operation 454 [4/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 454 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.97>
ST_66 : Operation 455 [3/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 455 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.97>
ST_67 : Operation 456 [2/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 456 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.97>
ST_68 : Operation 457 [1/5] (6.97ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 457 'mul' 'mul_ln568' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 458 'partselect' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 6.64>
ST_69 : Operation 459 [1/1] (3.39ns)   --->   "%m_diff = sub i59 %trunc_ln3, i59 %trunc_ln574_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 459 'sub' 'm_diff' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 460 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 51, i32 58" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 460 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 461 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 43, i32 50" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 461 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 462 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 35, i32 42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 462 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 463 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 463 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 464 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 27, i32 34" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 464 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 465 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 466 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 466 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 467 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 467 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_69 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 468 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 469 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 469 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 470 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 470 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 5.92>
ST_70 : Operation 471 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 471 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_70 : Operation 472 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 472 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 473 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 474 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 475 [1/1] (2.67ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 475 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 476 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 476 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 71 <SV = 70> <Delay = 7.08>
ST_71 : Operation 477 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 477 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 478 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 479 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 480 [3/3] (7.08ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 480 'mul' 'mul_ln258' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.08>
ST_72 : Operation 481 [2/3] (7.08ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 481 'mul' 'mul_ln258' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.08>
ST_73 : Operation 482 [1/3] (7.08ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 482 'mul' 'mul_ln258' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 483 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 484 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 485 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 485 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 486 [2/2] (3.25ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 486 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 74 <SV = 73> <Delay = 5.67>
ST_74 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 487 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i20 %tmp_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 488 'zext' 'zext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 489 [1/1] (2.71ns)   --->   "%add_ln265 = add i36 %exp_Z4_m_1, i36 %zext_ln265_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 489 'add' 'add_ln265' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i36 %add_ln265" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 490 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 491 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln265, i44 %zext_ln255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 491 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 492 [1/2] (3.25ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 492 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_74 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 493 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 5.66>
ST_75 : Operation 494 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_24" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 494 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 495 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 496 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 497 [5/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 497 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.66>
ST_76 : Operation 498 [4/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 498 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.66>
ST_77 : Operation 499 [3/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 499 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.66>
ST_78 : Operation 500 [2/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 500 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.66>
ST_79 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 501 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 502 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 502 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 503 [2/2] (3.25ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 503 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_79 : Operation 504 [1/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 504 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 505 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 80 <SV = 79> <Delay = 6.17>
ST_80 : Operation 506 [1/2] (3.25ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 506 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_24, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 507 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 508 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 509 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 510 [1/1] (2.98ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 510 'add' 'add_ln280' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 511 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 512 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 512 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 513 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 513 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 514 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 514 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 5.66>
ST_81 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 515 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 516 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 517 [5/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 517 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.66>
ST_82 : Operation 518 [4/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 518 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.66>
ST_83 : Operation 519 [3/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 519 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.66>
ST_84 : Operation 520 [2/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 520 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.66>
ST_85 : Operation 521 [1/1] (3.36ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 521 'add' 'add_ln616' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 522 [1/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 522 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.13>
ST_86 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 523 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i100 %mul_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 524 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 525 [1/1] (4.75ns)   --->   "%add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 525 'add' 'add_ln616_1' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 526 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 527 [1/1] (1.67ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 527 'add' 'r_exp_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 528 [1/1] (0.69ns)   --->   "%r_exp_2 = select i1 %tmp_26, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 528 'select' 'r_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 529 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 530 [1/1] (1.65ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_27, i3 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 530 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 531 [1/1] (1.67ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 531 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 532 'trunc' 'trunc_ln657' <Predicate = (!or_ln378_1)> <Delay = 0.00>

State 87 <SV = 86> <Delay = 6.08>
ST_87 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 533 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 534 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 535 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 535 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 536 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 537 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 538 'or' 'or_ln628' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 539 'partselect' 'tmp_1' <Predicate = (!or_ln378_1 & tmp_26)> <Delay = 0.00>
ST_87 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%tmp_2 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 540 'partselect' 'tmp_2' <Predicate = (!or_ln378_1 & !tmp_26)> <Delay = 0.00>
ST_87 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%out_sig = select i1 %tmp_26, i52 %tmp_1, i52 %tmp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 541 'select' 'out_sig' <Predicate = (!or_ln378_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 542 [1/1] (1.63ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 542 'add' 'out_exp' <Predicate = (!or_ln378_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 543 'bitconcatenate' 't_3' <Predicate = (!or_ln378_1)> <Delay = 0.00>
ST_87 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln378)   --->   "%bitcast_ln497_3 = bitcast i64 %t_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 544 'bitcast' 'bitcast_ln497_3' <Predicate = (!or_ln378_1)> <Delay = 0.00>
ST_87 : Operation 545 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln378 = select i1 %or_ln378_1, i64 1, i64 %bitcast_ln497_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 545 'select' 'select_ln378' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln378 = xor i1 %or_ln378_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 546 'xor' 'xor_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 547 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %icmp_ln386, i1 %xor_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 547 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%and_ln342 = and i1 %and_ln386_1, i1 %x_is_n1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 548 'and' 'and_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%select_ln342 = select i1 %and_ln342, i64 %bitcast_ln497, i64 %select_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 549 'select' 'select_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%or_ln386_4 = or i1 %or_ln378_1, i1 %icmp_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 550 'or' 'or_ln386_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 551 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln386 = select i1 %or_ln386_4, i64 %select_ln342, i64 nan" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 551 'select' 'select_ln386' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 552 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 553 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %and_ln386_1, i1 %xor_ln342" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 553 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln431)   --->   "%xor_ln431 = xor i1 %icmp_ln431, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 554 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln431)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %xor_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 555 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 556 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln431 = select i1 %and_ln431_4, i64 %bitcast_ln497_1, i64 %select_ln386" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 556 'select' 'select_ln431' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 557 [1/1] (0.97ns)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %icmp_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 557 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.39>
ST_88 : Operation 558 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293]   --->   Operation 558 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 559 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 559 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 560 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln629)   --->   "%xor_ln629 = xor i1 %tmp_28, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 561 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln438)   --->   "%xor_ln438 = xor i1 %icmp_ln438, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 562 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln438)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %xor_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 563 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 564 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln438 = select i1 %and_ln438_4, i64 %bitcast_ln497_2, i64 %select_ln431" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 564 'select' 'select_ln438' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 565 [1/1] (0.97ns)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %icmp_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 565 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 566 [1/1] (0.97ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 566 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln629)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %xor_ln629" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 567 'and' 'and_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 568 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln629 = select i1 %and_ln629, i64 %bitcast_ln497_1, i64 %select_ln438" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 568 'select' 'select_ln629' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln629_1)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %tmp_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 569 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 570 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln629_1 = select i1 %and_ln629_1, i64 %bitcast_ln497_2, i64 %select_ln629" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 570 'select' 'select_ln629_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 571 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 572 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 573 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 574 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln645 = select i1 %and_ln645_1, i64 %bitcast_ln497_2, i64 %select_ln629_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 574 'select' 'select_ln645' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 575 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %select_ln645" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 575 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	wire read operation ('base', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) on port 'base_r' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) [17]  (0.000 ns)
	'getelementptr' operation 6 bit ('pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) [119]  (0.000 ns)
	'load' operation 6 bit ('b_frac_tilde_inverse', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array' [120]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 6 bit ('b_frac_tilde_inverse', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array' [120]  (2.322 ns)

 <State 3>: 6.612ns
The critical path consists of the following:
	'select' operation 54 bit ('b_frac', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484) [114]  (0.948 ns)
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [124]  (5.663 ns)

 <State 4>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [124]  (5.663 ns)

 <State 5>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [124]  (5.663 ns)

 <State 6>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [124]  (5.663 ns)

 <State 7>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [124]  (5.663 ns)

 <State 8>: 6.978ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [138]  (6.978 ns)

 <State 9>: 6.978ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [138]  (6.978 ns)

 <State 10>: 6.978ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [138]  (6.978 ns)

 <State 11>: 6.978ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [138]  (6.978 ns)

 <State 12>: 6.978ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [138]  (6.978 ns)

 <State 13>: 6.811ns
The critical path consists of the following:
	'select' operation 76 bit ('select_ln42', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [132]  (1.153 ns)
	'add' operation 76 bit ('add_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [135]  (0.000 ns)
	'sub' operation 76 bit ('sub_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [140]  (5.658 ns)

 <State 14>: 6.978ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [156]  (6.978 ns)

 <State 15>: 6.978ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [156]  (6.978 ns)

 <State 16>: 6.978ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [156]  (6.978 ns)

 <State 17>: 6.978ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [156]  (6.978 ns)

 <State 18>: 6.978ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [156]  (6.978 ns)

 <State 19>: 5.834ns
The critical path consists of the following:
	'add' operation 82 bit ('add_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [153]  (0.000 ns)
	'sub' operation 82 bit ('sub_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [159]  (5.834 ns)

 <State 20>: 6.978ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [174]  (6.978 ns)

 <State 21>: 6.978ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [174]  (6.978 ns)

 <State 22>: 6.978ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [174]  (6.978 ns)

 <State 23>: 6.978ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [174]  (6.978 ns)

 <State 24>: 6.978ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [174]  (6.978 ns)

 <State 25>: 6.418ns
The critical path consists of the following:
	'add' operation 102 bit ('add_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [171]  (0.000 ns)
	'sub' operation 102 bit ('sub_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [177]  (6.418 ns)

 <State 26>: 6.978ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [193]  (6.978 ns)

 <State 27>: 6.978ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [193]  (6.978 ns)

 <State 28>: 6.978ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [193]  (6.978 ns)

 <State 29>: 6.978ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [193]  (6.978 ns)

 <State 30>: 6.978ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [193]  (6.978 ns)

 <State 31>: 6.974ns
The critical path consists of the following:
	'add' operation 121 bit ('add_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [189]  (0.000 ns)
	'sub' operation 121 bit ('sub_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [196]  (6.974 ns)

 <State 32>: 6.978ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [211]  (6.978 ns)

 <State 33>: 6.978ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [211]  (6.978 ns)

 <State 34>: 6.978ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [211]  (6.978 ns)

 <State 35>: 6.978ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [211]  (6.978 ns)

 <State 36>: 6.978ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [211]  (6.978 ns)

 <State 37>: 7.120ns
The critical path consists of the following:
	'add' operation 126 bit ('add_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [207]  (0.000 ns)
	'sub' operation 126 bit ('sub_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (7.120 ns)

 <State 38>: 6.978ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [229]  (6.978 ns)

 <State 39>: 6.978ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [229]  (6.978 ns)

 <State 40>: 6.978ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [229]  (6.978 ns)

 <State 41>: 6.978ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [229]  (6.978 ns)

 <State 42>: 6.978ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [229]  (6.978 ns)

 <State 43>: 7.270ns
The critical path consists of the following:
	'add' operation 131 bit ('add_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [225]  (0.000 ns)
	'sub' operation 131 bit ('sub_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [232]  (7.270 ns)

 <State 44>: 6.978ns
The critical path consists of the following:
	'mul' operation 83 bit ('mul_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [247]  (6.978 ns)

 <State 45>: 6.978ns
The critical path consists of the following:
	'mul' operation 83 bit ('mul_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [247]  (6.978 ns)

 <State 46>: 6.978ns
The critical path consists of the following:
	'mul' operation 83 bit ('mul_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [247]  (6.978 ns)

 <State 47>: 6.978ns
The critical path consists of the following:
	'mul' operation 83 bit ('mul_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [247]  (6.978 ns)

 <State 48>: 6.978ns
The critical path consists of the following:
	'mul' operation 90 bit ('Elog2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [117]  (6.978 ns)

 <State 49>: 6.978ns
The critical path consists of the following:
	'mul' operation 90 bit ('Elog2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [117]  (6.978 ns)

 <State 50>: 7.289ns
The critical path consists of the following:
	'load' operation 82 bit ('logn', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) on array 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array' [235]  (3.254 ns)
	'add' operation 83 bit ('add_ln209_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [260]  (4.035 ns)

 <State 51>: 6.978ns
The critical path consists of the following:
	'mul' operation 90 bit ('Elog2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [117]  (6.978 ns)

 <State 52>: 6.978ns
The critical path consists of the following:
	'mul' operation 90 bit ('Elog2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [117]  (6.978 ns)

 <State 53>: 6.945ns
The critical path consists of the following:
	'add' operation 120 bit ('add_ln525', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525) [277]  (0.000 ns)
	'add' operation 120 bit ('add_ln525_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525) [279]  (6.945 ns)

 <State 54>: 6.978ns
The critical path consists of the following:
	'mul' operation 130 bit ('m_frac_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [287]  (6.978 ns)

 <State 55>: 6.978ns
The critical path consists of the following:
	'mul' operation 130 bit ('m_frac_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [287]  (6.978 ns)

 <State 56>: 6.978ns
The critical path consists of the following:
	'mul' operation 130 bit ('m_frac_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [287]  (6.978 ns)

 <State 57>: 6.978ns
The critical path consists of the following:
	'mul' operation 130 bit ('m_frac_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [287]  (6.978 ns)

 <State 58>: 6.978ns
The critical path consists of the following:
	'mul' operation 130 bit ('m_frac_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [287]  (6.978 ns)

 <State 59>: 6.778ns
The critical path consists of the following:
	'shl' operation 130 bit ('shl_ln545', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [296]  (4.895 ns)
	'select' operation 130 bit ('m_fix_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [297]  (1.883 ns)

 <State 60>: 4.895ns
The critical path consists of the following:
	'shl' operation 130 bit ('shl_ln546', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [299]  (4.895 ns)

 <State 61>: 5.411ns
The critical path consists of the following:
	'select' operation 130 bit ('m_fix_back', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [301]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln628', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [389]  (5.411 ns)

 <State 62>: 2.100ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[321] ('mul_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [318]  (0.000 ns)
	'add' operation 31 bit of DSP[321] ('add_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [321]  (2.100 ns)

 <State 63>: 4.936ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[321] ('add_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [321]  (2.100 ns)
	'icmp' operation 1 bit ('icmp_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [325]  (2.136 ns)
	'select' operation 13 bit ('select_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [327]  (0.000 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [328]  (0.700 ns)

 <State 64>: 6.978ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [330]  (6.978 ns)

 <State 65>: 6.978ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [330]  (6.978 ns)

 <State 66>: 6.978ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [330]  (6.978 ns)

 <State 67>: 6.978ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [330]  (6.978 ns)

 <State 68>: 6.978ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [330]  (6.978 ns)

 <State 69>: 6.645ns
The critical path consists of the following:
	'sub' operation 59 bit ('m_diff', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574) [333]  (3.391 ns)
	'getelementptr' operation 8 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [343]  (0.000 ns)
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [344]  (3.254 ns)

 <State 70>: 5.928ns
The critical path consists of the following:
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [344]  (3.254 ns)
	'add' operation 36 bit ('exp_Z4_m_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [348]  (2.674 ns)

 <State 71>: 7.080ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [356]  (7.080 ns)

 <State 72>: 7.080ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [356]  (7.080 ns)

 <State 73>: 7.080ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [356]  (7.080 ns)

 <State 74>: 5.677ns
The critical path consists of the following:
	'add' operation 36 bit ('add_ln265', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [359]  (2.715 ns)
	'add' operation 44 bit ('exp_Z2P_m_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [361]  (2.962 ns)

 <State 75>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [369]  (5.663 ns)

 <State 76>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [369]  (5.663 ns)

 <State 77>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [369]  (5.663 ns)

 <State 78>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [369]  (5.663 ns)

 <State 79>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [369]  (5.663 ns)

 <State 80>: 6.175ns
The critical path consists of the following:
	'add' operation 44 bit ('add_ln280', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [374]  (2.990 ns)
	'add' operation 52 bit ('exp_Z1P_m_1_l', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [376]  (3.185 ns)

 <State 81>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [382]  (5.663 ns)

 <State 82>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [382]  (5.663 ns)

 <State 83>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [382]  (5.663 ns)

 <State 84>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [382]  (5.663 ns)

 <State 85>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [382]  (5.663 ns)

 <State 86>: 7.130ns
The critical path consists of the following:
	'add' operation 107 bit ('add_ln616_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [385]  (4.751 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622) [388]  (0.700 ns)
	'icmp' operation 1 bit ('icmp_ln645', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645) [396]  (1.679 ns)

 <State 87>: 6.082ns
The critical path consists of the following:
	'add' operation 11 bit ('out.exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657) [401]  (1.639 ns)
	'select' operation 64 bit ('select_ln378', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378) [404]  (1.481 ns)
	'select' operation 64 bit ('select_ln342', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342) [408]  (0.000 ns)
	'select' operation 64 bit ('select_ln386', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386) [410]  (1.481 ns)
	'select' operation 64 bit ('select_ln431', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431) [415]  (1.481 ns)

 <State 88>: 6.399ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln438_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438) [420]  (0.978 ns)
	'and' operation 1 bit ('and_ln628_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [421]  (0.978 ns)
	'and' operation 1 bit ('and_ln629', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629) [422]  (0.000 ns)
	'select' operation 64 bit ('select_ln629', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629) [423]  (1.481 ns)
	'select' operation 64 bit ('select_ln629_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629) [425]  (1.481 ns)
	'select' operation 64 bit ('select_ln645', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645) [429]  (1.481 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
