Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/tb_toplevel_isim_beh.exe -prj C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/tb_toplevel_beh.prj work.tb_toplevel 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/lookahead.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/mips_constant_pkg.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/alu_1bit.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/Vliw_multipliercontrol.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/Vliw_alu.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/TriputMux.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/shift_register.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/Regi.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/predictionbuffer.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/Hazarddetection.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/Forward.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/register_file.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/quadputmux.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/PC.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/mux.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/control.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/ALUop.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/alu.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/adder.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 502: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 510: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 518: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 527: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 632: Actual for formal port read_address is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 633: Actual for formal port write_address is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 680: Actual for formal port control is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/processor.vhd" Line 694: Actual for formal port b is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/memory.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/com.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/DMEMORY.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/file/toplevel.vhd" into library work
Parsing VHDL file "C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/../hardware/tb_toplevel.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package std_logic_signed from library ieee
Compiling package mips_constant_pkg
Compiling architecture behavioral of entity com [\com(32,32,32)\]
Compiling architecture behavioral of entity dmemory [\Dmemory(32,8)\]
Compiling architecture behavioral of entity memory [\memory(32,8)\]
Compiling architecture behavioral of entity aluoperation [aluoperation_default]
Compiling architecture behavioral of entity alu_full_adder [alu_full_adder_default]
Compiling architecture behavioral of entity alu_1bit [alu_1bit_default]
Compiling architecture behavioral of entity alu [\alu(32)\]
Compiling architecture behavioral of entity vliw_alu [\Vliw_alu(32)\]
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture behavioral of entity regi [\regi(32)\]
Compiling architecture behavioral of entity vliw_multipliercontrol [vliw_multipliercontrol_default]
Compiling architecture behavioral of entity pc [pc_default]
Compiling architecture behavioral of entity regi [\regi(120)\]
Compiling architecture behavioral of entity regi [\regi(261)\]
Compiling architecture behavioral of entity regi [\regi(210)\]
Compiling architecture behavioral of entity regi [\regi(110)\]
Compiling architecture behavioral of entity forwarding [forwarding_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity hazarddetection [hazarddetection_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity adder [\adder(32)\]
Compiling architecture behavioral of entity predictorbuffer [\predictorbuffer(16,32,4)\]
Compiling architecture behavioral of entity predictorbuffer [\predictorbuffer(2,32,4)\]
Compiling architecture behavioral of entity shift_register [shift_register_default]
Compiling architecture behavioral of entity triputmux [triputmux_default]
Compiling architecture behavioral of entity simple_multiplexer [\simple_multiplexer(5)\]
Compiling architecture behavioral of entity simple_multiplexer [\simple_multiplexer(32)\]
Compiling architecture behavioral of entity quadputmux [quadputmux_default]
Compiling architecture behavioral of entity simple_multiplexer [\simple_multiplexer(10)\]
Compiling architecture behavioral of entity processor [\PROCESSOR(32,32)\]
Compiling architecture behavioral of entity toplevel [\toplevel(32,32)\]
Compiling architecture behavior of entity tb_toplevel
Time Resolution for simulation is 1ps.
Waiting for 23 sub-compilation(s) to finish...
Compiled 70 VHDL Units
Built simulation executable C:/Users/eiriklf/git/dmkonsttdt4255_work/exersise2experiment/tb_toplevel_isim_beh.exe
Fuse Memory Usage: 22644 KB
Fuse CPU Usage: 576 ms
