\hypertarget{struct_i2_c___mem_map}{}\section{I2\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i2_c___mem_map}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a3558a605337636043709e55b4bab69d6}{A1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a576f877ccc2837ffe5811406404acad1}{F}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a8286c9d870f31a089d95e6a2285fbe2f}{C1}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_aef44b210af6af7cb40efdfd5469406c0}{S}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a42ede28e876dcdb2ce2ddd730de0401e}{D}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_acdf8ac8ab339152eaed13f4eca300aa5}{C2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_ae67b7939f64c519b55e6523baa5a2f22}{F\+L\+T}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_ae6b85b91f6d924aaa37833060797256e}{R\+A}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a68e3b8db845208e127d029a687f96707}{S\+M\+B}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a2b058a256772b61e237f878a32937535}{A2}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_a09cb4115b7ad209d1f47362b420861d7}{S\+L\+T\+H}
\item 
uint8\+\_\+t \hyperlink{struct_i2_c___mem_map_afde3b60c25d0b8c0534a047e42c661f8}{S\+L\+T\+L}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_i2_c___mem_map_a3558a605337636043709e55b4bab69d6}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A1@{A1}}
\index{A1@{A1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t A1}\label{struct_i2_c___mem_map_a3558a605337636043709e55b4bab69d6}
I2\+C Address Register 1, offset\+: 0x0 \hypertarget{struct_i2_c___mem_map_a2b058a256772b61e237f878a32937535}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!A2@{A2}}
\index{A2@{A2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{A2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t A2}\label{struct_i2_c___mem_map_a2b058a256772b61e237f878a32937535}
I2\+C Address Register 2, offset\+: 0x9 \hypertarget{struct_i2_c___mem_map_a8286c9d870f31a089d95e6a2285fbe2f}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C1@{C1}}
\index{C1@{C1}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C1}\label{struct_i2_c___mem_map_a8286c9d870f31a089d95e6a2285fbe2f}
I2\+C Control Register 1, offset\+: 0x2 \hypertarget{struct_i2_c___mem_map_acdf8ac8ab339152eaed13f4eca300aa5}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!C2@{C2}}
\index{C2@{C2}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C2}\label{struct_i2_c___mem_map_acdf8ac8ab339152eaed13f4eca300aa5}
I2\+C Control Register 2, offset\+: 0x5 \hypertarget{struct_i2_c___mem_map_a42ede28e876dcdb2ce2ddd730de0401e}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!D@{D}}
\index{D@{D}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t D}\label{struct_i2_c___mem_map_a42ede28e876dcdb2ce2ddd730de0401e}
I2\+C Data I/\+O register, offset\+: 0x4 \hypertarget{struct_i2_c___mem_map_a576f877ccc2837ffe5811406404acad1}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F@{F}}
\index{F@{F}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{F}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F}\label{struct_i2_c___mem_map_a576f877ccc2837ffe5811406404acad1}
I2\+C Frequency Divider register, offset\+: 0x1 \hypertarget{struct_i2_c___mem_map_ae67b7939f64c519b55e6523baa5a2f22}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!F\+L\+T@{F\+L\+T}}
\index{F\+L\+T@{F\+L\+T}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{F\+L\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t F\+L\+T}\label{struct_i2_c___mem_map_ae67b7939f64c519b55e6523baa5a2f22}
I2\+C Programmable Input Glitch Filter register, offset\+: 0x6 \hypertarget{struct_i2_c___mem_map_ae6b85b91f6d924aaa37833060797256e}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!R\+A@{R\+A}}
\index{R\+A@{R\+A}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t R\+A}\label{struct_i2_c___mem_map_ae6b85b91f6d924aaa37833060797256e}
I2\+C Range Address register, offset\+: 0x7 \hypertarget{struct_i2_c___mem_map_aef44b210af6af7cb40efdfd5469406c0}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S@{S}}
\index{S@{S}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S}\label{struct_i2_c___mem_map_aef44b210af6af7cb40efdfd5469406c0}
I2\+C Status register, offset\+: 0x3 \hypertarget{struct_i2_c___mem_map_a09cb4115b7ad209d1f47362b420861d7}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+T\+H@{S\+L\+T\+H}}
\index{S\+L\+T\+H@{S\+L\+T\+H}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+L\+T\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+L\+T\+H}\label{struct_i2_c___mem_map_a09cb4115b7ad209d1f47362b420861d7}
I2\+C S\+C\+L Low Timeout Register High, offset\+: 0x\+A \hypertarget{struct_i2_c___mem_map_afde3b60c25d0b8c0534a047e42c661f8}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+L\+T\+L@{S\+L\+T\+L}}
\index{S\+L\+T\+L@{S\+L\+T\+L}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+L\+T\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+L\+T\+L}\label{struct_i2_c___mem_map_afde3b60c25d0b8c0534a047e42c661f8}
I2\+C S\+C\+L Low Timeout Register Low, offset\+: 0x\+B \hypertarget{struct_i2_c___mem_map_a68e3b8db845208e127d029a687f96707}{}\index{I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}!S\+M\+B@{S\+M\+B}}
\index{S\+M\+B@{S\+M\+B}!I2\+C\+\_\+\+Mem\+Map@{I2\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+M\+B}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+B}\label{struct_i2_c___mem_map_a68e3b8db845208e127d029a687f96707}
I2\+C S\+M\+Bus Control and Status register, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
