\chapter{Lab 5: Finite-State Machines} \label{day5}

\section{Three-stage code lock}

\lstinputlisting[language=VHDL]{./L5/src/project_5.vhd}
