lappend auto_path "D:/lscc/diamond/3.12/data/Script"
package require ImportUsrDesign_Syn_Gen
set design_info(part) LFE5U-25F
set design_info(family) ECP5U
set design_info(package) CABGA256
set design_info(speed) 6
set design_info(technology) ecp5u
set design_info(work_dir) "D:/Project/H100_FPGA/c25x_fpga_ip/SBP_c25x_pll"
set design_info(top) SBP_c25x_pll
set design_info(result_file) "SBP_c25x_pll.ngo"
set design_info(top_rtl) Verilog
#Add verilog files
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/c25x_fpga.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calib_packet.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/dist_measure.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/dist_packet.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/measure_para.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/datagram_cmd_defines.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/datagram_parser.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/division.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/index_calculate.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/parameter_ident_define.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/parameter_init.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/spi_w5500_cmd.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/time_stamp.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/w5500_cmd_defines.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/w5500_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/w5500_reg_defines.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/spi_master_eth.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/flash/flash_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/flash/USRMCLK.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/flash/spi flash/spi_master.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_top.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/flash/spi flash/spi_flash_cmd.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/adc_to_dac.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/adc_to_temp.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/pluse_average.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/self_inspection.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/adda/AD_SPI.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/adda/adc_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/adda/DA_SPI.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/laser/laser_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/encoder_generate.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/motor_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/opto_switch_filter.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/rotate_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/sram/sram_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/as6500/as6500_control.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/as6500/as6500_ctrl.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/as6500/SPI_Master_2.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/spi_w5500_top_3.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/datagram_parser_udp.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/ntp_calculate.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/ntp_receive_parser.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/ntp_send_make.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/eth/time_stamp_ntp.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calculate/data_pre.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calculate/dist_cal.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calculate/dist_calculate.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calculate/index_cal.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/insp/adc_to_dist.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/dist_filter.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calculate/rssi_cal.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/dist/calculate/div_rill.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/data_process_3.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll/c25x_pll.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/cache_opto_ram/cache_opto_ram.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram/distance_ram.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram/eth_data_ram.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram/eth_send_ram.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/multiplier/multiplier.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3/multiplier3.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram/opto_ram.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram/packet_data_ram.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo/tcp_recv_fifo.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/c25x_fpga_ip.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/opto_packet.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/motor_control_2.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/motor_drive.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/source/rotate/random_number_generator.v"
lappend design_info(verilog_files) "D:/Project/H100_FPGA/c25x_fpga_ip/SBP_c25x_pll/SBP_c25x_pll.v"
lappend design_info(include_path) "D:/Project/H100_FPGA/source"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/dist"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/eth"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/flash"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/flash/spi flash"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/insp"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/insp/adda"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/laser"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/rotate"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/sram"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/dist/as6500"
lappend design_info(include_path) "D:/Project/H100_FPGA/source/dist/calculate"
lappend design_info(include_path) "D:/Project/H100_FPGA"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/c25x_pll"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/cache_opto_ram"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/distance_ram"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/eth_data_ram"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/eth_send_ram"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/multiplier"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/multiplier3"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/opto_ram"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/packet_data_ram"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip/tcp_recv_fifo"
lappend design_info(include_path) "D:/Project/H100_FPGA/c25x_fpga_ip"
gen_synthesis_lse_sbp
