<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4668" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4668{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4668{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4668{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4668{left:81px;bottom:998px;letter-spacing:-0.14px;}
#t5_4668{left:142px;bottom:998px;letter-spacing:-0.17px;}
#t6_4668{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4668{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t8_4668{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t9_4668{left:525px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4668{left:525px;bottom:955px;letter-spacing:-0.13px;}
#tb_4668{left:525px;bottom:938px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tc_4668{left:189px;bottom:914px;}
#td_4668{left:525px;bottom:914px;letter-spacing:-0.14px;}
#te_4668{left:189px;bottom:889px;letter-spacing:-0.11px;}
#tf_4668{left:525px;bottom:889px;letter-spacing:-0.12px;}
#tg_4668{left:189px;bottom:865px;}
#th_4668{left:525px;bottom:865px;letter-spacing:-0.12px;}
#ti_4668{left:189px;bottom:840px;letter-spacing:-0.14px;}
#tj_4668{left:525px;bottom:840px;letter-spacing:-0.14px;}
#tk_4668{left:81px;bottom:816px;letter-spacing:-0.15px;}
#tl_4668{left:142px;bottom:816px;letter-spacing:-0.17px;}
#tm_4668{left:189px;bottom:816px;letter-spacing:-0.15px;}
#tn_4668{left:432px;bottom:816px;letter-spacing:-0.16px;}
#to_4668{left:525px;bottom:816px;letter-spacing:-0.11px;}
#tp_4668{left:525px;bottom:794px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_4668{left:81px;bottom:770px;letter-spacing:-0.18px;}
#tr_4668{left:142px;bottom:770px;letter-spacing:-0.18px;}
#ts_4668{left:188px;bottom:770px;letter-spacing:-0.15px;}
#tt_4668{left:432px;bottom:770px;letter-spacing:-0.15px;}
#tu_4668{left:525px;bottom:770px;letter-spacing:-0.12px;}
#tv_4668{left:525px;bottom:749px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_4668{left:81px;bottom:724px;letter-spacing:-0.15px;}
#tx_4668{left:142px;bottom:724px;letter-spacing:-0.18px;}
#ty_4668{left:189px;bottom:724px;letter-spacing:-0.14px;}
#tz_4668{left:525px;bottom:724px;letter-spacing:-0.11px;}
#t10_4668{left:525px;bottom:703px;letter-spacing:-0.11px;}
#t11_4668{left:525px;bottom:686px;letter-spacing:-0.11px;}
#t12_4668{left:189px;bottom:661px;}
#t13_4668{left:432px;bottom:661px;letter-spacing:-0.13px;}
#t14_4668{left:525px;bottom:661px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4668{left:525px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t16_4668{left:189px;bottom:616px;letter-spacing:-0.09px;}
#t17_4668{left:525px;bottom:616px;letter-spacing:-0.14px;}
#t18_4668{left:189px;bottom:591px;}
#t19_4668{left:432px;bottom:591px;letter-spacing:-0.14px;}
#t1a_4668{left:525px;bottom:591px;letter-spacing:-0.12px;}
#t1b_4668{left:525px;bottom:570px;letter-spacing:-0.11px;}
#t1c_4668{left:189px;bottom:545px;letter-spacing:-0.09px;}
#t1d_4668{left:525px;bottom:545px;letter-spacing:-0.14px;}
#t1e_4668{left:189px;bottom:521px;}
#t1f_4668{left:432px;bottom:521px;letter-spacing:-0.13px;}
#t1g_4668{left:525px;bottom:521px;letter-spacing:-0.11px;}
#t1h_4668{left:525px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_4668{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t1j_4668{left:525px;bottom:475px;letter-spacing:-0.14px;}
#t1k_4668{left:189px;bottom:451px;letter-spacing:-0.12px;}
#t1l_4668{left:432px;bottom:451px;letter-spacing:-0.13px;}
#t1m_4668{left:525px;bottom:451px;letter-spacing:-0.11px;}
#t1n_4668{left:525px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_4668{left:189px;bottom:405px;letter-spacing:-0.12px;}
#t1p_4668{left:432px;bottom:405px;letter-spacing:-0.14px;}
#t1q_4668{left:525px;bottom:405px;letter-spacing:-0.11px;}
#t1r_4668{left:525px;bottom:383px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_4668{left:189px;bottom:359px;letter-spacing:-0.12px;}
#t1t_4668{left:525px;bottom:359px;letter-spacing:-0.14px;}
#t1u_4668{left:189px;bottom:334px;letter-spacing:-0.12px;}
#t1v_4668{left:432px;bottom:334px;letter-spacing:-0.13px;}
#t1w_4668{left:525px;bottom:334px;letter-spacing:-0.12px;}
#t1x_4668{left:525px;bottom:313px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1y_4668{left:189px;bottom:289px;letter-spacing:-0.18px;}
#t1z_4668{left:432px;bottom:289px;letter-spacing:-0.13px;}
#t20_4668{left:525px;bottom:289px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_4668{left:189px;bottom:264px;letter-spacing:-0.12px;}
#t22_4668{left:525px;bottom:264px;letter-spacing:-0.14px;}
#t23_4668{left:189px;bottom:240px;letter-spacing:-0.17px;}
#t24_4668{left:432px;bottom:240px;letter-spacing:-0.13px;}
#t25_4668{left:525px;bottom:240px;letter-spacing:-0.12px;}
#t26_4668{left:525px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t27_4668{left:189px;bottom:194px;letter-spacing:-0.13px;}
#t28_4668{left:432px;bottom:194px;letter-spacing:-0.15px;}
#t29_4668{left:525px;bottom:194px;letter-spacing:-0.12px;}
#t2a_4668{left:525px;bottom:173px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2b_4668{left:189px;bottom:148px;letter-spacing:-0.12px;}
#t2c_4668{left:525px;bottom:148px;letter-spacing:-0.14px;}
#t2d_4668{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2e_4668{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2f_4668{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_4668{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_4668{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_4668{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2j_4668{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2k_4668{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2l_4668{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4668{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4668{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4668{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4668{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4668{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4668" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4668Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4668" style="-webkit-user-select: none;"><object width="935" height="1210" data="4668/4668.svg" type="image/svg+xml" id="pdf4668" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4668" class="t s1_4668">2-146 </span><span id="t2_4668" class="t s1_4668">Vol. 4 </span>
<span id="t3_4668" class="t s2_4668">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4668" class="t s3_4668">19AH </span><span id="t5_4668" class="t s3_4668">410 </span><span id="t6_4668" class="t s3_4668">IA32_CLOCK_MODULATION </span><span id="t7_4668" class="t s3_4668">Thread </span><span id="t8_4668" class="t s3_4668">Clock Modulation (R/W) </span>
<span id="t9_4668" class="t s3_4668">See Table 2-2. </span>
<span id="ta_4668" class="t s3_4668">IA32_CLOCK_MODULATION MSR was originally named </span>
<span id="tb_4668" class="t s3_4668">IA32_THERM_CONTROL MSR. </span>
<span id="tc_4668" class="t s3_4668">0 </span><span id="td_4668" class="t s3_4668">Reserved </span>
<span id="te_4668" class="t s3_4668">3:1 </span><span id="tf_4668" class="t s3_4668">On demand Clock Modulation Duty Cycle (R/W) </span>
<span id="tg_4668" class="t s3_4668">4 </span><span id="th_4668" class="t s3_4668">On demand Clock Modulation Enable (R/W) </span>
<span id="ti_4668" class="t s3_4668">63:5 </span><span id="tj_4668" class="t s3_4668">Reserved </span>
<span id="tk_4668" class="t s3_4668">19BH </span><span id="tl_4668" class="t s3_4668">411 </span><span id="tm_4668" class="t s3_4668">IA32_THERM_INTERRUPT </span><span id="tn_4668" class="t s3_4668">Core </span><span id="to_4668" class="t s3_4668">Thermal Interrupt Control (R/W) </span>
<span id="tp_4668" class="t s3_4668">See Table 2-2. </span>
<span id="tq_4668" class="t s3_4668">19CH </span><span id="tr_4668" class="t s3_4668">412 </span><span id="ts_4668" class="t s3_4668">IA32_THERM_STATUS </span><span id="tt_4668" class="t s3_4668">Core </span><span id="tu_4668" class="t s3_4668">Thermal Monitor Status (R/W) </span>
<span id="tv_4668" class="t s3_4668">See Table 2-2. </span>
<span id="tw_4668" class="t s3_4668">1A0H </span><span id="tx_4668" class="t s3_4668">416 </span><span id="ty_4668" class="t s3_4668">IA32_MISC_ENABLE </span><span id="tz_4668" class="t s3_4668">Enable Misc. Processor Features (R/W) </span>
<span id="t10_4668" class="t s3_4668">Allows a variety of processor functions to be enabled </span>
<span id="t11_4668" class="t s3_4668">and disabled. </span>
<span id="t12_4668" class="t s3_4668">0 </span><span id="t13_4668" class="t s3_4668">Thread </span><span id="t14_4668" class="t s3_4668">Fast-Strings Enable </span>
<span id="t15_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t16_4668" class="t s3_4668">2:1 </span><span id="t17_4668" class="t s3_4668">Reserved </span>
<span id="t18_4668" class="t s3_4668">3 </span><span id="t19_4668" class="t s3_4668">Thread </span><span id="t1a_4668" class="t s3_4668">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t1b_4668" class="t s3_4668">See Table 2-2. Default value is 1. </span>
<span id="t1c_4668" class="t s3_4668">6:4 </span><span id="t1d_4668" class="t s3_4668">Reserved </span>
<span id="t1e_4668" class="t s3_4668">7 </span><span id="t1f_4668" class="t s3_4668">Thread </span><span id="t1g_4668" class="t s3_4668">Performance Monitoring Available (R) </span>
<span id="t1h_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t1i_4668" class="t s3_4668">10:8 </span><span id="t1j_4668" class="t s3_4668">Reserved </span>
<span id="t1k_4668" class="t s3_4668">11 </span><span id="t1l_4668" class="t s3_4668">Thread </span><span id="t1m_4668" class="t s3_4668">Branch Trace Storage Unavailable (R/O) </span>
<span id="t1n_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t1o_4668" class="t s3_4668">12 </span><span id="t1p_4668" class="t s3_4668">Thread </span><span id="t1q_4668" class="t s3_4668">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1r_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t1s_4668" class="t s3_4668">15:13 </span><span id="t1t_4668" class="t s3_4668">Reserved </span>
<span id="t1u_4668" class="t s3_4668">16 </span><span id="t1v_4668" class="t s3_4668">Package </span><span id="t1w_4668" class="t s3_4668">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t1x_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t1y_4668" class="t s3_4668">18 </span><span id="t1z_4668" class="t s3_4668">Thread </span><span id="t20_4668" class="t s3_4668">ENABLE MONITOR FSM. (R/W) See Table 2-2. </span>
<span id="t21_4668" class="t s3_4668">21:19 </span><span id="t22_4668" class="t s3_4668">Reserved </span>
<span id="t23_4668" class="t s3_4668">22 </span><span id="t24_4668" class="t s3_4668">Thread </span><span id="t25_4668" class="t s3_4668">Limit CPUID Maxval (R/W) </span>
<span id="t26_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t27_4668" class="t s3_4668">23 </span><span id="t28_4668" class="t s3_4668">Thread </span><span id="t29_4668" class="t s3_4668">xTPR Message Disable (R/W) </span>
<span id="t2a_4668" class="t s3_4668">See Table 2-2. </span>
<span id="t2b_4668" class="t s3_4668">33:24 </span><span id="t2c_4668" class="t s3_4668">Reserved </span>
<span id="t2d_4668" class="t s4_4668">Table 2-15. </span><span id="t2e_4668" class="t s4_4668">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2f_4668" class="t s5_4668">Register </span>
<span id="t2g_4668" class="t s5_4668">Address </span><span id="t2h_4668" class="t s5_4668">Register Name / Bit Fields </span><span id="t2i_4668" class="t s5_4668">Scope </span><span id="t2j_4668" class="t s5_4668">Bit Description </span>
<span id="t2k_4668" class="t s5_4668">Hex </span><span id="t2l_4668" class="t s5_4668">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
