{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536758716883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536758716889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 10:25:16 2018 " "Processing started: Wed Sep 12 10:25:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536758716889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758716889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial_base -c tx_serial_base " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial_base -c tx_serial_base" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758716889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536758717334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536758717334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_base_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_base_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc " "Found design unit 1: tx_serial_uc-tx_serial_uc" {  } { { "tx_serial_base_uc.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_uc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727663 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_base_uc.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_uc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758727663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_base_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_base_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_fd-tx_serial_fd " "Found design unit 1: tx_serial_fd-tx_serial_fd" {  } { { "tx_serial_base_fd.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_fd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727665 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_fd " "Found entity 1: tx_serial_fd" {  } { { "tx_serial_base_fd.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_fd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758727665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_base.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_base.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_base-arch_tx_serial_base " "Found design unit 1: tx_serial_base-arch_tx_serial_base" {  } { { "tx_serial_base.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727667 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_base " "Found entity 1: tx_serial_base" {  } { { "tx_serial_base.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758727667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/deslocador_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727668 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/deslocador_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758727668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/contador_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727670 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/contador_m.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758727670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_serial_base " "Elaborating entity \"tx_serial_base\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536758727705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc tx_serial_uc:U1 " "Elaborating entity \"tx_serial_uc\" for hierarchy \"tx_serial_uc:U1\"" {  } { { "tx_serial_base.vhd" "U1" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536758727730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_fd tx_serial_fd:U2 " "Elaborating entity \"tx_serial_fd\" for hierarchy \"tx_serial_fd:U2\"" {  } { { "tx_serial_base.vhd" "U2" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536758727731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n tx_serial_fd:U2\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"tx_serial_fd:U2\|deslocador_n:U1\"" {  } { { "tx_serial_base_fd.vhd" "U1" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_fd.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536758727754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m tx_serial_fd:U2\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"tx_serial_fd:U2\|contador_m:U2\"" {  } { { "tx_serial_base_fd.vhd" "U2" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_fd.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536758727756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex7seg.vhd 2 1 " "Using design file hex7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-hex7seg " "Found design unit 1: hex7seg-hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/hex7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727765 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/hex7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536758727765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1536758727765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg tx_serial_fd:U2\|hex7seg:H1 " "Elaborating entity \"hex7seg\" for hierarchy \"tx_serial_fd:U2\|hex7seg:H1\"" {  } { { "tx_serial_base_fd.vhd" "H1" { Text "C:/Users/Gabriel Rocha Amorim/Documents/Faculdade/LabDig2/Projeto/tx_serial_base_fd.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536758727766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1536758728353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536758728718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536758728718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536758728813 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536758728813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536758728813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536758728813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536758728867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 12 10:25:28 2018 " "Processing ended: Wed Sep 12 10:25:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536758728867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536758728867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536758728867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536758728867 ""}
