<!-- Professional GitHub Profile for VLSI/ASIC & Embedded Engineering -->
<!-- Theme accents: PCB Green #0FA958 | Electric Blue #1476FF | Signal Orange #FF7A00 -->

<p align="center">
  <img src="https://placehold.co/1200x220/0FA958/ffffff?text=%E2%9A%9B%EF%B8%8F%20Suyash%20Ghadage%20%7C%20VLSI%20%26%20Embedded%20Engineer&font=montserrat" alt="Header Banner with Chip">
</p>


<h1 align="center">Suyash Ghadage</h1>
<p align="center">
  <b>Digital & Mixed-Signal ‚Ä¢ ASIC Design & Verification ‚Ä¢ Low-Power & Timing ‚Ä¢ Embedded Systems Integration</b>
</p>

<p align="center">
  <a href="mailto:YOUR_EMAIL"><img src="https://img.shields.io/badge/Email-contact-1476FF?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"></a>
  <a href="https://www.linkedin.com/in/suyash-ghadage77/"><img src="https://img.shields.io/badge/LinkedIn-Profile-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"></a>
  <a href="https://github.com/GITHUB_USERNAME"><img src="https://img.shields.io/badge/GitHub-GITHUB__USERNAME-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"></a>
  <img src="https://img.shields.io/badge/Location-Pune%2C%20India-0FA958?style=for-the-badge&logo=google-maps&logoColor=white" alt="Location">
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Domain-VLSI%20%7C%20ASIC%20%7C%20Embedded-FF7A00?style=flat-square">
  <img src="https://komarev.com/ghpvc/?username=GITHUB_USERNAME&style=flat-square&color=1476FF" alt="Profile views">
  <img src="https://img.shields.io/badge/Last%20Updated-Auto-blue?style=flat-square" alt="Last updated">
</p>

---

### ‚ö° INTRO
Top-ranked ENTC engineer skilled in VLSI/ASIC (RTL‚ÜíGDS, STA, P&R, DRC/LVS) and verification (SV TBs, assertions, coverage). Strong embedded/IoT (ARM/ESP32, MQTT/HTTP, Azure/AWS), and PCB from schematic‚ÜíGerbers. Proven end-to-end delivery with reproducible flows and sign-off artifacts.

---

## üß≠ Table of Contents
- [Spotlight Project](#spotlight-asic-based-smart-digital-lock-sky130-rtl‚Üígdsii)
- [What I Do](#what-i-do)
- [Highlights](#highlights)
- [Tech Stack](#tech-stack)
- [Selected Projects](#selected-projects)
- [Metrics & Proof](#metrics--proof)
- [Courses & Certifications](#courses--certifications)
- [Current Focus](#current-focus)
- [How I Work](#how-i-work)
- [Roles & Contact](#roles--contact)

---

## üî∑ Spotlight: ASIC-Based Smart Digital Lock (SKY130, RTL‚ÜíGDSII)
Secure FSM-based digital lock (keypad) implemented end-to-end using open-source flow (Yosys, OpenROAD, Magic, KLayout, Netgen) with SKY130 PDK, plus FPGA/CPLD prototyping and custom PCB.  
- **Flow:** RTL/Verification ‚Üí Synthesis/STA ‚Üí Floorplan/P&R ‚Üí DRC/LVS ‚Üí **GDSII**  
- **Features:** 4-digit keypad, lock/unlock FSM, alarm/lockout, hooks for **RFID/IoT/biometrics**  
- **Evidence:** coverage reports, STA summaries, DRC/LVS logs, GDS handoff artifacts


---

## üõ†Ô∏è What I Do
- **VLSI/ASIC:** RTL (Verilog), SystemVerilog TBs, synthesis, STA, floorplanning, P&R, DRC/LVS, ECOs  
- **Verification:** Assertions, covergroups, constrained tests, ModelSim/Verilator; UART/FIFO/protocol IP  
- **Embedded/IoT:** ARM/ESP32/8051; UART/SPI/I2C/CAN; MQTT/HTTP; ThingSpeak/Azure/AWS IoT dashboards  
- **PCB:** Schematic ‚Üí layout ‚Üí routing ‚Üí Gerbers (**KiCad/EasyEDA/OrCAD/Eagle**)  
- **Core ECE Expertise:** Digital & Analog Electronics, Microprocessors & Microcontrollers, Signals & Systems, Control Systems, Communication Systems, Electronic Devices & Circuits, Power Electronics  
- **GATE-Level Problem Solving:** 1,600+ hours of rigorous preparation across ECE subjects; strong fundamentals applied in design, verification, and embedded projects

---

## üéØ Highlights
- **100% functional coverage** in UART verification (**0 assertion failures**)  
- **Synchronous FIFO** designed and validated on FPGA (timing + functionality)  
- **RFID-enabled IoT billing** system with **70% processing time reduction**  
- **GPA 9.21/10**; **1st rank** for six consecutive semesters; **Silver Medalist**  
- **1,600+ hours** of GATE ECE preparation (core electronics)

---

## üß∞ Tech Stack

**Languages & HDL**  
<img height="28" src="https://img.shields.io/badge/Verilog-000000?style=for-the-badge&logoColor=white" />
<img height="28" src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/c/c-original.svg" />
<img height="28" src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" />
<img height="28" src="https://img.shields.io/badge/SystemVerilog-FF7A00?style=for-the-badge&logo=verilog&logoColor=white" />
<img height="28" src="https://img.shields.io/badge/TCL-1476FF?style=for-the-badge&logo=gnu-bash&logoColor=white" />
<img height="28" src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/cplusplus/cplusplus-original.svg" />

**EDA & FPGA**  
<img height="28" src="https://img.shields.io/badge/Yosys-000000?logo=gnometerminal&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/OpenROAD-111111"> 
<img height="28" src="https://img.shields.io/badge/OpenSTA-111111"> 
<img height="28" src="https://img.shields.io/badge/Magic-111111"> 
<img height="28" src="https://img.shields.io/badge/KLayout-111111"> 
<img height="28" src="https://img.shields.io/badge/TritonRoute-111111"> 
<img height="28" src="https://img.shields.io/badge/Vivado-0FA958?logo=xilinx&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/ModelSim%2FVerilator-1476FF">

**Embedded & IoT**  
<img height="28" src="https://img.shields.io/badge/STM32-03234B?logo=stmicroelectronics&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/ESP32-000000?logo=espressif&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/FreeRTOS-3949AB?logo=freertos&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/MQTT-660066?logo=eclipsemosquitto&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/Azure%20IoT-0078D4?logo=microsoftazure&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/AWS%20IoT-232F3E?logo=amazonaws&logoColor=white">

**PCB**  
<img height="28" src="https://img.shields.io/badge/KiCad-314CB0?logo=kicad&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/EasyEDA-1F76F0?logo=easydap&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/OrCAD-CC0000"> 
<img height="28" src="https://img.shields.io/badge/Eagle-EA7600?logo=autodesk&logoColor=white"> 

**Tooling**  
<img height="28" src="https://img.shields.io/badge/Git-F05032?logo=git&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/Spice-1793D1?logo=linux&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/Keil-1F72B5?logo=arm&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/EDA%20Playground-4B8BBE?logo=cloud&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/NI%20Multisim-FF6600?logo=ni&logoColor=white"> 
<img height="28" src="https://img.shields.io/badge/Flash%20Magic-6A0DAD?logo=lightning&logoColor=white">


---

## üß© Selected Projects

### 1) ASIC-Based Smart Digital Lock ‚Äî SKY130; OpenROAD/Magic/KLayout/Netgen
- RTL, verification, synthesis, P&R, **DRC/LVS**, **GDSII**; PCB for prototyping.  

### 2) UART VIP + Coverage
- SystemVerilog assertions/covergroups; **100% functional coverage**.  

### 3) Sync FIFO (RTL + FPGA bring-up)
- On-board validation; timing closure.  


### 4) RFID IoT Billing
- ESP32 + MQTT + dashboards; **70% faster processing**.  

  
---

## üéì Courses & Certifications
- **VLSI Design Flow: RTL‚ÜíGDS (NPTEL)** ‚Ä¢ **CMOS Circuit Design & SPICE (SKY130)**  
- **Static Timing Analysis** ‚Ä¢ **DFT** ‚Ä¢ **SystemVerilog** ‚Ä¢ **Python AI**  
- **Udemy:** ChatGPT & AI Tools

---

## üî≠ Current Focus

**Digital IC Design ‚Ä¢ Analog IC Design ‚Ä¢ Low-power design ‚Ä¢ CDC ‚Ä¢ DFT readiness ‚Ä¢ AI-assisted hardware ‚Ä¢ Open-source silicon ‚Ä¢ Industry 4.0**

---

## üîß How I Work
- Reproducible flows (**Makefiles**), versioned scripts  
- Published reports (**coverage/STA/DRC/LVS**)  
- Open-source EDA, concise documentation  
- Lint, CDC, timing sign-off checklists

---

## üßë‚Äçüíª Roles & Contact
**ASIC/Digital Design ‚Ä¢ Verification ‚Ä¢ Physical Design ‚Ä¢ Embedded/VLSI R&D**  
**Pune (on-site)** ‚Ä¢ Open to **hybrid/remote**  





<!-- Tips:
1) Replace placehold.co images with your real screenshots from RTL, STA, P&R, DRC/LVS, and dashboard UIs.
2) Keep report artifacts updated to make the repo "trustworthy at a glance" for recruiters.
3) Pin 3‚Äì6 top repos on your GitHub profile to match this README.
-->
