// Seed: 670102676
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [(  -1 'd0 +  (  1 'b0 )  ) : -1] id_22;
endmodule
module module_1 #(
    parameter id_1  = 32'd35,
    parameter id_12 = 32'd2
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wand id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_11,
      id_9,
      id_9,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_6,
      id_11,
      id_9,
      id_6,
      id_8,
      id_6,
      id_11,
      id_2,
      id_6
  );
  assign id_5 = -1;
  specify
    specparam _id_12 = -1 + "" + id_10;
  endspecify
  assign (strong1, highz0) id_7[id_12+:id_1] = -1;
  localparam id_13 = -1 | 1 - 1;
endmodule
