<stg><name>find_region</name>


<trans_list>

<trans id="731" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %score = alloca i32 1

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %d_read_45 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_66

]]></Node>
<StgValue><ssdm name="d_read_45"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %d_read_46 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_65

]]></Node>
<StgValue><ssdm name="d_read_46"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %d_read_47 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_64

]]></Node>
<StgValue><ssdm name="d_read_47"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %d_read_48 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_63

]]></Node>
<StgValue><ssdm name="d_read_48"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %d_read_49 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_62

]]></Node>
<StgValue><ssdm name="d_read_49"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %d_read_50 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_61

]]></Node>
<StgValue><ssdm name="d_read_50"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %d_read_51 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read_60

]]></Node>
<StgValue><ssdm name="d_read_51"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %d_read_52 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %d_read

]]></Node>
<StgValue><ssdm name="d_read_52"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions

]]></Node>
<StgValue><ssdm name="n_regions_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:12 %regions_min_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_min_0_offset

]]></Node>
<StgValue><ssdm name="regions_min_0_offset_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:13 %tmp_138 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_min_0_offset_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %bitcast_ln58_1 = bitcast i32 %d_read_52

]]></Node>
<StgValue><ssdm name="bitcast_ln58_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="23" op_0_bw="32">
<![CDATA[
entry:15 %trunc_ln58 = trunc i32 %bitcast_ln58_1

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:16 %icmp_ln58_3 = icmp_eq  i23 %trunc_ln58, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %bitcast_ln58_3 = bitcast i32 %d_read_51

]]></Node>
<StgValue><ssdm name="bitcast_ln58_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="32">
<![CDATA[
entry:18 %trunc_ln58_1 = trunc i32 %bitcast_ln58_3

]]></Node>
<StgValue><ssdm name="trunc_ln58_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:19 %icmp_ln58_6 = icmp_eq  i23 %trunc_ln58_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %bitcast_ln58_5 = bitcast i32 %d_read_50

]]></Node>
<StgValue><ssdm name="bitcast_ln58_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="32">
<![CDATA[
entry:21 %trunc_ln58_2 = trunc i32 %bitcast_ln58_5

]]></Node>
<StgValue><ssdm name="trunc_ln58_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:22 %icmp_ln58_7 = icmp_eq  i23 %trunc_ln58_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_7"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %bitcast_ln58_7 = bitcast i32 %d_read_49

]]></Node>
<StgValue><ssdm name="bitcast_ln58_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="32">
<![CDATA[
entry:24 %trunc_ln58_3 = trunc i32 %bitcast_ln58_7

]]></Node>
<StgValue><ssdm name="trunc_ln58_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:25 %icmp_ln58_11 = icmp_eq  i23 %trunc_ln58_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_11"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %bitcast_ln58_9 = bitcast i32 %d_read_48

]]></Node>
<StgValue><ssdm name="bitcast_ln58_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
entry:27 %trunc_ln58_4 = trunc i32 %bitcast_ln58_9

]]></Node>
<StgValue><ssdm name="trunc_ln58_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:28 %icmp_ln58_14 = icmp_eq  i23 %trunc_ln58_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_14"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %bitcast_ln58_11 = bitcast i32 %d_read_47

]]></Node>
<StgValue><ssdm name="bitcast_ln58_11"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="32">
<![CDATA[
entry:30 %trunc_ln58_5 = trunc i32 %bitcast_ln58_11

]]></Node>
<StgValue><ssdm name="trunc_ln58_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:31 %icmp_ln58_15 = icmp_eq  i23 %trunc_ln58_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_15"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:32 %bitcast_ln58_13 = bitcast i32 %d_read_46

]]></Node>
<StgValue><ssdm name="bitcast_ln58_13"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
entry:33 %trunc_ln58_6 = trunc i32 %bitcast_ln58_13

]]></Node>
<StgValue><ssdm name="trunc_ln58_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:34 %icmp_ln58_19 = icmp_eq  i23 %trunc_ln58_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_19"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:35 %bitcast_ln58_15 = bitcast i32 %d_read_45

]]></Node>
<StgValue><ssdm name="bitcast_ln58_15"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="23" op_0_bw="32">
<![CDATA[
entry:36 %trunc_ln58_7 = trunc i32 %bitcast_ln58_15

]]></Node>
<StgValue><ssdm name="trunc_ln58_7"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:37 %icmp_ln58_22 = icmp_eq  i23 %trunc_ln58_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_22"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %store_ln37 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %store_ln37 = store i32 4294967295, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %store_ln37 = store i32 -1, i32 %score

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
entry:41 %br_ln37 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body3:0 %i_5 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3:1 %icmp_ln1073 = icmp_eq  i8 %i_5, i8 %n_regions_read

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3:2 %add_ln37 = add i8 %i_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3:3 %br_ln37 = br i1 %icmp_ln1073, void %for.body3.split_ifconv, void %for.end43.loopexit

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:7 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_5, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="7">
<![CDATA[
for.body3.split_ifconv:8 %zext_ln58 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body3.split_ifconv:9 %add_ln58 = add i9 %tmp_138, i9 %zext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
for.body3.split_ifconv:10 %tmp_144 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln58, i3 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:11 %zext_ln58_1 = zext i12 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:12 %regions_min_0_addr = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="regions_min_0_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:13 %or_ln58_3 = or i12 %tmp_144, i12 1

]]></Node>
<StgValue><ssdm name="or_ln58_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:14 %zext_ln58_2 = zext i12 %or_ln58_3

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:15 %regions_min_0_addr_23 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_23"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:34 %regions_min_1_addr18 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="regions_min_1_addr18"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:35 %regions_min_1_addr = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="regions_min_1_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:42 %regions_max_0_addr35 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="regions_max_0_addr35"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:43 %regions_max_0_addr = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="regions_max_0_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:50 %regions_max_1_addr52 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="regions_max_1_addr52"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:51 %regions_max_1_addr = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="regions_max_1_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:58 %regions_center_0_addr69 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="regions_center_0_addr69"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:59 %regions_center_0_addr = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="regions_center_0_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:66 %regions_center_1_addr86 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="regions_center_1_addr86"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:67 %regions_center_1_addr = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="regions_center_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:74 %regions_max_0_load = load i12 %regions_max_0_addr35

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:75 %regions_max_1_load = load i12 %regions_max_1_addr52

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:77 %regions_center_0_load = load i12 %regions_center_0_addr69

]]></Node>
<StgValue><ssdm name="regions_center_0_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:78 %regions_center_1_load = load i12 %regions_center_1_addr86

]]></Node>
<StgValue><ssdm name="regions_center_1_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:83 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:84 %regions_min_1_load = load i12 %regions_min_1_addr18

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:89 %tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:93 %icmp_ln58_2 = icmp_ne  i8 %tmp_110, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:94 %or_ln58_1 = or i1 %icmp_ln58_3, i1 %icmp_ln58_2

]]></Node>
<StgValue><ssdm name="or_ln58_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:107 %regions_max_0_load_16 = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load_16"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:108 %regions_max_1_load_23 = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load_23"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:110 %regions_center_0_load_16 = load i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="regions_center_0_load_16"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:111 %regions_center_1_load_23 = load i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="regions_center_1_load_23"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:116 %regions_min_0_load_16 = load i12 %regions_min_0_addr_23

]]></Node>
<StgValue><ssdm name="regions_min_0_load_16"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:117 %regions_min_1_load_23 = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load_23"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:122 %tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:126 %icmp_ln58_10 = icmp_ne  i8 %tmp_115, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_10"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:127 %or_ln58_5 = or i1 %icmp_ln58_6, i1 %icmp_ln58_10

]]></Node>
<StgValue><ssdm name="or_ln58_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:155 %tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:159 %icmp_ln58_18 = icmp_ne  i8 %tmp_120, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_18"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:160 %or_ln58_9 = or i1 %icmp_ln58_7, i1 %icmp_ln58_18

]]></Node>
<StgValue><ssdm name="or_ln58_9"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:188 %tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:192 %icmp_ln58_25 = icmp_ne  i8 %tmp_125, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_25"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:193 %or_ln58_13 = or i1 %icmp_ln58_11, i1 %icmp_ln58_25

]]></Node>
<StgValue><ssdm name="or_ln58_13"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:221 %tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:225 %icmp_ln58_30 = icmp_ne  i8 %tmp_130, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_30"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:226 %or_ln58_17 = or i1 %icmp_ln58_14, i1 %icmp_ln58_30

]]></Node>
<StgValue><ssdm name="or_ln58_17"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:254 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:258 %icmp_ln58_35 = icmp_ne  i8 %tmp_135, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_35"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:259 %or_ln58_21 = or i1 %icmp_ln58_15, i1 %icmp_ln58_35

]]></Node>
<StgValue><ssdm name="or_ln58_21"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:287 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:291 %icmp_ln58_40 = icmp_ne  i8 %tmp_141, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_40"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:292 %or_ln58_25 = or i1 %icmp_ln58_19, i1 %icmp_ln58_40

]]></Node>
<StgValue><ssdm name="or_ln58_25"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:320 %tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:324 %icmp_ln58_45 = icmp_ne  i8 %tmp_147, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_45"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:325 %or_ln58_29 = or i1 %icmp_ln58_22, i1 %icmp_ln58_45

]]></Node>
<StgValue><ssdm name="or_ln58_29"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body3.split_ifconv:377 %store_ln37 = store i8 %add_ln37, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8">
<![CDATA[
for.body3.split_ifconv:3 %trunc_ln1073_2 = trunc i8 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln1073_2"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:16 %or_ln58_7 = or i12 %tmp_144, i12 2

]]></Node>
<StgValue><ssdm name="or_ln58_7"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:17 %zext_ln58_3 = zext i12 %or_ln58_7

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:18 %regions_min_0_addr_24 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_24"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:19 %or_ln58_11 = or i12 %tmp_144, i12 3

]]></Node>
<StgValue><ssdm name="or_ln58_11"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:20 %zext_ln58_4 = zext i12 %or_ln58_11

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:21 %regions_min_0_addr_25 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_25"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:36 %regions_min_1_addr_31 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_31"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:37 %regions_min_1_addr_32 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_32"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:44 %regions_max_0_addr_23 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_23"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:45 %regions_max_0_addr_24 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_24"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:52 %regions_max_1_addr_31 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_31"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:53 %regions_max_1_addr_32 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_32"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:60 %regions_center_0_addr_23 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_23"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:61 %regions_center_0_addr_24 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_24"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:68 %regions_center_1_addr_31 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_31"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:69 %regions_center_1_addr_32 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_32"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:74 %regions_max_0_load = load i12 %regions_max_0_addr35

]]></Node>
<StgValue><ssdm name="regions_max_0_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:75 %regions_max_1_load = load i12 %regions_max_1_addr52

]]></Node>
<StgValue><ssdm name="regions_max_1_load"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:76 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:77 %regions_center_0_load = load i12 %regions_center_0_addr69

]]></Node>
<StgValue><ssdm name="regions_center_0_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:78 %regions_center_1_load = load i12 %regions_center_1_addr86

]]></Node>
<StgValue><ssdm name="regions_center_1_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:79 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load, i32 %regions_center_1_load, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:83 %regions_min_0_load = load i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="regions_min_0_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:84 %regions_min_1_load = load i12 %regions_min_1_addr18

]]></Node>
<StgValue><ssdm name="regions_min_1_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:85 %tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:86 %bitcast_ln58 = bitcast i32 %tmp_52

]]></Node>
<StgValue><ssdm name="bitcast_ln58"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:87 %tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:88 %trunc_ln58_8 = trunc i32 %bitcast_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln58_8"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:90 %icmp_ln58 = icmp_ne  i8 %tmp_109, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:91 %icmp_ln58_1 = icmp_eq  i23 %trunc_ln58_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:96 %tmp_111 = fcmp_ogt  i32 %tmp_52, i32 %d_read_52

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:105 %tmp_113 = fcmp_olt  i32 %tmp, i32 %d_read_52

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:107 %regions_max_0_load_16 = load i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="regions_max_0_load_16"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:108 %regions_max_1_load_23 = load i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="regions_max_1_load_23"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:109 %tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_16, i32 %regions_max_1_load_23, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:110 %regions_center_0_load_16 = load i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="regions_center_0_load_16"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:111 %regions_center_1_load_23 = load i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="regions_center_1_load_23"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:112 %tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_16, i32 %regions_center_1_load_23, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:116 %regions_min_0_load_16 = load i12 %regions_min_0_addr_23

]]></Node>
<StgValue><ssdm name="regions_min_0_load_16"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:117 %regions_min_1_load_23 = load i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="regions_min_1_load_23"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:118 %tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_16, i32 %regions_min_1_load_23, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:119 %bitcast_ln58_4 = bitcast i32 %tmp_55

]]></Node>
<StgValue><ssdm name="bitcast_ln58_4"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:120 %tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:121 %trunc_ln58_10 = trunc i32 %bitcast_ln58_4

]]></Node>
<StgValue><ssdm name="trunc_ln58_10"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:123 %icmp_ln58_8 = icmp_ne  i8 %tmp_114, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_8"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:124 %icmp_ln58_9 = icmp_eq  i23 %trunc_ln58_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_9"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:129 %tmp_116 = fcmp_ogt  i32 %tmp_55, i32 %d_read_51

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:138 %tmp_118 = fcmp_olt  i32 %tmp_53, i32 %d_read_51

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:140 %regions_max_0_load_17 = load i12 %regions_max_0_addr_23

]]></Node>
<StgValue><ssdm name="regions_max_0_load_17"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:141 %regions_max_1_load_24 = load i12 %regions_max_1_addr_31

]]></Node>
<StgValue><ssdm name="regions_max_1_load_24"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:143 %regions_center_0_load_17 = load i12 %regions_center_0_addr_23

]]></Node>
<StgValue><ssdm name="regions_center_0_load_17"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:144 %regions_center_1_load_24 = load i12 %regions_center_1_addr_31

]]></Node>
<StgValue><ssdm name="regions_center_1_load_24"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:149 %regions_min_0_load_17 = load i12 %regions_min_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_min_0_load_17"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:150 %regions_min_1_load_24 = load i12 %regions_min_1_addr_31

]]></Node>
<StgValue><ssdm name="regions_min_1_load_24"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:173 %regions_max_0_load_18 = load i12 %regions_max_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_max_0_load_18"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:174 %regions_max_1_load_25 = load i12 %regions_max_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_max_1_load_25"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:176 %regions_center_0_load_18 = load i12 %regions_center_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_center_0_load_18"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:177 %regions_center_1_load_25 = load i12 %regions_center_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_center_1_load_25"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:182 %regions_min_0_load_18 = load i12 %regions_min_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_min_0_load_18"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:183 %regions_min_1_load_25 = load i12 %regions_min_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_min_1_load_25"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:22 %or_ln58_15 = or i12 %tmp_144, i12 4

]]></Node>
<StgValue><ssdm name="or_ln58_15"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:23 %zext_ln58_5 = zext i12 %or_ln58_15

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:24 %regions_min_0_addr_26 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_26"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:25 %or_ln58_19 = or i12 %tmp_144, i12 5

]]></Node>
<StgValue><ssdm name="or_ln58_19"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:26 %zext_ln58_6 = zext i12 %or_ln58_19

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:27 %regions_min_0_addr_27 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_27"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:38 %regions_min_1_addr_33 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_33"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:39 %regions_min_1_addr_34 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_34"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:46 %regions_max_0_addr_25 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_25"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:47 %regions_max_0_addr_26 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_26"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:54 %regions_max_1_addr_33 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_33"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:55 %regions_max_1_addr_34 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_34"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:62 %regions_center_0_addr_25 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_25"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:63 %regions_center_0_addr_26 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_26"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:70 %regions_center_1_addr_33 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_5

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_33"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:71 %regions_center_1_addr_34 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_6

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_34"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:80 %hdist = fsub i32 %tmp, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="hdist"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:92 %or_ln58 = or i1 %icmp_ln58_1, i1 %icmp_ln58

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:95 %and_ln58 = and i1 %or_ln58, i1 %or_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:96 %tmp_111 = fcmp_ogt  i32 %tmp_52, i32 %d_read_52

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:97 %and_ln58_1 = and i1 %and_ln58, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:98 %bitcast_ln58_2 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln58_2"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:99 %tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:100 %trunc_ln58_9 = trunc i32 %bitcast_ln58_2

]]></Node>
<StgValue><ssdm name="trunc_ln58_9"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:101 %icmp_ln58_4 = icmp_ne  i8 %tmp_112, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_4"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:102 %icmp_ln58_5 = icmp_eq  i23 %trunc_ln58_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_5"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:103 %or_ln58_2 = or i1 %icmp_ln58_5, i1 %icmp_ln58_4

]]></Node>
<StgValue><ssdm name="or_ln58_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:104 %and_ln58_2 = and i1 %or_ln58_2, i1 %or_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:105 %tmp_113 = fcmp_olt  i32 %tmp, i32 %d_read_52

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:106 %and_ln58_3 = and i1 %and_ln58_2, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="and_ln58_3"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:113 %hdist_1 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="hdist_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:125 %or_ln58_4 = or i1 %icmp_ln58_9, i1 %icmp_ln58_8

]]></Node>
<StgValue><ssdm name="or_ln58_4"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:128 %and_ln58_4 = and i1 %or_ln58_4, i1 %or_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln58_4"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:129 %tmp_116 = fcmp_ogt  i32 %tmp_55, i32 %d_read_51

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:130 %and_ln58_5 = and i1 %and_ln58_4, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln58_5"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:131 %bitcast_ln58_6 = bitcast i32 %tmp_53

]]></Node>
<StgValue><ssdm name="bitcast_ln58_6"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:132 %tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:133 %trunc_ln58_11 = trunc i32 %bitcast_ln58_6

]]></Node>
<StgValue><ssdm name="trunc_ln58_11"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:134 %icmp_ln58_12 = icmp_ne  i8 %tmp_117, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_12"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:135 %icmp_ln58_13 = icmp_eq  i23 %trunc_ln58_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_13"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:136 %or_ln58_6 = or i1 %icmp_ln58_13, i1 %icmp_ln58_12

]]></Node>
<StgValue><ssdm name="or_ln58_6"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:137 %and_ln58_6 = and i1 %or_ln58_6, i1 %or_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln58_6"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:138 %tmp_118 = fcmp_olt  i32 %tmp_53, i32 %d_read_51

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:139 %and_ln58_7 = and i1 %and_ln58_6, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln58_7"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:140 %regions_max_0_load_17 = load i12 %regions_max_0_addr_23

]]></Node>
<StgValue><ssdm name="regions_max_0_load_17"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:141 %regions_max_1_load_24 = load i12 %regions_max_1_addr_31

]]></Node>
<StgValue><ssdm name="regions_max_1_load_24"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:142 %tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_17, i32 %regions_max_1_load_24, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:143 %regions_center_0_load_17 = load i12 %regions_center_0_addr_23

]]></Node>
<StgValue><ssdm name="regions_center_0_load_17"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:144 %regions_center_1_load_24 = load i12 %regions_center_1_addr_31

]]></Node>
<StgValue><ssdm name="regions_center_1_load_24"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:145 %tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_17, i32 %regions_center_1_load_24, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:149 %regions_min_0_load_17 = load i12 %regions_min_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_min_0_load_17"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:150 %regions_min_1_load_24 = load i12 %regions_min_1_addr_31

]]></Node>
<StgValue><ssdm name="regions_min_1_load_24"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:151 %tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_17, i32 %regions_min_1_load_24, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:152 %bitcast_ln58_8 = bitcast i32 %tmp_58

]]></Node>
<StgValue><ssdm name="bitcast_ln58_8"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:153 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:154 %trunc_ln58_12 = trunc i32 %bitcast_ln58_8

]]></Node>
<StgValue><ssdm name="trunc_ln58_12"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:156 %icmp_ln58_16 = icmp_ne  i8 %tmp_119, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_16"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:157 %icmp_ln58_17 = icmp_eq  i23 %trunc_ln58_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_17"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:162 %tmp_121 = fcmp_ogt  i32 %tmp_58, i32 %d_read_50

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:171 %tmp_123 = fcmp_olt  i32 %tmp_56, i32 %d_read_50

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:173 %regions_max_0_load_18 = load i12 %regions_max_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_max_0_load_18"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:174 %regions_max_1_load_25 = load i12 %regions_max_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_max_1_load_25"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:175 %tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_18, i32 %regions_max_1_load_25, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:176 %regions_center_0_load_18 = load i12 %regions_center_0_addr_24

]]></Node>
<StgValue><ssdm name="regions_center_0_load_18"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:177 %regions_center_1_load_25 = load i12 %regions_center_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_center_1_load_25"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:178 %tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_18, i32 %regions_center_1_load_25, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:182 %regions_min_0_load_18 = load i12 %regions_min_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_min_0_load_18"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:183 %regions_min_1_load_25 = load i12 %regions_min_1_addr_32

]]></Node>
<StgValue><ssdm name="regions_min_1_load_25"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:184 %tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_18, i32 %regions_min_1_load_25, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:185 %bitcast_ln58_12 = bitcast i32 %tmp_61

]]></Node>
<StgValue><ssdm name="bitcast_ln58_12"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:186 %tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:187 %trunc_ln58_14 = trunc i32 %bitcast_ln58_12

]]></Node>
<StgValue><ssdm name="trunc_ln58_14"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:189 %icmp_ln58_23 = icmp_ne  i8 %tmp_124, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_23"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:190 %icmp_ln58_24 = icmp_eq  i23 %trunc_ln58_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_24"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:195 %tmp_126 = fcmp_ogt  i32 %tmp_61, i32 %d_read_49

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:204 %tmp_128 = fcmp_olt  i32 %tmp_59, i32 %d_read_49

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:206 %regions_max_0_load_19 = load i12 %regions_max_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_max_0_load_19"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:207 %regions_max_1_load_26 = load i12 %regions_max_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_max_1_load_26"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:209 %regions_center_0_load_19 = load i12 %regions_center_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_center_0_load_19"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:210 %regions_center_1_load_26 = load i12 %regions_center_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_center_1_load_26"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:215 %regions_min_0_load_19 = load i12 %regions_min_0_addr_26

]]></Node>
<StgValue><ssdm name="regions_min_0_load_19"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:216 %regions_min_1_load_26 = load i12 %regions_min_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_min_1_load_26"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:239 %regions_max_0_load_20 = load i12 %regions_max_0_addr_26

]]></Node>
<StgValue><ssdm name="regions_max_0_load_20"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:240 %regions_max_1_load_27 = load i12 %regions_max_1_addr_34

]]></Node>
<StgValue><ssdm name="regions_max_1_load_27"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:242 %regions_center_0_load_20 = load i12 %regions_center_0_addr_26

]]></Node>
<StgValue><ssdm name="regions_center_0_load_20"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:243 %regions_center_1_load_27 = load i12 %regions_center_1_addr_34

]]></Node>
<StgValue><ssdm name="regions_center_1_load_27"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:248 %regions_min_0_load_20 = load i12 %regions_min_0_addr_27

]]></Node>
<StgValue><ssdm name="regions_min_0_load_20"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:249 %regions_min_1_load_27 = load i12 %regions_min_1_addr_34

]]></Node>
<StgValue><ssdm name="regions_min_1_load_27"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:345 %or_ln58_38 = or i1 %and_ln58_5, i1 %and_ln58_1

]]></Node>
<StgValue><ssdm name="or_ln58_38"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:28 %or_ln58_23 = or i12 %tmp_144, i12 6

]]></Node>
<StgValue><ssdm name="or_ln58_23"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:29 %zext_ln58_7 = zext i12 %or_ln58_23

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:30 %regions_min_0_addr_28 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_28"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body3.split_ifconv:31 %or_ln58_27 = or i12 %tmp_144, i12 7

]]></Node>
<StgValue><ssdm name="or_ln58_27"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:32 %zext_ln58_8 = zext i12 %or_ln58_27

]]></Node>
<StgValue><ssdm name="zext_ln58_8"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:33 %regions_min_0_addr_29 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="regions_min_0_addr_29"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:40 %regions_min_1_addr_35 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_35"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:41 %regions_min_1_addr_36 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="regions_min_1_addr_36"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:48 %regions_max_0_addr_27 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_27"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:49 %regions_max_0_addr_28 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="regions_max_0_addr_28"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:56 %regions_max_1_addr_35 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_35"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:57 %regions_max_1_addr_36 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="regions_max_1_addr_36"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:64 %regions_center_0_addr_27 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_27"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:65 %regions_center_0_addr_28 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="regions_center_0_addr_28"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:72 %regions_center_1_addr_35 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_35"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:73 %regions_center_1_addr_36 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="regions_center_1_addr_36"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:80 %hdist = fsub i32 %tmp, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="hdist"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:113 %hdist_1 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="hdist_1"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:146 %hdist_2 = fsub i32 %tmp_56, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="hdist_2"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:158 %or_ln58_8 = or i1 %icmp_ln58_17, i1 %icmp_ln58_16

]]></Node>
<StgValue><ssdm name="or_ln58_8"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:161 %and_ln58_8 = and i1 %or_ln58_8, i1 %or_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln58_8"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:162 %tmp_121 = fcmp_ogt  i32 %tmp_58, i32 %d_read_50

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:163 %and_ln58_9 = and i1 %and_ln58_8, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln58_9"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:164 %bitcast_ln58_10 = bitcast i32 %tmp_56

]]></Node>
<StgValue><ssdm name="bitcast_ln58_10"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:165 %tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:166 %trunc_ln58_13 = trunc i32 %bitcast_ln58_10

]]></Node>
<StgValue><ssdm name="trunc_ln58_13"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:167 %icmp_ln58_20 = icmp_ne  i8 %tmp_122, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_20"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:168 %icmp_ln58_21 = icmp_eq  i23 %trunc_ln58_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_21"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:169 %or_ln58_10 = or i1 %icmp_ln58_21, i1 %icmp_ln58_20

]]></Node>
<StgValue><ssdm name="or_ln58_10"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:170 %and_ln58_10 = and i1 %or_ln58_10, i1 %or_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln58_10"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:171 %tmp_123 = fcmp_olt  i32 %tmp_56, i32 %d_read_50

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:172 %and_ln58_11 = and i1 %and_ln58_10, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln58_11"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:179 %hdist_3 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="hdist_3"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:191 %or_ln58_12 = or i1 %icmp_ln58_24, i1 %icmp_ln58_23

]]></Node>
<StgValue><ssdm name="or_ln58_12"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:194 %and_ln58_12 = and i1 %or_ln58_12, i1 %or_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln58_12"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:195 %tmp_126 = fcmp_ogt  i32 %tmp_61, i32 %d_read_49

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:196 %and_ln58_13 = and i1 %and_ln58_12, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln58_13"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:197 %bitcast_ln58_14 = bitcast i32 %tmp_59

]]></Node>
<StgValue><ssdm name="bitcast_ln58_14"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:198 %tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:199 %trunc_ln58_15 = trunc i32 %bitcast_ln58_14

]]></Node>
<StgValue><ssdm name="trunc_ln58_15"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:200 %icmp_ln58_26 = icmp_ne  i8 %tmp_127, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_26"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:201 %icmp_ln58_27 = icmp_eq  i23 %trunc_ln58_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_27"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:204 %tmp_128 = fcmp_olt  i32 %tmp_59, i32 %d_read_49

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:206 %regions_max_0_load_19 = load i12 %regions_max_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_max_0_load_19"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:207 %regions_max_1_load_26 = load i12 %regions_max_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_max_1_load_26"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:208 %tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_19, i32 %regions_max_1_load_26, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:209 %regions_center_0_load_19 = load i12 %regions_center_0_addr_25

]]></Node>
<StgValue><ssdm name="regions_center_0_load_19"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:210 %regions_center_1_load_26 = load i12 %regions_center_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_center_1_load_26"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:211 %tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_19, i32 %regions_center_1_load_26, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:215 %regions_min_0_load_19 = load i12 %regions_min_0_addr_26

]]></Node>
<StgValue><ssdm name="regions_min_0_load_19"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:216 %regions_min_1_load_26 = load i12 %regions_min_1_addr_33

]]></Node>
<StgValue><ssdm name="regions_min_1_load_26"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:217 %tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_19, i32 %regions_min_1_load_26, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:218 %bitcast_ln58_16 = bitcast i32 %tmp_64

]]></Node>
<StgValue><ssdm name="bitcast_ln58_16"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:219 %tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_16, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:220 %trunc_ln58_16 = trunc i32 %bitcast_ln58_16

]]></Node>
<StgValue><ssdm name="trunc_ln58_16"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:222 %icmp_ln58_28 = icmp_ne  i8 %tmp_129, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_28"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:223 %icmp_ln58_29 = icmp_eq  i23 %trunc_ln58_16, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_29"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:228 %tmp_131 = fcmp_ogt  i32 %tmp_64, i32 %d_read_48

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:237 %tmp_133 = fcmp_olt  i32 %tmp_62, i32 %d_read_48

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:239 %regions_max_0_load_20 = load i12 %regions_max_0_addr_26

]]></Node>
<StgValue><ssdm name="regions_max_0_load_20"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:240 %regions_max_1_load_27 = load i12 %regions_max_1_addr_34

]]></Node>
<StgValue><ssdm name="regions_max_1_load_27"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:241 %tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_20, i32 %regions_max_1_load_27, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:242 %regions_center_0_load_20 = load i12 %regions_center_0_addr_26

]]></Node>
<StgValue><ssdm name="regions_center_0_load_20"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:243 %regions_center_1_load_27 = load i12 %regions_center_1_addr_34

]]></Node>
<StgValue><ssdm name="regions_center_1_load_27"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:244 %tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_20, i32 %regions_center_1_load_27, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:248 %regions_min_0_load_20 = load i12 %regions_min_0_addr_27

]]></Node>
<StgValue><ssdm name="regions_min_0_load_20"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:249 %regions_min_1_load_27 = load i12 %regions_min_1_addr_34

]]></Node>
<StgValue><ssdm name="regions_min_1_load_27"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:250 %tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_20, i32 %regions_min_1_load_27, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:251 %bitcast_ln58_18 = bitcast i32 %tmp_67

]]></Node>
<StgValue><ssdm name="bitcast_ln58_18"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:252 %tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_18, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:253 %trunc_ln58_18 = trunc i32 %bitcast_ln58_18

]]></Node>
<StgValue><ssdm name="trunc_ln58_18"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:255 %icmp_ln58_33 = icmp_ne  i8 %tmp_134, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_33"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:256 %icmp_ln58_34 = icmp_eq  i23 %trunc_ln58_18, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_34"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:261 %tmp_136 = fcmp_ogt  i32 %tmp_67, i32 %d_read_47

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:270 %tmp_139 = fcmp_olt  i32 %tmp_65, i32 %d_read_47

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:272 %regions_max_0_load_21 = load i12 %regions_max_0_addr_27

]]></Node>
<StgValue><ssdm name="regions_max_0_load_21"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:273 %regions_max_1_load_28 = load i12 %regions_max_1_addr_35

]]></Node>
<StgValue><ssdm name="regions_max_1_load_28"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:275 %regions_center_0_load_21 = load i12 %regions_center_0_addr_27

]]></Node>
<StgValue><ssdm name="regions_center_0_load_21"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:276 %regions_center_1_load_28 = load i12 %regions_center_1_addr_35

]]></Node>
<StgValue><ssdm name="regions_center_1_load_28"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:281 %regions_min_0_load_21 = load i12 %regions_min_0_addr_28

]]></Node>
<StgValue><ssdm name="regions_min_0_load_21"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:282 %regions_min_1_load_28 = load i12 %regions_min_1_addr_35

]]></Node>
<StgValue><ssdm name="regions_min_1_load_28"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:305 %regions_max_0_load_22 = load i12 %regions_max_0_addr_28

]]></Node>
<StgValue><ssdm name="regions_max_0_load_22"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:306 %regions_max_1_load_29 = load i12 %regions_max_1_addr_36

]]></Node>
<StgValue><ssdm name="regions_max_1_load_29"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:308 %regions_center_0_load_22 = load i12 %regions_center_0_addr_28

]]></Node>
<StgValue><ssdm name="regions_center_0_load_22"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:309 %regions_center_1_load_29 = load i12 %regions_center_1_addr_36

]]></Node>
<StgValue><ssdm name="regions_center_1_load_29"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:314 %regions_min_0_load_22 = load i12 %regions_min_0_addr_29

]]></Node>
<StgValue><ssdm name="regions_min_0_load_22"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:315 %regions_min_1_load_29 = load i12 %regions_min_1_addr_36

]]></Node>
<StgValue><ssdm name="regions_min_1_load_29"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:346 %or_ln58_39 = or i1 %and_ln58_9, i1 %and_ln58_7

]]></Node>
<StgValue><ssdm name="or_ln58_39"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:347 %or_ln58_40 = or i1 %or_ln58_39, i1 %or_ln58_38

]]></Node>
<StgValue><ssdm name="or_ln58_40"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:348 %or_ln58_41 = or i1 %and_ln58_13, i1 %and_ln58_11

]]></Node>
<StgValue><ssdm name="or_ln58_41"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="400" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:80 %hdist = fsub i32 %tmp, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="hdist"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:113 %hdist_1 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="hdist_1"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:146 %hdist_2 = fsub i32 %tmp_56, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="hdist_2"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:179 %hdist_3 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="hdist_3"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:202 %or_ln58_14 = or i1 %icmp_ln58_27, i1 %icmp_ln58_26

]]></Node>
<StgValue><ssdm name="or_ln58_14"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:203 %and_ln58_14 = and i1 %or_ln58_14, i1 %or_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln58_14"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:205 %and_ln58_15 = and i1 %and_ln58_14, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="and_ln58_15"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:212 %hdist_4 = fsub i32 %tmp_62, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="hdist_4"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:224 %or_ln58_16 = or i1 %icmp_ln58_29, i1 %icmp_ln58_28

]]></Node>
<StgValue><ssdm name="or_ln58_16"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:227 %and_ln58_16 = and i1 %or_ln58_16, i1 %or_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln58_16"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:228 %tmp_131 = fcmp_ogt  i32 %tmp_64, i32 %d_read_48

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:229 %and_ln58_17 = and i1 %and_ln58_16, i1 %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln58_17"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:230 %bitcast_ln58_17 = bitcast i32 %tmp_62

]]></Node>
<StgValue><ssdm name="bitcast_ln58_17"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:231 %tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_17, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:232 %trunc_ln58_17 = trunc i32 %bitcast_ln58_17

]]></Node>
<StgValue><ssdm name="trunc_ln58_17"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:233 %icmp_ln58_31 = icmp_ne  i8 %tmp_132, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_31"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:234 %icmp_ln58_32 = icmp_eq  i23 %trunc_ln58_17, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_32"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:235 %or_ln58_18 = or i1 %icmp_ln58_32, i1 %icmp_ln58_31

]]></Node>
<StgValue><ssdm name="or_ln58_18"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:236 %and_ln58_18 = and i1 %or_ln58_18, i1 %or_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln58_18"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:237 %tmp_133 = fcmp_olt  i32 %tmp_62, i32 %d_read_48

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:238 %and_ln58_19 = and i1 %and_ln58_18, i1 %tmp_133

]]></Node>
<StgValue><ssdm name="and_ln58_19"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:257 %or_ln58_20 = or i1 %icmp_ln58_34, i1 %icmp_ln58_33

]]></Node>
<StgValue><ssdm name="or_ln58_20"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:260 %and_ln58_20 = and i1 %or_ln58_20, i1 %or_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln58_20"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:261 %tmp_136 = fcmp_ogt  i32 %tmp_67, i32 %d_read_47

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:262 %and_ln58_21 = and i1 %and_ln58_20, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln58_21"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:270 %tmp_139 = fcmp_olt  i32 %tmp_65, i32 %d_read_47

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:272 %regions_max_0_load_21 = load i12 %regions_max_0_addr_27

]]></Node>
<StgValue><ssdm name="regions_max_0_load_21"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:273 %regions_max_1_load_28 = load i12 %regions_max_1_addr_35

]]></Node>
<StgValue><ssdm name="regions_max_1_load_28"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:274 %tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_21, i32 %regions_max_1_load_28, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:275 %regions_center_0_load_21 = load i12 %regions_center_0_addr_27

]]></Node>
<StgValue><ssdm name="regions_center_0_load_21"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:276 %regions_center_1_load_28 = load i12 %regions_center_1_addr_35

]]></Node>
<StgValue><ssdm name="regions_center_1_load_28"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:277 %tmp_69 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_21, i32 %regions_center_1_load_28, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:281 %regions_min_0_load_21 = load i12 %regions_min_0_addr_28

]]></Node>
<StgValue><ssdm name="regions_min_0_load_21"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:282 %regions_min_1_load_28 = load i12 %regions_min_1_addr_35

]]></Node>
<StgValue><ssdm name="regions_min_1_load_28"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:283 %tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_21, i32 %regions_min_1_load_28, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:284 %bitcast_ln58_20 = bitcast i32 %tmp_70

]]></Node>
<StgValue><ssdm name="bitcast_ln58_20"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:285 %tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_20, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:286 %trunc_ln58_20 = trunc i32 %bitcast_ln58_20

]]></Node>
<StgValue><ssdm name="trunc_ln58_20"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:288 %icmp_ln58_38 = icmp_ne  i8 %tmp_140, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_38"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:289 %icmp_ln58_39 = icmp_eq  i23 %trunc_ln58_20, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_39"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:294 %tmp_142 = fcmp_ogt  i32 %tmp_70, i32 %d_read_46

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:303 %tmp_145 = fcmp_olt  i32 %tmp_68, i32 %d_read_46

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:305 %regions_max_0_load_22 = load i12 %regions_max_0_addr_28

]]></Node>
<StgValue><ssdm name="regions_max_0_load_22"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:306 %regions_max_1_load_29 = load i12 %regions_max_1_addr_36

]]></Node>
<StgValue><ssdm name="regions_max_1_load_29"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:307 %tmp_71 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_22, i32 %regions_max_1_load_29, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:308 %regions_center_0_load_22 = load i12 %regions_center_0_addr_28

]]></Node>
<StgValue><ssdm name="regions_center_0_load_22"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:309 %regions_center_1_load_29 = load i12 %regions_center_1_addr_36

]]></Node>
<StgValue><ssdm name="regions_center_1_load_29"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:310 %tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_22, i32 %regions_center_1_load_29, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:314 %regions_min_0_load_22 = load i12 %regions_min_0_addr_29

]]></Node>
<StgValue><ssdm name="regions_min_0_load_22"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="12">
<![CDATA[
for.body3.split_ifconv:315 %regions_min_1_load_29 = load i12 %regions_min_1_addr_36

]]></Node>
<StgValue><ssdm name="regions_min_1_load_29"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body3.split_ifconv:316 %tmp_73 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_22, i32 %regions_min_1_load_29, i1 %trunc_ln1073_2

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:317 %bitcast_ln58_22 = bitcast i32 %tmp_73

]]></Node>
<StgValue><ssdm name="bitcast_ln58_22"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:318 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:319 %trunc_ln58_22 = trunc i32 %bitcast_ln58_22

]]></Node>
<StgValue><ssdm name="trunc_ln58_22"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:321 %icmp_ln58_43 = icmp_ne  i8 %tmp_146, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_43"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:322 %icmp_ln58_44 = icmp_eq  i23 %trunc_ln58_22, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_44"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:327 %tmp_148 = fcmp_ogt  i32 %tmp_73, i32 %d_read_45

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:336 %tmp_150 = fcmp_olt  i32 %tmp_71, i32 %d_read_45

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:341 %or_ln58_34 = or i1 %and_ln58_15, i1 %and_ln58_19

]]></Node>
<StgValue><ssdm name="or_ln58_34"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:342 %or_ln58_35 = or i1 %and_ln58_17, i1 %and_ln58_3

]]></Node>
<StgValue><ssdm name="or_ln58_35"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:343 %or_ln58_36 = or i1 %or_ln58_35, i1 %or_ln58_34

]]></Node>
<StgValue><ssdm name="or_ln58_36"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="461" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:80 %hdist = fsub i32 %tmp, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="hdist"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:113 %hdist_1 = fsub i32 %tmp_53, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="hdist_1"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:146 %hdist_2 = fsub i32 %tmp_56, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="hdist_2"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:179 %hdist_3 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="hdist_3"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:212 %hdist_4 = fsub i32 %tmp_62, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="hdist_4"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:245 %hdist_5 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="hdist_5"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:263 %bitcast_ln58_19 = bitcast i32 %tmp_65

]]></Node>
<StgValue><ssdm name="bitcast_ln58_19"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:264 %tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_19, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:265 %trunc_ln58_19 = trunc i32 %bitcast_ln58_19

]]></Node>
<StgValue><ssdm name="trunc_ln58_19"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:266 %icmp_ln58_36 = icmp_ne  i8 %tmp_137, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_36"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:267 %icmp_ln58_37 = icmp_eq  i23 %trunc_ln58_19, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_37"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:268 %or_ln58_22 = or i1 %icmp_ln58_37, i1 %icmp_ln58_36

]]></Node>
<StgValue><ssdm name="or_ln58_22"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:269 %and_ln58_22 = and i1 %or_ln58_22, i1 %or_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln58_22"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:271 %and_ln58_23 = and i1 %and_ln58_22, i1 %tmp_139

]]></Node>
<StgValue><ssdm name="and_ln58_23"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:278 %hdist_6 = fsub i32 %tmp_68, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="hdist_6"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:290 %or_ln58_24 = or i1 %icmp_ln58_39, i1 %icmp_ln58_38

]]></Node>
<StgValue><ssdm name="or_ln58_24"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:293 %and_ln58_24 = and i1 %or_ln58_24, i1 %or_ln58_25

]]></Node>
<StgValue><ssdm name="and_ln58_24"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:294 %tmp_142 = fcmp_ogt  i32 %tmp_70, i32 %d_read_46

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:295 %and_ln58_25 = and i1 %and_ln58_24, i1 %tmp_142

]]></Node>
<StgValue><ssdm name="and_ln58_25"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:296 %bitcast_ln58_21 = bitcast i32 %tmp_68

]]></Node>
<StgValue><ssdm name="bitcast_ln58_21"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:297 %tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:298 %trunc_ln58_21 = trunc i32 %bitcast_ln58_21

]]></Node>
<StgValue><ssdm name="trunc_ln58_21"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:299 %icmp_ln58_41 = icmp_ne  i8 %tmp_143, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_41"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:300 %icmp_ln58_42 = icmp_eq  i23 %trunc_ln58_21, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_42"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:301 %or_ln58_26 = or i1 %icmp_ln58_42, i1 %icmp_ln58_41

]]></Node>
<StgValue><ssdm name="or_ln58_26"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:302 %and_ln58_26 = and i1 %or_ln58_26, i1 %or_ln58_25

]]></Node>
<StgValue><ssdm name="and_ln58_26"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:303 %tmp_145 = fcmp_olt  i32 %tmp_68, i32 %d_read_46

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:304 %and_ln58_27 = and i1 %and_ln58_26, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln58_27"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:323 %or_ln58_28 = or i1 %icmp_ln58_44, i1 %icmp_ln58_43

]]></Node>
<StgValue><ssdm name="or_ln58_28"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:326 %and_ln58_28 = and i1 %or_ln58_28, i1 %or_ln58_29

]]></Node>
<StgValue><ssdm name="and_ln58_28"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:327 %tmp_148 = fcmp_ogt  i32 %tmp_73, i32 %d_read_45

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:328 %and_ln58_29 = and i1 %and_ln58_28, i1 %tmp_148

]]></Node>
<StgValue><ssdm name="and_ln58_29"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:329 %bitcast_ln58_23 = bitcast i32 %tmp_71

]]></Node>
<StgValue><ssdm name="bitcast_ln58_23"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:330 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln58_23, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:331 %trunc_ln58_23 = trunc i32 %bitcast_ln58_23

]]></Node>
<StgValue><ssdm name="trunc_ln58_23"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:332 %icmp_ln58_46 = icmp_ne  i8 %tmp_149, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln58_46"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:333 %icmp_ln58_47 = icmp_eq  i23 %trunc_ln58_23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln58_47"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:334 %or_ln58_30 = or i1 %icmp_ln58_47, i1 %icmp_ln58_46

]]></Node>
<StgValue><ssdm name="or_ln58_30"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:335 %and_ln58_30 = and i1 %or_ln58_30, i1 %or_ln58_29

]]></Node>
<StgValue><ssdm name="and_ln58_30"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:336 %tmp_150 = fcmp_olt  i32 %tmp_71, i32 %d_read_45

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:337 %and_ln58_31 = and i1 %and_ln58_30, i1 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln58_31"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:338 %or_ln58_31 = or i1 %and_ln58_25, i1 %and_ln58_27

]]></Node>
<StgValue><ssdm name="or_ln58_31"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:339 %or_ln58_32 = or i1 %and_ln58_23, i1 %and_ln58_21

]]></Node>
<StgValue><ssdm name="or_ln58_32"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:340 %or_ln58_33 = or i1 %or_ln58_32, i1 %or_ln58_31

]]></Node>
<StgValue><ssdm name="or_ln58_33"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:344 %or_ln58_37 = or i1 %or_ln58_36, i1 %or_ln58_33

]]></Node>
<StgValue><ssdm name="or_ln58_37"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:349 %or_ln58_42 = or i1 %and_ln58_29, i1 %and_ln58_31

]]></Node>
<StgValue><ssdm name="or_ln58_42"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:350 %or_ln58_43 = or i1 %or_ln58_42, i1 %or_ln58_41

]]></Node>
<StgValue><ssdm name="or_ln58_43"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:351 %or_ln58_44 = or i1 %or_ln58_43, i1 %or_ln58_40

]]></Node>
<StgValue><ssdm name="or_ln58_44"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:352 %or_ln58_45 = or i1 %or_ln58_44, i1 %or_ln58_37

]]></Node>
<StgValue><ssdm name="or_ln58_45"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="510" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:81 %scale = fmul i32 %hdist, i32 %hdist

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:114 %scale_1 = fmul i32 %hdist_1, i32 %hdist_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:146 %hdist_2 = fsub i32 %tmp_56, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="hdist_2"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:179 %hdist_3 = fsub i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="hdist_3"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:212 %hdist_4 = fsub i32 %tmp_62, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="hdist_4"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:245 %hdist_5 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="hdist_5"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:278 %hdist_6 = fsub i32 %tmp_68, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="hdist_6"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:311 %hdist_7 = fsub i32 %tmp_71, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="hdist_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="518" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:81 %scale = fmul i32 %hdist, i32 %hdist

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:114 %scale_1 = fmul i32 %hdist_1, i32 %hdist_1

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:147 %scale_2 = fmul i32 %hdist_2, i32 %hdist_2

]]></Node>
<StgValue><ssdm name="scale_2"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:180 %scale_3 = fmul i32 %hdist_3, i32 %hdist_3

]]></Node>
<StgValue><ssdm name="scale_3"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:212 %hdist_4 = fsub i32 %tmp_62, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="hdist_4"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:245 %hdist_5 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="hdist_5"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:278 %hdist_6 = fsub i32 %tmp_68, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="hdist_6"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:311 %hdist_7 = fsub i32 %tmp_71, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="hdist_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="526" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:82 %area = fadd i32 %scale, i32 0

]]></Node>
<StgValue><ssdm name="area"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:147 %scale_2 = fmul i32 %hdist_2, i32 %hdist_2

]]></Node>
<StgValue><ssdm name="scale_2"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:180 %scale_3 = fmul i32 %hdist_3, i32 %hdist_3

]]></Node>
<StgValue><ssdm name="scale_3"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:213 %scale_4 = fmul i32 %hdist_4, i32 %hdist_4

]]></Node>
<StgValue><ssdm name="scale_4"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:245 %hdist_5 = fsub i32 %tmp_65, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="hdist_5"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:278 %hdist_6 = fsub i32 %tmp_68, i32 %tmp_69

]]></Node>
<StgValue><ssdm name="hdist_6"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:311 %hdist_7 = fsub i32 %tmp_71, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="hdist_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="533" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:82 %area = fadd i32 %scale, i32 0

]]></Node>
<StgValue><ssdm name="area"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:213 %scale_4 = fmul i32 %hdist_4, i32 %hdist_4

]]></Node>
<StgValue><ssdm name="scale_4"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:246 %scale_5 = fmul i32 %hdist_5, i32 %hdist_5

]]></Node>
<StgValue><ssdm name="scale_5"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:279 %scale_6 = fmul i32 %hdist_6, i32 %hdist_6

]]></Node>
<StgValue><ssdm name="scale_6"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:311 %hdist_7 = fsub i32 %tmp_71, i32 %tmp_72

]]></Node>
<StgValue><ssdm name="hdist_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="538" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:82 %area = fadd i32 %scale, i32 0

]]></Node>
<StgValue><ssdm name="area"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:246 %scale_5 = fmul i32 %hdist_5, i32 %hdist_5

]]></Node>
<StgValue><ssdm name="scale_5"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:279 %scale_6 = fmul i32 %hdist_6, i32 %hdist_6

]]></Node>
<StgValue><ssdm name="scale_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="541" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:82 %area = fadd i32 %scale, i32 0

]]></Node>
<StgValue><ssdm name="area"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="542" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:115 %area_1 = fadd i32 %area, i32 %scale_1

]]></Node>
<StgValue><ssdm name="area_1"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:312 %scale_7 = fmul i32 %hdist_7, i32 %hdist_7

]]></Node>
<StgValue><ssdm name="scale_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="544" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:115 %area_1 = fadd i32 %area, i32 %scale_1

]]></Node>
<StgValue><ssdm name="area_1"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:312 %scale_7 = fmul i32 %hdist_7, i32 %hdist_7

]]></Node>
<StgValue><ssdm name="scale_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="546" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:115 %area_1 = fadd i32 %area, i32 %scale_1

]]></Node>
<StgValue><ssdm name="area_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="547" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:115 %area_1 = fadd i32 %area, i32 %scale_1

]]></Node>
<StgValue><ssdm name="area_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="548" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:148 %area_2 = fadd i32 %area_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="area_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="549" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:148 %area_2 = fadd i32 %area_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="area_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="550" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:148 %area_2 = fadd i32 %area_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="area_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="551" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:148 %area_2 = fadd i32 %area_1, i32 %scale_2

]]></Node>
<StgValue><ssdm name="area_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">
</state>

<state id="22" st_id="23">

<operation id="552" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:181 %area_3 = fadd i32 %area_2, i32 %scale_3

]]></Node>
<StgValue><ssdm name="area_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="553" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:181 %area_3 = fadd i32 %area_2, i32 %scale_3

]]></Node>
<StgValue><ssdm name="area_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="554" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:181 %area_3 = fadd i32 %area_2, i32 %scale_3

]]></Node>
<StgValue><ssdm name="area_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="555" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:181 %area_3 = fadd i32 %area_2, i32 %scale_3

]]></Node>
<StgValue><ssdm name="area_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="556" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:214 %area_4 = fadd i32 %area_3, i32 %scale_4

]]></Node>
<StgValue><ssdm name="area_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="557" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:214 %area_4 = fadd i32 %area_3, i32 %scale_4

]]></Node>
<StgValue><ssdm name="area_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="558" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:214 %area_4 = fadd i32 %area_3, i32 %scale_4

]]></Node>
<StgValue><ssdm name="area_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="559" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:214 %area_4 = fadd i32 %area_3, i32 %scale_4

]]></Node>
<StgValue><ssdm name="area_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">
</state>

<state id="31" st_id="32">

<operation id="560" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:247 %area_5 = fadd i32 %area_4, i32 %scale_5

]]></Node>
<StgValue><ssdm name="area_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="561" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:247 %area_5 = fadd i32 %area_4, i32 %scale_5

]]></Node>
<StgValue><ssdm name="area_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="562" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:247 %area_5 = fadd i32 %area_4, i32 %scale_5

]]></Node>
<StgValue><ssdm name="area_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="563" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:247 %area_5 = fadd i32 %area_4, i32 %scale_5

]]></Node>
<StgValue><ssdm name="area_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">
</state>

<state id="36" st_id="37">

<operation id="564" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:280 %area_6 = fadd i32 %area_5, i32 %scale_6

]]></Node>
<StgValue><ssdm name="area_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="565" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:280 %area_6 = fadd i32 %area_5, i32 %scale_6

]]></Node>
<StgValue><ssdm name="area_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="566" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:280 %area_6 = fadd i32 %area_5, i32 %scale_6

]]></Node>
<StgValue><ssdm name="area_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="567" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:280 %area_6 = fadd i32 %area_5, i32 %scale_6

]]></Node>
<StgValue><ssdm name="area_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="568" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:313 %area_7 = fadd i32 %area_6, i32 %scale_7

]]></Node>
<StgValue><ssdm name="area_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="569" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:313 %area_7 = fadd i32 %area_6, i32 %scale_7

]]></Node>
<StgValue><ssdm name="area_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="570" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:313 %area_7 = fadd i32 %area_6, i32 %scale_7

]]></Node>
<StgValue><ssdm name="area_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="571" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:313 %area_7 = fadd i32 %area_6, i32 %scale_7

]]></Node>
<StgValue><ssdm name="area_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="572" st_id="44" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="573" st_id="45" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="574" st_id="46" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="575" st_id="47" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="576" st_id="48" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="577" st_id="49" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="578" st_id="50" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="579" st_id="51" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>

<operation id="615" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end43.loopexit:0 %idx_load_1 = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_load_1"/></StgValue>
</operation>

<operation id="616" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32">
<![CDATA[
for.end43.loopexit:1 %ret_ln68 = ret i32 %idx_load_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="580" st_id="52" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="581" st_id="53" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:353 %tmp_score = fdiv i32 1, i32 %area_7

]]></Node>
<StgValue><ssdm name="tmp_score"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="582" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body3.split_ifconv:0 %score_load = load i32 %score

]]></Node>
<StgValue><ssdm name="score_load"/></StgValue>
</operation>

<operation id="583" st_id="54" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:367 %tmp_153 = fcmp_ogt  i32 %tmp_score, i32 %score_load

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="584" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body3.split_ifconv:1 %idx_load = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="585" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln58_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:2 %trunc_ln1073 = trunc i32 %idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln1073"/></StgValue>
</operation>

<operation id="586" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body3.split_ifconv:4 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="587" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body3.split_ifconv:5 %speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln38"/></StgValue>
</operation>

<operation id="588" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body3.split_ifconv:6 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="589" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:354 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %idx_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="590" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:355 %bitcast_ln63 = bitcast i32 %tmp_score

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="591" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:356 %tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="592" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:357 %trunc_ln63 = trunc i32 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="593" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:358 %bitcast_ln63_1 = bitcast i32 %score_load

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="594" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body3.split_ifconv:359 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln63_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="595" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="23" op_0_bw="32">
<![CDATA[
for.body3.split_ifconv:360 %trunc_ln63_1 = trunc i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="trunc_ln63_1"/></StgValue>
</operation>

<operation id="596" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:361 %icmp_ln63 = icmp_ne  i8 %tmp_151, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="597" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:362 %icmp_ln63_1 = icmp_eq  i23 %trunc_ln63, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>

<operation id="598" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:363 %or_ln63_1 = or i1 %icmp_ln63_1, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="or_ln63_1"/></StgValue>
</operation>

<operation id="599" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body3.split_ifconv:364 %icmp_ln63_2 = icmp_ne  i8 %tmp_152, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln63_2"/></StgValue>
</operation>

<operation id="600" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body3.split_ifconv:365 %icmp_ln63_3 = icmp_eq  i23 %trunc_ln63_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln63_3"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:366 %or_ln63_2 = or i1 %icmp_ln63_3, i1 %icmp_ln63_2

]]></Node>
<StgValue><ssdm name="or_ln63_2"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.split_ifconv:367 %tmp_153 = fcmp_ogt  i32 %tmp_score, i32 %score_load

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="603" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:368 %and_ln63 = and i1 %tmp_153, i1 %or_ln63_2

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:369 %and_ln63_1 = and i1 %and_ln63, i1 %or_ln63_1

]]></Node>
<StgValue><ssdm name="and_ln63_1"/></StgValue>
</operation>

<operation id="605" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:370 %or_ln63 = or i1 %tmp_1, i1 %and_ln63_1

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="606" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln58_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:371 %select_ln63 = select i1 %or_ln63, i32 %tmp_score, i32 %score_load

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="607" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln58_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="31" op_0_bw="8">
<![CDATA[
for.body3.split_ifconv:372 %zext_ln63 = zext i8 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="608" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln58_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body3.split_ifconv:373 %select_ln63_1 = select i1 %or_ln63, i31 %zext_ln63, i31 %trunc_ln1073

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="609" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln58_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="31">
<![CDATA[
for.body3.split_ifconv:374 %zext_ln63_1 = zext i31 %select_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="610" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:375 %score_4 = select i1 %or_ln58_45, i32 %score_load, i32 %select_ln63

]]></Node>
<StgValue><ssdm name="score_4"/></StgValue>
</operation>

<operation id="611" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.split_ifconv:376 %idx_1 = select i1 %or_ln58_45, i32 %idx_load, i32 %zext_ln63_1

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="612" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body3.split_ifconv:378 %store_ln37 = store i32 %idx_1, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="613" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body3.split_ifconv:379 %store_ln37 = store i32 %score_4, i32 %score

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
for.body3.split_ifconv:380 %br_ln37 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
