{"hierarchy":{"top_level":1,"1":{"insts":{"V2":7,"M4":3,"V1":5,"C1":8,"C3":8,"M6":2,"M2":2,"M5":3,"V3":9,"M3":3,"R2":4,"V0":5,"I4":6,"M7":2,"M1":2,"M0":2}}},"modelMap":{"pel":[3],"vsource":[7,5,9],"resistor":[4],"isource":[6],"capacitor":[8],"nel":[2]},"cellviews":[["DAY6","ex1","schematic"],["PRIMLIB","nel","spectre"],["PRIMLIB","pel","spectre"],["analogLib","res","spectre"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["analogLib","vsin","spectre"],["analogLib","cap","spectre"],["analogLib","vpulse","spectre"]]}
