package spatial.codegen.chiselgen

import argon.core._
import argon.nodes._
import spatial.banking._
import spatial.metadata._
import spatial.nodes._
import spatial.utils._


trait ChiselGenRegFile extends ChiselGenSRAM {
  private var nbufs: List[Sym[_]]  = List()

  override protected def name(s: Dyn[_]): String = s match {
    case Def(_: RegFileNew[_,_]) => s"""${s}_${s.name.getOrElse("regfile")}"""
    case Def(_: LUTNew[_,_])     => s"""${s}_${s.name.getOrElse("lut")}"""
    case _ => super.name(s)
  } 

  override protected def remap(tp: Type[_]): String = tp match {
    case tp: RegFileType[_] => src"Array[${tp.child}]"
    case _ => super.remap(tp)
  }

  def fracBits(x: Type[_]): Int = x match {
    case FixPtType(_,_,f) => f
    case _ => 0
  }

  override protected def emitNode(lhs: Sym[_], rhs: Op[_]): Unit = rhs match {
    case op@RegFileNew(dims, inits) =>
      implicit val ctx: SrcCtx = lhs.ctx

      val inst = instanceOf(lhs)
      val dims = constDimsOf(lhs)
      val width = bitWidth(lhs.tp.typeArguments.head)
      val f = lhs.tp.typeArguments.head match {
        case a: FixPtType[_,_,_] => a.fracBits
        case _ => 0
      }

      val nBanks = inst.nBanks.product
      val bankDepth = Math.ceil(dims.product.toDouble / nBanks).toInt
      // Import an implicit lexicographic ordering for the bank addresses (allows us to group and sort by bank addr)
      import scala.math.Ordering.Implicits._
      val depth = inst.depth

      val info = if (inits.isDefined) {
        val init = inits.get
        multiLoopWithIndex(dims).map { case (is, i) =>
          val bankAddr = inst.constBankAddress(is)
          val ofs = inst.constBankOffset(lhs, is)
          val elem = if (width == 1) {if (getConstValue(init(i)) == true) "1.0" else "0.0"}
                     else {src"${getConstValue(init(i))}d"}
          
          ((bankAddr :+ ofs).toList -> elem)
        }.toArray.mkString("Some(Map(", ",", "))")
      } else {"None"}

      val numBanks = inst.nBanks.map(_.toString).mkString("List(", ",", ")")
      val numReaders = (0 until depth).map{p => readersOf(lhs).map{ r => r.node match { case Def(n@BankedRegFileLoad(_,_,_,ens)) => if (portsOf(r, lhs).toList.head._2.toList.head == p) ens.length else 0}}.sum}

      val writerInfo = writersOf(lhs).zipWithIndex.map { case (w, ii) =>
        val port = portsOf(w, lhs).toList.head._2
        w.node match {
          case Def(op: RegFileVectorShiftIn[_]) => (port, op.addr.length, op.len) // Get stride
          case Def(op: RegFileShiftIn[_]) => (port, op.addr.length, 1) // Get stride
          case Def(op: BankedRegFileStore[_]) => (port, op.ens.length, 1)
        }
      }

      if (writerInfo.isEmpty) {warn(s"RegFile $lhs has no writers!")}
      val parInfo = writerInfo.groupBy(_._1).map{case (k,v) => src"($k -> ${v.map{_._2}.sum})"}
      val stride = if (writerInfo.isEmpty) 1 else writerInfo.map(_._3).max
      if (depth == 1) {
        emitGlobalModule(src"""val $lhs = Module(new templates.ShiftRegFile(List(${dims}), $numBanks, $bankDepth, $info, $stride, ${if (writerInfo.isEmpty) 1 else writerInfo.map{_._2}.sum}, false, ${numReaders.head}, $width, $f))""")
        emitGlobalModule(src"$lhs.io.dump_en := false.B")
      } else {
        appPropertyStats += HasNBufRegFile
        nbufs = nbufs :+ lhs
        emitGlobalModule(src"""val $lhs = Module(new NBufShiftRegFile(List(${dims}), $numBanks, $bankDepth, $info, $stride, $depth, Map(${parInfo.mkString(",")}), ${numReaders.mkString("List(",",",")")}, $width, $f))""")
      }
      resettersOf(lhs).indices.foreach{ ii => emitGlobalWire(src"""val ${lhs}_manual_reset_$ii = Wire(Bool())""")}
      if (resettersOf(lhs).nonEmpty) {
        emitGlobalModule(src"""val ${lhs}_manual_reset = ${resettersOf(lhs).indices.map{ii => src"${lhs}_manual_reset_$ii"}.mkString(" | ")}""")
        emitGlobalModule(src"""$lhs.io.reset := ${lhs}_manual_reset | reset.toBool""")
      } else {emitGlobalModule(src"$lhs.io.reset := reset.toBool")}


    case RegFileReset(rf,en) => 
      val parent = parentOf(lhs).get
      val id = resettersOf(rf).map{_._1}.indexOf(lhs)
      duplicatesOf(rf).indices.foreach{i => emit(src"${rf}_manual_reset_$id := $en & ${DL(swap(parent, DatapathEn), enableRetimeMatch(en, lhs), true)} ")}
      
    // case op@RegFileLoad(rf,inds,en) =>
      // val dispatch = dispatchOf(lhs, rf).toList.head
      // val port = portsOf(lhs, rf, dispatch).toList.head
      // val addr = inds.map{i => src"${i}.r"}.mkString(",")
      // emitGlobalWireMap(src"""${lhs}""",src"""Wire(${newWire(lhs.tp)})""")
      // emit(src"""${lhs}.r := ${rf}_${dispatch}.readValue(List($addr), $port)""")

    // case op@RegFileStore(rf,inds,data,en) =>
    //   val width = bitWidth(rf.tp.typeArguments.head)
    //   val parent = writersOf(rf).find{_.node == lhs}.get.ctrlNode
    //   val enable = src"""${swap(parent, DatapathEn)} & ~${swap(parent, Inhibitor)} & ${swap(parent, IIDone)}"""
    //   emit(s"""// Assemble multidimW vector""")
    //   emit(src"""val ${lhs}_wVec = Wire(Vec(1, new multidimRegW(${inds.length}, List(${constDimsOf(rf)}), ${width}))) """)
    //   emit(src"""${lhs}_wVec(0).data := ${data}.r""")
    //   emit(src"""${lhs}_wVec(0).en := ${en} & ${DL(enable, enableRetimeMatch(en, lhs), true)}""")
    //   inds.zipWithIndex.foreach{ case(ind,j) => 
    //     emit(src"""${lhs}_wVec(0).addr($j) := ${ind}.r // Assume always an int""")
    //   }
    //   emit(src"""${lhs}_wVec(0).shiftEn := false.B""")
    //   duplicatesOf(rf).zipWithIndex.foreach{ case (mem, i) =>
    //     emit(src"""${rf}_$i.connectWPort(${lhs}_wVec, List(${portsOf(lhs, rf, i)})) """)
    //   }

    case _:RegFileLoad[_] => throw new Exception(s"Cannot generate unbanked RegFile load.\n${str(lhs)}")
    case _:RegFileStore[_] => throw new Exception(s"Cannot generate unbanked RegFile store.\n${str(lhs)}")

    case BankedRegFileLoad(rf, banks, ofs, ens) => //FIXME: Not correct for more than par=1
      val idquote = src"${lhs}_id"
      val rawlhs = quote(lhs)
      emitGlobalWireMap(src"""$lhs""",src"""Wire(${newWire(lhs.tp)})""")
      val parent = parentOf(lhs).get
      val bWidths = instanceOf(rf).nBanks.map{i => "32"}.mkString("List(",",",")")
      emit(s"""// Assemble RegR_Info vectors""")
      ens.zipWithIndex.foreach{case (en, i) => 
        emit(src"""val ${rawlhs}_rVec_$i = Wire(new RegR_Info(32, $bWidths)) """)
        banks(i).zipWithIndex.foreach{case (b, j) => emit(src"""${rawlhs}_rVec_$i.banks($j) := ${b}.r""")}
        emit(src"""${rawlhs}_rVec_$i.ofs := ${ofs(i)}.r""")
        emit(src"""${rawlhs}_rVec_$i.en := $en & ${DL(swap(parent, DatapathEn), enableRetimeMatch(ens.head, lhs), true)}""")
        emit(src"""val ${idquote}_$i = ${rf}.connectRPort(${rawlhs}_rVec_$i, ${portsOf(lhs, rf).toList.head._2})""")
        emit(src"""${lhs}($i).r := ${rf}.io.data_out(${idquote}_$i)""")
      }

    // TODO
    case BankedRegFileStore(rf, data, bank, ofs, ens) => //FIXME: Not correct for more than par=1
      val wPar = ens.length
      val width = bitWidth(rf.tp.typeArguments.head)
      val parent = parentOf(lhs).get
      val invisibleEnable = src"""${swap(parent, DatapathEn)} & ~${swap(parent, Inhibitor)}"""
      emit(s"""// Assemble RegW_Info vector""")
      emitGlobalWireMap(src"""${lhs}_wVec""", s"Wire(Vec(${wPar}, new RegW_Info(32, ${List.fill(bank.head.length)(32)}, $width)))")
      ofs.zipWithIndex.foreach{case (o,i) => 
        emit(src"""${swap(lhs, WVec)}($i).en := ${DL(invisibleEnable, enableRetimeMatch(ens(i), lhs), true)} & ${ens(i)}""")
        emit(src"""${swap(lhs, WVec)}($i).ofs := ${o}.r""")
        emit(src"""${swap(lhs, WVec)}($i).data := ${data(i)}.r""")
        emit(src"""${swap(lhs, WVec)}($i).shiftEn := false.B""")
        bank(i).zipWithIndex.foreach{case (b,j) => 
          emit(src"""${swap(lhs, WVec)}($i).banks($j) := ${b}.r""")
        }
      }
      emit(src"""${rf}.connectWPort(${swap(lhs, WVec)}, ${portsOf(lhs, rf).head._2.mkString("List(", ",", ")")})""")

    case op@RegFileShiftIn(rf,data,addr,en,axis) =>
      val width = bitWidth(op.mT)
      val parent = ctrlOf(lhs).node
      val enable = src"""${swap(parent, DatapathEn)} & ~${swap(parent, Inhibitor)}"""
      emit(s"""// Assemble multidimW vectors""")
      emit(src"""val ${lhs}_wVec = Wire(Vec(1, new RegW_Info(${addr.length}, List(${constDimsOf(rf)}), ${width}))) """)
      emit(src"""${lhs}_wVec(0).data := ${data}.r""")
      emit(src"""${lhs}_wVec(0).shiftEn := ${en} & ${DL(enable, enableRetimeMatch(en, lhs), true)}""")
      emit(src"""${lhs}_wVec(0).ofs := ${addr.last}.r""")
      addr.dropRight(1).zipWithIndex.foreach{case (b,j) => 
        emit(src"""${lhs}_wVec(0).banks($j) := ${b}.r""")
      }
      emit(src"""${lhs}_wVec(0).en := false.B""")
      emit(src"""$rf.connectWPort(${lhs}_wVec, ${portsOf(lhs, rf).head._2.mkString("List(", ",", ")")}) """)


    case op@RegFileVectorShiftIn(rf,data,addr,en,axis,len) =>
      val width = bitWidth(op.mT)
      val parent = ctrlOf(lhs).node
      val enable = src"""${swap(parent, DatapathEn)} & ~${swap(parent, Inhibitor)}"""
      emit(s"""// Assemble multidimW vectors""")
      emit(src"""val ${lhs}_wVec = Wire(Vec(${addr.length}, new RegW_Info(${addr.length}, List(${constDimsOf(rf)}), ${width}))) """)
      open(src"""for (${lhs}_i <- 0 until ${data}.length) {""")
        emit(src"""${lhs}_wVec(${lhs}_i).data := ${data}(${lhs}_i).r""")
        emit(src"""${lhs}_wVec(${lhs}_i).shiftEn := ${en} & ${DL(enable, enableRetimeMatch(en, lhs), true)}""")
        emit(src"""${lhs}_wVec(${lhs}_i).ofs := ${addr.last}.r""")
        addr.dropRight(1).zipWithIndex.foreach{case (b,j) => 
          emit(src"""${lhs}_wVec(${lhs}_i).banks($j) := ${b}.r""")
        }
        emit(src"""${lhs}_wVec(${lhs}_i).en := false.B""")
      close(src"}")
      emit(src"""$rf.connectWPort(${lhs}_wVec, ${portsOf(lhs, rf).head._2.mkString("List(", ",", ")")}) """)

    case op@LUTNew(dims, init) =>
      appPropertyStats += HasLUT
      implicit val ctx: SrcCtx = lhs.ctx

      val inst = instanceOf(lhs)
      val dims = constDimsOf(lhs)
      val width = bitWidth(lhs.tp.typeArguments.head)
      val f = lhs.tp.typeArguments.head match {
        case a: FixPtType[_,_,_] => a.fracBits
        case _ => 0
      }

      val nBanks = inst.nBanks.product
      val bankDepth = Math.ceil(dims.product.toDouble / nBanks).toInt
      // Import an implicit lexicographic ordering for the bank addresses (allows us to group and sort by bank addr)
      import scala.math.Ordering.Implicits._

      val info = multiLoopWithIndex(dims).map { case (is, i) =>
        val bankAddr = inst.constBankAddress(is)
        val ofs = inst.constBankOffset(lhs, is)
        val elem = if (width == 1) {if (getConstValue(init(i)) == true) "1.0" else "0.0"}
                   else {src"${getConstValue(init(i))}d"}
        
        ((bankAddr :+ ofs) -> elem)
      }.toArray.mkString("Map(", ",", ")")

      val numBanks = inst.nBanks.map(_.toString).mkString("List(", ",", ")")
      val numReaders = readersOf(lhs).map{ r => r.node match { case Def(_@BankedLUTLoad(_,_,_,ens)) => ens.length}}.sum
      emitGlobalModule(src"""val $lhs = Module(new LUT(List($dims), ${numBanks}, $bankDepth, $info, $numReaders, $width, $f))""")
      
    case op@BankedLUTLoad(lut,banks,ofs,ens) => 
      val idquote = src"${lhs}_id"
      val rawlhs = quote(lhs)
      emitGlobalWireMap(src"""$lhs""",src"""Wire(${newWire(lhs.tp)})""")
      val parent = parentOf(lhs).get
      val bWidths = instanceOf(lut).nBanks.map{i => "32"}.mkString("List(",",",")")
      emit(s"""// Assemble RegR_Info vectors""")
      ens.zipWithIndex.foreach{case (en, i) => 
        emit(src"""val ${rawlhs}_rVec_$i = Wire(new RegR_Info(32, $bWidths)) """)
        banks(i).zipWithIndex.foreach{case (b, j) => emit(src"""${rawlhs}_rVec_$i.banks($j) := ${b}.r""")}
        emit(src"""${rawlhs}_rVec_$i.ofs := ${ofs(i)}.r""")
        emit(src"""${rawlhs}_rVec_$i.en := $en & ${DL(swap(parent, DatapathEn), enableRetimeMatch(ens.head, lhs), true)}""")
        emit(src"""val ${idquote}_$i = ${lut}.connectRPort(${rawlhs}_rVec_$i)""")
        emit(src"""${lhs}($i).r := ${lut}.io.data_out(${idquote}_$i)""")
      }


    case LUTLoad(lut,addr,en) =>
      // val idquote = src"${lhs}_id"
      // emitGlobalWireMap(src"""$lhs""",src"""Wire(${newWire(lhs.tp)})""")
      // val parent = parentOf(lhs).get
      // emit(src"""val ${idquote} = ${lut}_${dispatch}.connectRPort(List(${inds.map{a => src"${a}.r"}}), $en & ${DL(swap(parent, DatapathEn), enableRetimeMatch(en, lhs), true)})""")
      // emit(src"""${lhs}.raw := ${lut}_${dispatch}.io.data_out(${idquote}).raw""")

    case VarRegNew(init)       =>
    case VarRegRead(reg)       => 
    case VarRegWrite(reg,v,en) => 
    case Print(x)   => 
    case Println(x) => 
    case PrintIf(_,_) =>
    case PrintlnIf(_,_) =>

    case _ => super.emitNode(lhs, rhs)
  }


  override protected def emitFileFooter() {
    withStream(getStream("BufferControlCxns")) {
      nbufs.foreach{mem =>
        val info = bufferControlInfo(mem)
        info.zipWithIndex.foreach{ case (inf, port) => 
          emit(src"""${mem}.connectStageCtrl(${DL(swap(quote(inf._1), Done), 1, true)}, ${swap(quote(inf._1), BaseEn)}, List(${port})) ${inf._2}""")
        }
      }
    }

    super.emitFileFooter()
  }

}
