{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 18:36:09 2010 " "Info: Processing started: Thu Jul 29 18:36:09 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem -c Mem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mem -c Mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem " "Info: Found entity 1: Mem" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem " "Info: Elaborating entity \"Mem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "ram_init_file 96'b010001000011101000001010011001010111011101001101011001010110110100101110011011010110100101100110 Mem.v(9) " "Warning (10306): Invalid value \"96'b010001000011101000001010011001010111011101001101011001010110110100101110011011010110100101100110\" for synthesis attribute \"ram_init_file\" at Mem.v(9)" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 9 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DataReady VCC " "Warning (13410): Pin \"DataReady\" stuck at VCC" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } } { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 50 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Warning: Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[0\] " "Warning (15610): No output dependent on input pin \"BE\[0\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CS " "Warning (15610): No output dependent on input pin \"CS\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[7\] " "Warning (15610): No output dependent on input pin \"Addr\[7\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[8\] " "Warning (15610): No output dependent on input pin \"Addr\[8\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[9\] " "Warning (15610): No output dependent on input pin \"Addr\[9\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[10\] " "Warning (15610): No output dependent on input pin \"Addr\[10\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[11\] " "Warning (15610): No output dependent on input pin \"Addr\[11\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[12\] " "Warning (15610): No output dependent on input pin \"Addr\[12\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[13\] " "Warning (15610): No output dependent on input pin \"Addr\[13\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[14\] " "Warning (15610): No output dependent on input pin \"Addr\[14\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[15\] " "Warning (15610): No output dependent on input pin \"Addr\[15\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[16\] " "Warning (15610): No output dependent on input pin \"Addr\[16\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[17\] " "Warning (15610): No output dependent on input pin \"Addr\[17\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[18\] " "Warning (15610): No output dependent on input pin \"Addr\[18\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[19\] " "Warning (15610): No output dependent on input pin \"Addr\[19\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[20\] " "Warning (15610): No output dependent on input pin \"Addr\[20\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[21\] " "Warning (15610): No output dependent on input pin \"Addr\[21\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[22\] " "Warning (15610): No output dependent on input pin \"Addr\[22\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[23\] " "Warning (15610): No output dependent on input pin \"Addr\[23\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[24\] " "Warning (15610): No output dependent on input pin \"Addr\[24\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[25\] " "Warning (15610): No output dependent on input pin \"Addr\[25\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[26\] " "Warning (15610): No output dependent on input pin \"Addr\[26\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[27\] " "Warning (15610): No output dependent on input pin \"Addr\[27\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[28\] " "Warning (15610): No output dependent on input pin \"Addr\[28\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[29\] " "Warning (15610): No output dependent on input pin \"Addr\[29\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[30\] " "Warning (15610): No output dependent on input pin \"Addr\[30\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[31\] " "Warning (15610): No output dependent on input pin \"Addr\[31\]\"" {  } { { "Mem.v" "" { Text "D:/编程/verilog HDL/cpu/chengxu/Mem2/Mem/Mem.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1538 " "Info: Implemented 1538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Info: Implemented 70 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1435 " "Info: Implemented 1435 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 18:36:15 2010 " "Info: Processing ended: Thu Jul 29 18:36:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
