{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707307084605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707307084605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 14:58:04 2024 " "Processing started: Wed Feb  7 14:58:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707307084605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707307084605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplexer -c Multiplexer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplexer -c Multiplexer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707307084606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707307084817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707307084817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707307091561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707307091561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-multiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-multiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-multiplexer " "Found entity 1: D-multiplexer" {  } { { "D-multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/D-multiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707307091562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707307091562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplexer " "Elaborating entity \"Multiplexer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707307091581 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 600 2368 2416 632 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1707307091585 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 632 2448 2496 664 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1707307091585 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 464 2368 2416 496 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1707307091585 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst32 " "Block or symbol \"NOT\" of instance \"inst32\" overlaps another block or symbol" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 496 2448 2496 528 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1707307091585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-multiplexer D-multiplexer:inst1 " "Elaborating entity \"D-multiplexer\" for hierarchy \"D-multiplexer:inst1\"" {  } { { "Multiplexer.bdf" "inst1" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 144 1184 1280 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707307091590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_7 VCC " "Pin \"SEG_7\" is stuck at VCC" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 656 2552 2728 672 "SEG_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707307091842 "|Multiplexer|SEG_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_EN GND " "Pin \"DIG1_EN\" is stuck at GND" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 320 560 736 336 "DIG1_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707307091842 "|Multiplexer|DIG1_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_EN VCC " "Pin \"DIG2_EN\" is stuck at VCC" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 336 560 736 352 "DIG2_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707307091842 "|Multiplexer|DIG2_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_EN VCC " "Pin \"DIG4_EN\" is stuck at VCC" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 368 560 736 384 "DIG4_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707307091842 "|Multiplexer|DIG4_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_EN VCC " "Pin \"DIG3_EN\" is stuck at VCC" {  } { { "Multiplexer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Multiplexer/Multiplexer.bdf" { { 352 560 736 368 "DIG3_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707307091842 "|Multiplexer|DIG3_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707307091842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707307091891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707307092319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707307092319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707307092337 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707307092337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707307092337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707307092337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707307092354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 14:58:12 2024 " "Processing ended: Wed Feb  7 14:58:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707307092354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707307092354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707307092354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707307092354 ""}
