{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525194946809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525194946809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 12:15:45 2018 " "Processing started: Tue May 01 12:15:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525194946809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194946809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WaveTableSynth -c WaveTableSynth " "Command: quartus_map --read_settings_files=on --write_settings_files=off WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194946809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525194947597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525194947597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable.v 1 1 " "Found 1 design units, including 1 entities, in source file wavetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveTable " "Found entity 1: WaveTable" {  } { { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 kbd " "Found entity 1: kbd" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ctrl " "Found entity 1: dpram_ctrl" {  } { { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file data_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_setup " "Found entity 1: data_setup" {  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file codec_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 codec_prgm " "Found entity 1: codec_prgm" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_proj.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_proj " "Found entity 1: adc_proj" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetablesynth.v 1 1 " "Found 1 design units, including 1 entities, in source file wavetablesynth.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveTableSynth " "Found entity 1: WaveTableSynth" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "WaveTableSynth.v(54) " "Verilog HDL Instantiation warning at WaveTableSynth.v(54): instance has no name" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1525194957318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WaveTableSynth " "Elaborating entity \"WaveTableSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525194957443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd kbd:keyboard_inst " "Elaborating entity \"kbd\" for hierarchy \"kbd:keyboard_inst\"" {  } { { "WaveTableSynth.v" "keyboard_inst" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kbd_ps2.v(147) " "Verilog HDL assignment warning at kbd_ps2.v(147): truncated value with size 32 to match size of target (2)" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525194957474 "|WaveTableSynth|kbd:keyboard_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kbd_ps2.v(149) " "Verilog HDL assignment warning at kbd_ps2.v(149): truncated value with size 32 to match size of target (2)" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525194957474 "|WaveTableSynth|kbd:keyboard_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveTable WaveTable:waveTable_inst " "Elaborating entity \"WaveTable\" for hierarchy \"WaveTable:waveTable_inst\"" {  } { { "WaveTableSynth.v" "waveTable_inst" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lrck_negedge WaveTable.v(105) " "Verilog HDL or VHDL warning at WaveTable.v(105): object \"lrck_negedge\" assigned a value but never read" {  } { { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525194957474 "|WaveTableSynth|WaveTable:waveTable_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ctrl WaveTable:waveTable_inst\|dpram_ctrl:inst " "Elaborating entity \"dpram_ctrl\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\"" {  } { { "WaveTable.v" "inst" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram " "Elaborating entity \"dpram\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\"" {  } { { "dpram_ctrl.v" "ram" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AllWaves.hex " "Parameter \"init_file\" = \"AllWaves.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525194957681 ""}  } { { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525194957681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5q1 " "Found entity 1: altsyncram_o5q1" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o5q1 WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated " "Elaborating entity \"altsyncram_o5q1\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_o5q1.tdf" "decode2" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_o5q1.tdf" "rden_decode_b" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194957931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525194957994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194957994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|mux_lob:mux3 " "Elaborating entity \"mux_lob\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|mux_lob:mux3\"" {  } { { "db/altsyncram_o5q1.tdf" "mux3" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194958009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_proj adc_proj:comb_3 " "Elaborating entity \"adc_proj\" for hierarchy \"adc_proj:comb_3\"" {  } { { "WaveTableSynth.v" "comb_3" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194958103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_setup adc_proj:comb_3\|data_setup:inst1 " "Elaborating entity \"data_setup\" for hierarchy \"adc_proj:comb_3\|data_setup:inst1\"" {  } { { "adc_proj.v" "inst1" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194958119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_prgm adc_proj:comb_3\|codec_prgm:inst2 " "Elaborating entity \"codec_prgm\" for hierarchy \"adc_proj:comb_3\|codec_prgm:inst2\"" {  } { { "adc_proj.v" "inst2" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194958119 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525194959326 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 21 -1 0 } } { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 47 -1 0 } } { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525194959342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525194959342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525194959517 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525194960283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525194960962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525194960962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525194962874 "|WaveTableSynth|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525194962874 "|WaveTableSynth|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bitcrush " "No output dependent on input pin \"bitcrush\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525194962874 "|WaveTableSynth|bitcrush"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525194962874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525194962874 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525194962874 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525194962874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "316 " "Implemented 316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525194962874 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525194962874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525194962874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525194963046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 12:16:03 2018 " "Processing ended: Tue May 01 12:16:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525194963046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525194963046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525194963046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525194963046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525194978822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525194978822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 12:16:06 2018 " "Processing started: Tue May 01 12:16:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525194978822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525194978822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525194978822 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525194978934 ""}
{ "Info" "0" "" "Project  = WaveTableSynth" {  } {  } 0 0 "Project  = WaveTableSynth" 0 0 "Fitter" 0 0 1525194978934 ""}
{ "Info" "0" "" "Revision = WaveTableSynth" {  } {  } 0 0 "Revision = WaveTableSynth" 0 0 "Fitter" 0 0 1525194978934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525194979483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525194979483 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WaveTableSynth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"WaveTableSynth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525194979514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525194979561 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525194979561 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a25 " "Atom \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1525194979623 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a25"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1525194979623 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525194980018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525194980018 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525194980221 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525194980221 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525194980236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525194980236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525194980236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525194980236 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525194980236 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525194980236 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525194980236 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525194980299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WaveTableSynth.sdc " "Synopsys Design Constraints File file not found: 'WaveTableSynth.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525194981268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525194981268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525194981268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525194981268 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525194981268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525194981330 ""}  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525194981330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WaveTable:waveTable_inst\|daclrck_prev " "Destination node WaveTable:waveTable_inst\|daclrck_prev" {  } { { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|ldat_ldclr " "Destination node adc_proj:comb_3\|ldat_ldclr" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_ldat\[31\] " "Destination node adc_proj:comb_3\|dac_ldat\[31\]" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_rdat\[31\] " "Destination node adc_proj:comb_3\|dac_rdat\[31\]" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dacbit~0 " "Destination node adc_proj:comb_3\|dacbit~0" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_ldat\[30\] " "Destination node adc_proj:comb_3\|dac_ldat\[30\]" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_ldat~0 " "Destination node adc_proj:comb_3\|dac_ldat~0" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_rdat\[30\] " "Destination node adc_proj:comb_3\|dac_rdat\[30\]" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_rdat~0 " "Destination node adc_proj:comb_3\|dac_rdat~0" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|dac_ldat\[29\] " "Destination node adc_proj:comb_3\|dac_ldat\[29\]" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1525194981330 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525194981330 ""}  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 2704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525194981330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kbd:keyboard_inst\|ps2_clk_filt  " "Automatically promoted node kbd:keyboard_inst\|ps2_clk_filt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kbd:keyboard_inst\|ps2_clk_filt~1 " "Destination node kbd:keyboard_inst\|ps2_clk_filt~1" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kbd:keyboard_inst\|ps2_clk_filt~2 " "Destination node kbd:keyboard_inst\|ps2_clk_filt~2" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kbd:keyboard_inst\|ps2_clk_filt~3 " "Destination node kbd:keyboard_inst\|ps2_clk_filt~3" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525194981330 ""}  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525194981330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "Automatically promoted node adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|data_setup:inst1\|counter\[9\]~26 " "Destination node adc_proj:comb_3\|data_setup:inst1\|counter\[9\]~26" {  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|codec_prgm:inst2\|SCLK~2 " "Destination node adc_proj:comb_3\|codec_prgm:inst2\|SCLK~2" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525194981330 ""}  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525194981330 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_proj:comb_3\|codec_prgm:inst2\|done  " "Automatically promoted node adc_proj:comb_3\|codec_prgm:inst2\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|data_setup:inst1\|activate~0 " "Destination node adc_proj:comb_3\|data_setup:inst1\|activate~0" {  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_3\|codec_prgm:inst2\|done~1 " "Destination node adc_proj:comb_3\|codec_prgm:inst2\|done~1" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525194981330 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525194981330 ""}  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525194981330 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525194981859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525194981906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525194981906 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525194981906 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525194982016 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525194982078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525194990870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525194991073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525194991104 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525194996200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525194996200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525194996642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X34_Y49 X45_Y60 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60" {  } { { "loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y49 to location X45_Y60"} { { 12 { 0 ""} 34 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525195000770 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525195000770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525195003818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525195003818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525195003818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525195004149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525195004164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525195004434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525195004434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525195004668 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525195005340 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVCMOS Y2 " "Pin clk_50 uses I/O standard 3.3-V LVCMOS at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525195005668 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525195005668 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE641/WaveTableSynth/output_files/WaveTableSynth.fit.smsg " "Generated suppressed messages file H:/ECE641/WaveTableSynth/output_files/WaveTableSynth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525195006029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1690 " "Peak virtual memory: 1690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525195017187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 12:16:57 2018 " "Processing ended: Tue May 01 12:16:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525195017187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525195017187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525195017187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525195017187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525195020365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525195020365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 12:16:59 2018 " "Processing started: Tue May 01 12:16:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525195020365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525195020365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525195020365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525195020871 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525195023383 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525195023556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525195025087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 12:17:05 2018 " "Processing ended: Tue May 01 12:17:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525195025087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525195025087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525195025087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525195025087 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525195025937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525195027531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525195027547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 12:17:06 2018 " "Processing started: Tue May 01 12:17:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525195027547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195027547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WaveTableSynth -c WaveTableSynth " "Command: quartus_sta WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195027547 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525195027644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WaveTableSynth.sdc " "Synopsys Design Constraints File file not found: 'WaveTableSynth.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028876 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_proj:comb_3\|data_setup:inst1\|counter\[9\] adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " "create_clock -period 1.000 -name adc_proj:comb_3\|data_setup:inst1\|counter\[9\] adc_proj:comb_3\|data_setup:inst1\|counter\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525195028891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_proj:comb_3\|codec_prgm:inst2\|done adc_proj:comb_3\|codec_prgm:inst2\|done " "create_clock -period 1.000 -name adc_proj:comb_3\|codec_prgm:inst2\|done adc_proj:comb_3\|codec_prgm:inst2\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525195028891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525195028891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbd:keyboard_inst\|ps2_clk_filt kbd:keyboard_inst\|ps2_clk_filt " "create_clock -period 1.000 -name kbd:keyboard_inst\|ps2_clk_filt kbd:keyboard_inst\|ps2_clk_filt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525195028891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525195028891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK " "create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525195028891 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195028891 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525195028891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525195029112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525195029349 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195029349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.189 " "Worst-case setup slack is -3.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.189             -80.415 kbd:keyboard_inst\|ps2_clk_filt  " "   -3.189             -80.415 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.118             -42.080 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "   -3.118             -42.080 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927            -403.274 clk_50  " "   -2.927            -403.274 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.716             -35.308 AUD_DACLRCK  " "   -2.716             -35.308 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658             -56.176 AUD_BCLK  " "   -1.658             -56.176 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427              -8.201 adc_proj:comb_3\|codec_prgm:inst2\|done  " "   -1.427              -8.201 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195029396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 AUD_BCLK  " "    0.343               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "    0.385               0.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clk_50  " "    0.388               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 adc_proj:comb_3\|codec_prgm:inst2\|done  " "    0.403               0.000 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 kbd:keyboard_inst\|ps2_clk_filt  " "    0.404               0.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 AUD_DACLRCK  " "    0.593               0.000 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195029521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195029614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195029646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -783.643 clk_50  " "   -3.000            -783.643 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.525 AUD_BCLK  " "   -3.000             -86.525 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.705 AUD_DACLRCK  " "   -3.000             -19.705 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.285             -43.690 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "   -1.285             -23.130 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 adc_proj:comb_3\|codec_prgm:inst2\|done  " "   -1.285              -7.710 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195029692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195029692 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525195031912 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195031912 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525195031959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195031990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525195032715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.811 " "Worst-case setup slack is -2.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.811             -70.277 kbd:keyboard_inst\|ps2_clk_filt  " "   -2.811             -70.277 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803             -37.154 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "   -2.803             -37.154 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624            -350.278 clk_50  " "   -2.624            -350.278 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368             -30.784 AUD_DACLRCK  " "   -2.368             -30.784 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350             -45.563 AUD_BCLK  " "   -1.350             -45.563 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -6.927 adc_proj:comb_3\|codec_prgm:inst2\|done  " "   -1.209              -6.927 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 AUD_BCLK  " "    0.212               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "    0.338               0.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_50  " "    0.340               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 adc_proj:comb_3\|codec_prgm:inst2\|done  " "    0.354               0.000 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 kbd:keyboard_inst\|ps2_clk_filt  " "    0.354               0.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 AUD_DACLRCK  " "    0.558               0.000 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195032809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195032887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -772.379 clk_50  " "   -3.000            -772.379 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -86.525 AUD_BCLK  " "   -3.000             -86.525 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.705 AUD_DACLRCK  " "   -3.000             -19.705 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.285             -43.690 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "   -1.285             -23.130 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 adc_proj:comb_3\|codec_prgm:inst2\|done  " "   -1.285              -7.710 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195033233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195033233 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525195038259 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195038259 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525195038322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195038652 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525195038652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195038652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.157 " "Worst-case setup slack is -1.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157             -39.111 AUD_BCLK  " "   -1.157             -39.111 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030             -21.975 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.030             -21.975 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008             -94.016 clk_50  " "   -1.008             -94.016 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990             -10.988 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "   -0.990             -10.988 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -10.296 AUD_DACLRCK  " "   -0.792             -10.296 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.785 adc_proj:comb_3\|codec_prgm:inst2\|done  " "   -0.157              -0.785 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195038699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk_50  " "    0.133               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 AUD_BCLK  " "    0.155               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 AUD_DACLRCK  " "    0.162               0.000 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "    0.173               0.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 adc_proj:comb_3\|codec_prgm:inst2\|done  " "    0.181               0.000 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 kbd:keyboard_inst\|ps2_clk_filt  " "    0.182               0.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195038824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195038824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195038855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195039279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -433.944 clk_50  " "   -3.000            -433.944 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.726 AUD_BCLK  " "   -3.000             -79.726 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.806 AUD_DACLRCK  " "   -3.000             -16.806 AUD_DACLRCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.000             -34.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\]  " "   -1.000             -18.000 adc_proj:comb_3\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 adc_proj:comb_3\|codec_prgm:inst2\|done  " "   -1.000              -6.000 adc_proj:comb_3\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525195039326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195039326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525195041240 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195041240 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195069088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195069088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525195077234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 12:17:57 2018 " "Processing ended: Tue May 01 12:17:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525195077234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525195077234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525195077234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195077234 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525195080398 ""}
