Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Sep  8 20:30:11 2020
| Host         : a10 running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_control_sets -verbose -file board_control_sets_placed.rpt
| Design       : board
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |            2 |
|     12 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             182 |           26 |
| Yes          | No                    | No                     |              28 |            7 |
| Yes          | No                    | Yes                    |              44 |           11 |
| Yes          | Yes                   | No                     |              70 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+-------------------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+-------------------------------------+------------------+----------------+
|  Clock_IBUF_BUFG          | display/digit_posn          | display/DIGIT[7]_i_1_n_0            |                1 |              2 |
|  Clock_IBUF_BUFG          | display/digit_posn          | display/DIGIT[3]_i_1_n_0            |                1 |              4 |
|  humanClock_led_OBUF_BUFG | cpu/state[1]_i_1_n_0        | reset_debouncer/reset               |                2 |              4 |
|  Clock_IBUF_BUFG          | display/digit_posn          | display/DIGIT[5]_i_1_n_0            |                1 |              8 |
|  humanClock_led_OBUF_BUFG | cpu/gpio[3]_i_1_n_0         | reset_debouncer/reset               |                1 |              8 |
|  humanClock_led_OBUF_BUFG | cpu/RA_0                    |                                     |                3 |             12 |
|  Clock_IBUF_BUFG          | display/digit_posn          |                                     |                4 |             16 |
|  humanClock_led_OBUF_BUFG |                             |                                     |                6 |             18 |
|  humanClock_led_OBUF_BUFG | cpu/A[7]_i_1_n_0            | reset_debouncer/reset               |                8 |             32 |
|  Clock_IBUF_BUFG          |                             | step_debouncer/count[0]_i_1_n_0     |                5 |             34 |
|  Clock_IBUF_BUFG          |                             | fast_debouncer/count[0]_i_1__2_n_0  |                5 |             34 |
|  Clock_IBUF_BUFG          |                             | reset_debouncer/count[0]_i_1__0_n_0 |                5 |             34 |
|  Clock_IBUF_BUFG          |                             | run_debouncer/count[0]_i_1__1_n_0   |                5 |             34 |
|  Clock_IBUF_BUFG          |                             |                                     |               11 |             40 |
|  Clock_IBUF_BUFG          |                             | display/digit_posn                  |                6 |             46 |
|  Clock_IBUF_BUFG          | run_debouncer/count_reg[27] | reset_debouncer/reset               |                7 |             56 |
+---------------------------+-----------------------------+-------------------------------------+------------------+----------------+


