$date
	Tue Nov 07 14:42:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_testbench $end
$var wire 3 ! CM [2:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module call1 $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 & r1 $end
$var wire 1 ' r2 $end
$var wire 1 ( r3 $end
$var wire 1 ) r4 $end
$var wire 1 * s1 $end
$var wire 1 + s2 $end
$var wire 1 , s3 $end
$var wire 1 - s4 $end
$var wire 1 . t1 $end
$var wire 1 / t2 $end
$var wire 1 0 t3 $end
$var wire 1 1 t4 $end
$var wire 3 2 CM [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 2
11
10
1/
1.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
b0 $
b0 #
b0 "
b10 !
$end
#10
b100 !
b100 2
1-
01
b1 "
b1 $
#20
0-
b10 !
b10 2
11
b1 #
b1 %
#30
b1 !
b1 2
0/
1&
0,
0+
b1111 #
b1111 %
b1011 "
b1011 $
#40
