
---------- Begin Simulation Statistics ----------
final_tick                               2541824242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   208245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.15                       # Real time elapsed on the host
host_tick_rate                              586412315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195484                       # Number of instructions simulated
sim_ops                                       4195484                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11814397500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.529432                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377305                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805592                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280017                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227528                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977616                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63831                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26705                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195484                       # Number of instructions committed
system.cpu.committedOps                       4195484                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.628677                       # CPI: cycles per instruction
system.cpu.discardedOps                        189566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607265                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451654                       # DTB hits
system.cpu.dtb.data_misses                       7718                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405682                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848974                       # DTB read hits
system.cpu.dtb.read_misses                       6918                       # DTB read misses
system.cpu.dtb.write_accesses                  201583                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602680                       # DTB write hits
system.cpu.dtb.write_misses                       800                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18043                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3375167                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027479                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658494                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16722830                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177662                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953509                       # ITB accesses
system.cpu.itb.fetch_acv                          558                       # ITB acv
system.cpu.itb.fetch_hits                      947302                       # ITB hits
system.cpu.itb.fetch_misses                      6207                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4200     69.27%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14406                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5113                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10910356500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9147500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17537500      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881482500      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11818524000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903033                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946802                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987284500     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3831239500     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23615023                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85424      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541102     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839275     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592584     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195484                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6892193                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22755450                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22755450                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22755450                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22755450                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116694.615385                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116694.615385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116694.615385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116694.615385                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12992477                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12992477                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12992477                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12992477                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66628.087179                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66628.087179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66628.087179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66628.087179                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22405953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22405953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116697.671875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116697.671875                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12792980                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12792980                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66630.104167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66630.104167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.284551                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539397853000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.284551                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205284                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205284                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128055                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34833                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86468                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87058                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40892                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11101696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11101696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17803825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157360                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002777                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052625                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156923     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157360                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820141530                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375975000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461538500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5567744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5567744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5567744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34833                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471267705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378553710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849821415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471267705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471267705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188694514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188694514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188694514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471267705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378553710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038515929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111603                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121083                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10353                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009039750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4756364750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.746450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.365910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.655956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34308     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24399     29.99%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9943     12.22%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4553      5.60%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2348      2.89%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1429      1.76%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          950      1.17%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.72%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2830      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81345                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.035006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.421450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.617950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1287     17.60%     17.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5541     75.77%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      4.05%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.18%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6522     89.18%     89.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              450      6.15%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.39%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9377536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7604736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7749312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11814392500                       # Total gap between requests
system.mem_ctrls.avgGap                      42503.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4936256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7604736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417816989.821105957031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375920989.623042523861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643683776.510820746422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121083                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2503132500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253232250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290504917250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28772.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32243.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399221.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314788320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167298780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560525700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309467700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5162597160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189278400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7636364940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.360929                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441335500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10978642000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266072100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141405495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485655660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310793580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5110246650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233363040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7479945405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.121190                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    551897250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10868080250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1013450                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11807197500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1627944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1627944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1627944                       # number of overall hits
system.cpu.icache.overall_hits::total         1627944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87059                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87059                       # number of overall misses
system.cpu.icache.overall_misses::total         87059                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5351444000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5351444000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5351444000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5351444000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1715003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1715003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1715003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1715003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050763                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050763                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050763                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050763                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61469.164590                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61469.164590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61469.164590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61469.164590                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86468                       # number of writebacks
system.cpu.icache.writebacks::total             86468                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87059                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87059                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87059                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87059                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5264386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5264386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5264386000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5264386000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050763                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60469.176076                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60469.176076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60469.176076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60469.176076                       # average overall mshr miss latency
system.cpu.icache.replacements                  86468                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1627944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1627944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87059                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5351444000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5351444000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1715003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1715003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61469.164590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61469.164590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87059                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87059                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5264386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5264386000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60469.176076                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60469.176076                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1651002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86546                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.076584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3517064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3517064                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312439                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105708                       # number of overall misses
system.cpu.dcache.overall_misses::total        105708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6785883000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6785883000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6785883000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6785883000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64194.602111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64194.602111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64194.602111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64194.602111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34657                       # number of writebacks
system.cpu.dcache.writebacks::total             34657                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4401941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4401941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4401941000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4401941000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63787.926213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63787.926213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63787.926213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63787.926213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3303252000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3303252000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059257                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67098.354662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67098.354662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2677640000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2677640000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        66941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        66941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482631000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482631000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61663.497291                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61663.497291                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59440.208211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59440.208211                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63552500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63552500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71327.160494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71327.160494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62661500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62661500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70327.160494                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70327.160494                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541824242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.468821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.032037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.468821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950773                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935291784500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320585                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                   320585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1594.52                       # Real time elapsed on the host
host_tick_rate                              245347880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511178256                       # Number of instructions simulated
sim_ops                                     511178256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391212                       # Number of seconds simulated
sim_ticks                                391211845000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.449080                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20506625                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37662023                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5653                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            618115                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35631905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             167300                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          980923                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           813623                       # Number of indirect misses.
system.cpu.branchPred.lookups                44268498                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  808904                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60578                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506241400                       # Number of instructions committed
system.cpu.committedOps                     506241400                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.544473                       # CPI: cycles per instruction
system.cpu.discardedOps                       1575646                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106424684                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109323224                       # DTB hits
system.cpu.dtb.data_misses                       7545                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90924191                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92523436                       # DTB read hits
system.cpu.dtb.read_misses                       5241                       # DTB read misses
system.cpu.dtb.write_accesses                15500493                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16799788                       # DTB write hits
system.cpu.dtb.write_misses                      2304                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           174380605                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221954164                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93900384                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17212309                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       109952124                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647470                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83928143                       # ITB accesses
system.cpu.itb.fetch_acv                          482                       # ITB acv
system.cpu.itb.fetch_hits                    82692376                       # ITB hits
system.cpu.itb.fetch_misses                   1235767                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21240     57.32%     58.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.03%     62.27% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.28% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.14% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37058                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44454                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8190     34.19%     34.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.58%     34.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15222     63.55%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23951                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8173     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8174     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16886                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379909541000     97.11%     97.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250804500      0.06%     97.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               373965500      0.10%     97.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10680047000      2.73%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391214358000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536986                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705023                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1998                      
system.cpu.kern.mode_good::user                  1996                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2504                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1996                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797923                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887211                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31969124500      8.17%      8.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359168648500     91.81%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             76585000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        781875994                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154093      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220600650     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712713      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904251     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742729      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191849      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506241400                       # Class of committed instruction
system.cpu.quiesceCycles                       547696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671923870                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1088315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2176286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8442124097                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8442124097                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8442124097                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8442124097                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117971.019089                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117971.019089                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117971.019089                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117971.019089                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           344                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4859988783                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4859988783                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4859988783                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4859988783                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67913.930535                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67913.930535                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67913.930535                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67913.930535                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23231878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23231878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115581.482587                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115581.482587                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13181878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13181878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65581.482587                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65581.482587                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8418892219                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8418892219                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117977.749706                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117977.749706                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4846806905                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4846806905                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67920.500350                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67920.500350                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             804060                       # Transaction distribution
system.membus.trans_dist::WriteReq               2855                       # Transaction distribution
system.membus.trans_dist::WriteResp              2855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310509                       # Transaction distribution
system.membus.trans_dist::WritebackClean       576131                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201335                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214628                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214628                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         576132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225856                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1728394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1728394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1320906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1330760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3202276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11642                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43483648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43495290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               121807098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1092960                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1092652     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     308      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1092960                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9142000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5848762053                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2363973250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3047536250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36872384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28178112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65050496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36872384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36872384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19872576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19872576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          576131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          440283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1016414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94251707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72027758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166279464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94251707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94251707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50797480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50797480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50797480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94251707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72027758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217076945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    883611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    530693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    435541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001732034500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53825                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53825                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2792905                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             832251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1016414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     886583                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1016414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   886583                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2972                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            105975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            63477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            102990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38080                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11715124000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4831170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29832011500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12124.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30874.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       278                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   717609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  679880                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1016414                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               886583                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  922147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    939                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       452339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.725688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.031127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.182682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158524     35.05%     35.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       147464     32.60%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48575     10.74%     78.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25684      5.68%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14818      3.28%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8480      1.87%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6828      1.51%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4819      1.07%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37147      8.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       452339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.951398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.142428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.972631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49815     92.55%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3424      6.36%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           400      0.74%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           77      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           61      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43301     80.45%     80.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1325      2.46%     82.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7638     14.19%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              908      1.69%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              419      0.78%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      0.22%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               65      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53825                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61838976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3211520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56550528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65050496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56741312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391211845000                       # Total gap between requests
system.mem_ctrls.avgGap                     205576.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33964352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27874624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56550528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86818311.955764010549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71251993.916492998600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144552187.574995338917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       576131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       440283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       886583                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16386128750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13445882750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9399130897250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28441.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30539.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10601523.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1663641420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            884219820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3451940100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2247084720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30881357520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102744953850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63703308000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205576505430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.486403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164517107750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13063180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213631624250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1566173280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            832410480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3446977800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2365375140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30881357520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107427641220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59759969760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206279905200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.284406                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154241313250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13063180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 223907360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74215                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74215                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1675500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6999000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372726097                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5696000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1462000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              119500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393174742000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85102704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85102704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85102704                       # number of overall hits
system.cpu.icache.overall_hits::total        85102704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       576132                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576132                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       576132                       # number of overall misses
system.cpu.icache.overall_misses::total        576132                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35576978500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35576978500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35576978500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35576978500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85678836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85678836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85678836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85678836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006724                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006724                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006724                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006724                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61751.436303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61751.436303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61751.436303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61751.436303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       576131                       # number of writebacks
system.cpu.icache.writebacks::total            576131                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       576132                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576132                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       576132                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576132                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35000846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35000846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35000846500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35000846500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60751.436303                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60751.436303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60751.436303                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60751.436303                       # average overall mshr miss latency
system.cpu.icache.replacements                 576131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85102704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85102704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       576132                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576132                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35576978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35576978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85678836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85678836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006724                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61751.436303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61751.436303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       576132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576132                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35000846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35000846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60751.436303                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60751.436303                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85700955                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.752549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171933804                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171933804                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108289683                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108289683                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108289683                       # number of overall hits
system.cpu.dcache.overall_hits::total       108289683                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       640808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         640808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       640808                       # number of overall misses
system.cpu.dcache.overall_misses::total        640808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39098656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39098656500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39098656500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39098656500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108930491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108930491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108930491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108930491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005883                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005883                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61014.619824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61014.619824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61014.619824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61014.619824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239149                       # number of writebacks
system.cpu.dcache.writebacks::total            239149                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       438421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       438421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       438421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       438421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27202039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27202039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27202039500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27202039500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373768500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373768500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62045.475696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62045.475696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62045.475696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62045.475696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75861.274609                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75861.274609                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 440283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91953693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91953693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       249540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        249540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16017968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16017968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92203233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92203233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64189.981566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64189.981566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       223737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       223737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14315591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14315591500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373768500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373768500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63984.014714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63984.014714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180390.202703                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180390.202703                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23080688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23080688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58989.461188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58989.461188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176584                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176584                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12886448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12886448000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60025.190513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60025.190513                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49565                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49565                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1922                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1922                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    143923000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    143923000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51487                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037330                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037330                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74881.893861                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74881.893861                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1919                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1919                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    141851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    141851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037272                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037272                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73919.228765                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73919.228765                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51012                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51012                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393467542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103283090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            440283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.583416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218506263                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218506263                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947226676500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14900273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                 14900212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.95                       # Real time elapsed on the host
host_tick_rate                              341467154                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520788859                       # Number of instructions simulated
sim_ops                                     520788859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011935                       # Number of seconds simulated
sim_ticks                                 11934892000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.577971                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  835181                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1036488                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22546                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1021275                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20207                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          138878                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118671                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1089050                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26299                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8062                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9610603                       # Number of instructions committed
system.cpu.committedOps                       9610603                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.483693                       # CPI: cycles per instruction
system.cpu.discardedOps                         60015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627353                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1967775                       # DTB hits
system.cpu.dtb.data_misses                       1831                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841185                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1016433                       # DTB read hits
system.cpu.dtb.read_misses                       1268                       # DTB read misses
system.cpu.dtb.write_accesses                  786168                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951342                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2999665                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4842568                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1067365                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           967435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8159875                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402626                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2450722                       # ITB accesses
system.cpu.itb.fetch_acv                          132                       # ITB acv
system.cpu.itb.fetch_hits                     2449683                       # ITB hits
system.cpu.itb.fetch_misses                      1039                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.30%      3.30% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.47% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3136     87.67%     91.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.87%     92.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.03% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.06% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.26%     98.32% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.12%     99.44% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.34%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3577                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5547                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1573     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.36%     47.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1787     52.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3378                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1571     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1571     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3160                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11380094500     95.37%     95.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8786000      0.07%     95.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15046000      0.13%     95.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               528903500      4.43%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11932830000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998729                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879127                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935465                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 213                      
system.cpu.kern.mode_good::user                   213                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 213                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.622807                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.767568                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2599902500     21.79%     21.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9332927500     78.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23869784                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33256      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4582581     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9383      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.62%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264540      2.75%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                940974      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33741      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9610603                       # Class of committed instruction
system.cpu.tickCycles                        15709909                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        173417                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31602                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56973                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20784                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8946                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55275                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55275                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10644                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        62365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        62365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       197758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 260635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2660544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2660544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7865088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7865512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10526056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86970                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000954                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030878                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86887     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               86970                       # Request fanout histogram
system.membus.reqLayer0.occupancy              387000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           511553500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          349218750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          110248000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1330368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4218816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5549184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1330368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1330368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3646272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3646272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           65919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         111468793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353485897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464954689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    111468793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111468793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305513615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305513615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305513615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        111468793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353485897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770468304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000285999250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4516                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245597                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              72941                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77712                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   321                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4659                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    814524500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  421570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2395412000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9660.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28410.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70171                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62792                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86707                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77712                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    359.965493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.899128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.697614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8983     31.25%     31.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7022     24.43%     55.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3255     11.32%     67.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1583      5.51%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          836      2.91%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1131      3.93%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          420      1.46%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          400      1.39%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5118     17.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.668512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.036722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.358270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            379      8.39%      8.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3856     85.39%     94.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           153      3.39%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            47      1.04%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            26      0.58%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             8      0.18%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      0.22%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4516                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.135488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.104683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1990     44.06%     44.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.38%     44.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2442     54.06%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      1.00%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.49%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4517                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5396096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  153152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4953344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5549248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4973568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11934895000                       # Total gap between requests
system.mem_ctrls.avgGap                      72588.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1184192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4211904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4953344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99221006.775763019919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352906754.413864791393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415030483.727879524231                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        65919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    608235750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1787176250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286509108000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29258.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27111.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3686806.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            114168600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             60685845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           319607820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          207630720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     942243120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4547284440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        753706560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6945327105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.934642                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1900479750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9635832250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91092120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48424200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282394140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196397280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     942243120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4495382520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        797413440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6853346820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.227804                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2014134000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9522178000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              303500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11934892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2735590                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2735590                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2735590                       # number of overall hits
system.cpu.icache.overall_hits::total         2735590                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20793                       # number of overall misses
system.cpu.icache.overall_misses::total         20793                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1290528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1290528000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1290528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1290528000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2756383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2756383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2756383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2756383                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007544                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007544                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007544                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007544                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62065.502813                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62065.502813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62065.502813                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62065.502813                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20784                       # number of writebacks
system.cpu.icache.writebacks::total             20784                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20793                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20793                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20793                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20793                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1269735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1269735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1269735000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1269735000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61065.502813                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61065.502813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61065.502813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61065.502813                       # average overall mshr miss latency
system.cpu.icache.replacements                  20784                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2735590                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2735590                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20793                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1290528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1290528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2756383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2756383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007544                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62065.502813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62065.502813                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1269735000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1269735000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61065.502813                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61065.502813                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2763038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21305                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.689650                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5533559                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5533559                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1830978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1830978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1830978                       # number of overall hits
system.cpu.dcache.overall_hits::total         1830978                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122360                       # number of overall misses
system.cpu.dcache.overall_misses::total        122360                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7051247000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7051247000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7051247000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7051247000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1953338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1953338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1953338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1953338                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57627.059497                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57627.059497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57627.059497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57627.059497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56973                       # number of writebacks
system.cpu.dcache.writebacks::total             56973                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56761                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56761                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56761                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3854554500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3854554500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3854554500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3854554500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35880000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35880000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58759.348466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58759.348466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58759.348466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58759.348466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140156.250000                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140156.250000                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  65919                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       995269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          995269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    835306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    835306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1007782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1007782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66755.054743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66755.054743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    688303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    688303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66676.692822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66676.692822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6215941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6215941000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945556                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56587.262283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56587.262283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54571                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3166251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3166251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57280.754758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57280.754758                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          321                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          321                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23315500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23315500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72633.956386                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72633.956386                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          321                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          321                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22994500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22994500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71633.956386                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71633.956386                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11934892000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7477111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.693695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3991721                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3991721                       # Number of data accesses

---------- End Simulation Statistics   ----------
