array const_arr196[784] : w32 -> w8 = [0 0 0 0 5 0 0 0 0 0 0 0 0 0 0 0 224 128 163 77 233 85 0 0 1 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
array model_version[4] : w32 -> w8 = symbolic
array stdin-stat[144] : w32 -> w8 = symbolic
array sym_int[4] : w32 -> w8 = symbolic
array sym_int_1[4] : w32 -> w8 = symbolic
array sym_int_2[4] : w32 -> w8 = symbolic
array sym_int_3[4] : w32 -> w8 = symbolic
array sym_int_4[4] : w32 -> w8 = symbolic
array sym_int_5[4] : w32 -> w8 = symbolic
(query [(Eq false
             (Eq 0
                 (And w64 (ReadLSB w64 8 stdin-stat)
                          2147483647)))
         (Eq 0
             (And w64 (ReadLSB w64 56 stdin-stat)
                      18446744073709486080))
         (Eq 1
             (ReadLSB w32 0 model_version))
         (Eq false
             (Eq 0
                 N0:(Mul w64 8
                             (ZExt w64 (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_3)))))))
         (Ult 2147483648 N0)
         (Eq false
             (Eq 0
                 N1:(Mul w64 8
                             (ZExt w64 N2:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_2)))))))
         (Ult 2147483648 N1)
         (Eq 0
             (Mul w64 4
                      (SExt w64 (Mul w32 N3:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int)))
                                         N4:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_1)))))))
         (Eq false (Slt 0 N3))
         (Slt 0 N2)
         (Eq false
             (Ult (Add w64 1720
                           N5:(Add w64 (Mul w64 4
                                                (SExt w64 (Mul w32 (Add w32 4294967295
                                                                            (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_4))))
                                                                   N4)))
                                       (Mul w64 4
                                                (SExt w64 (Add w32 4294967295
                                                                   (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_5))))))))
                  1))
         (Eq false
             (Ult (Add w64 1840 N5) 5))
         (Eq false
             (Ult (Add w64 1888 N5) 1))
         (Eq false
             (Ult (Add w64 3464 N5) 5))
         (Eq false
             (Ult (Add w64 3472 N5) 5))
         (Eq false
             (Ult (Add w64 3528 N5) 1))
         (Eq false
             (Ult (Add w64 3608 N5) 5))
         (Eq false
             (Ult (Add w64 3624 N5) 5))
         (Eq false
             (Ult (Add w64 3648 N5) 1))
         (Eq false
             (Ult (Add w64 3664 N5) 5))
         (Eq false
             (Ult (Add w64 3720 N5) 1))
         (Eq false
             (Ult (Add w64 3784 N5) 5))
         (Eq false
             (Ult (Add w64 3800 N5) 5))
         (Eq false
             (Ult (Add w64 3816 N5) 5))
         (Eq false
             (Ult (Add w64 3832 N5) 5))
         (Eq false
             (Ult (Add w64 3848 N5) 5))
         (Eq false
             (Ult (Add w64 3864 N5) 5))
         (Eq false
             (Ult (Add w64 3888 N5) 1))
         (Eq false
             (Ult (Add w64 3896 N5) 5))
         (Eq false
             (Ult (Add w64 4448 N5) 5))
         (Eq false
             (Ult (Add w64 4456 N5) 5))
         (Eq false
             (Ult (Add w64 4464 N5) 5))
         (Eq false
             (Ult (Add w64 4472 N5) 5))
         (Eq false
             (Ult (Add w64 4480 N5) 5))
         (Eq false
             (Ult (Add w64 4488 N5) 4))
         (Eq false
             (Ult (Add w64 4496 N5) 3))
         (Eq false
             (Ult (Add w64 4504 N5) 4))
         (Eq false
             (Ult (Add w64 4512 N5) 5))
         (Eq false
             (Ult (Add w64 4520 N5) 1))
         (Eq false
             (Ult (Add w64 4528 N5) 5))
         (Eq false
             (Ult (Add w64 4536 N5) 2))
         (Eq false
             (Ult (Add w64 4544 N5) 1))
         (Eq false
             (Ult (Add w64 4552 N5) 1))
         (Eq false
             (Ult (Add w64 4560 N5) 5))
         (Eq false
             (Ult (Add w64 4568 N5) 5))
         (Eq false
             (Ult (Add w64 4576 N5) 5))
         (Eq false
             (Ult (Add w64 4584 N5) 5))
         (Eq false
             (Ult (Add w64 4592 N5) 2))
         (Eq false
             (Ult (Add w64 4600 N5) 3))
         (Eq false
             (Ult (Add w64 4608 N5) 4))
         (Eq false
             (Ult (Add w64 4616 N5) 3))
         (Eq false
             (Ult (Add w64 4632 N5) 4))
         (Eq false
             (Ult (Add w64 4640 N5) 5))
         (Eq false
             (Ult (Add w64 4648 N5) 1))
         (Eq false
             (Ult (Add w64 4656 N5) 5))
         (Eq false
             (Ult (Add w64 4664 N5) 1))
         (Eq false
             (Ult (Add w64 4672 N5) 5))
         (Eq false
             (Ult (Add w64 4680 N5) 5))
         (Eq false
             (Ult (Add w64 4688 N5) 5))
         (Eq false
             (Ult (Add w64 4696 N5) 5))
         (Eq false
             (Ult (Add w64 4704 N5) 5))
         (Eq false
             (Ult (Add w64 4712 N5) 5))
         (Eq false
             (Ult (Add w64 4720 N5) 3))
         (Eq false
             (Ult (Add w64 4728 N5) 3))
         (Eq false
             (Ult (Add w64 4736 N5) 5))
         (Eq false
             (Ult (Add w64 4744 N5) 5))
         (Eq false
             (Ult (Add w64 4752 N5) 5))
         (Eq false
             (Ult (Add w64 4760 N5) 4))
         (Eq false
             (Ult (Add w64 4768 N5) 2))
         (Eq false
             (Ult (Add w64 4776 N5) 2))
         (Eq false
             (Ult (Add w64 4784 N5) 4))
         (Eq false
             (Ult (Add w64 4792 N5) 4))
         (Eq false
             (Ult (Add w64 4800 N5) 3))
         (Eq false
             (Ult (Add w64 4808 N5) 1))
         (Eq false
             (Ult (Add w64 4816 N5) 1))
         (Eq false
             (Ult (Add w64 4824 N5) 1))
         (Eq false
             (Ult (Add w64 4832 N5) 2))
         (Eq false
             (Ult (Add w64 4848 N5) 4))
         (Eq false
             (Ult (Add w64 4856 N5) 1))
         (Eq false
             (Ult (Add w64 4864 N5) 1))
         (Eq false
             (Ult (Add w64 4872 N5) 1))
         (Eq false
             (Ult (Add w64 4880 N5) 1))
         (Eq false
             (Ult (Add w64 4888 N5) 5))
         (Eq false
             (Ult (Add w64 4896 N5) 5))
         (Eq false
             (Ult (Add w64 4904 N5) 1))
         (Eq false
             (Ult (Add w64 4912 N5) 5))
         (Eq false
             (Ult (Add w64 4920 N5) 5))
         (Eq false
             (Ult (Add w64 4928 N5) 5))
         (Eq false
             (Ult (Add w64 4936 N5) 5))
         (Eq false
             (Ult (Add w64 4944 N5) 5))
         (Eq false
             (Ult (Add w64 4960 N5) 5))
         (Eq false
             (Ult (Add w64 38704 N5) 43))
         (Eq false
             (Ult (Add w64 48224 N5) 39))
         (Eq false
             (Ult (Add w64 49280 N5) 45))
         (Eq false
             (Ult (Add w64 49664 N5) 40))
         (Eq false
             (Ult (Add w64 50864 N5) 31))
         (Eq false
             (Ult (Add w64 51008 N5) 44))
         (Eq false
             (Ult (Add w64 82048 N5) 52))
         (Eq false
             (Ult (Add w64 82112 N5) 48))
         (Eq false
             (Ult (Add w64 82176 N5) 57))
         (Eq false
             (Ult (Add w64 82240 N5) 52))
         (Eq false
             (Ult (Add w64 82432 N5) 51))
         (Eq false
             (Ult (Add w64 82496 N5) 47))
         (Eq false
             (Ult (Add w64 82624 N5) 58))
         (Eq false
             (Ult (Add w64 83200 N5) 56))
         (Eq false
             (Ult (Add w64 84928 N5) 50))
         (Eq false
             (Ult (Add w64 84992 N5) 60))
         (Eq false
             (Ult (Add w64 85056 N5) 57))
         (Eq false
             (Ult (Add w64 85120 N5) 50))
         (Eq false
             (Ult (Add w64 85184 N5) 51))
         (Eq false
             (Ult (Add w64 85312 N5) 54))
         (Eq false
             (Ult (Add w64 85376 N5) 54))
         (Eq false
             (Ult (Add w64 85504 N5) 53))
         (Eq false
             (Ult (Add w64 85568 N5) 54))
         (Eq false
             (Ult (Add w64 96320 N5) 46))
         (Eq false
             (Ult (Add w64 146680 N5) 5))
         (Eq false
             (Ult (Add w64 146712 N5) 5))
         (Eq false
             (Ult (Add w64 194816 N5) 101))
         (Eq false
             (Ult (Add w64 195040 N5) 101))
         (Eq false
             (Ult (Add w64 208400 N5) 62))
         (Eq false
             (Ult (Add w64 209040 N5) 72))
         (Eq false
             (Ult (Add w64 214320 N5) 75))
         (Eq false
             (Ult (Add w64 257424 N5) 11))
         (Eq false
             (Ult (Add w64 257440 N5) 13))
         (Eq false
             (Ult (Add w64 257456 N5) 12))
         (Eq false
             (Ult (Add w64 257472 N5) 9))
         (Eq false
             (Ult (Add w64 257488 N5) 13))
         (Eq false
             (Ult (Add w64 257504 N5) 13))
         (Eq false
             (Ult (Add w64 257520 N5) 6))
         (Eq false
             (Ult (Add w64 257536 N5) 9))
         (Eq false
             (Ult (Add w64 257552 N5) 11))
         (Eq false
             (Ult (Add w64 257568 N5) 6))
         (Eq false
             (Ult (Add w64 257584 N5) 11))
         (Eq false
             (Ult (Add w64 257600 N5) 10))
         (Eq false
             (Ult (Add w64 257616 N5) 12))
         (Eq false
             (Ult (Add w64 257632 N5) 11))
         (Eq false
             (Ult (Add w64 257648 N5) 9))
         (Eq false
             (Ult (Add w64 257664 N5) 12))
         (Eq false
             (Ult (Add w64 257680 N5) 8))
         (Eq false
             (Ult (Add w64 257696 N5) 8))
         (Eq false
             (Ult (Add w64 257712 N5) 7))
         (Eq false
             (Ult (Add w64 257728 N5) 6))
         (Eq false
             (Ult (Add w64 257744 N5) 7))
         (Eq false
             (Ult (Add w64 257760 N5) 11))
         (Eq false
             (Ult (Add w64 257776 N5) 11))
         (Eq false
             (Ult (Add w64 257792 N5) 10))
         (Eq false
             (Ult (Add w64 257808 N5) 6))
         (Eq false
             (Ult (Add w64 257824 N5) 6))
         (Eq false
             (Ult (Add w64 257840 N5) 11))
         (Eq false
             (Ult (Add w64 257856 N5) 9))
         (Eq false
             (Ult (Add w64 257872 N5) 10))
         (Eq false
             (Ult (Add w64 257888 N5) 13))
         (Eq false
             (Ult (Add w64 257904 N5) 6))
         (Eq false
             (Ult (Add w64 257920 N5) 7))
         (Eq false
             (Ult (Add w64 257936 N5) 8))
         (Eq false
             (Ult (Add w64 257952 N5) 8))
         (Eq false
             (Ult (Add w64 257968 N5) 9))
         (Eq false
             (Ult (Add w64 257984 N5) 6))
         (Eq false
             (Ult (Add w64 258000 N5) 7))
         (Eq false
             (Ult (Add w64 258016 N5) 9))
         (Eq false
             (Ult (Add w64 258032 N5) 10))
         (Eq false
             (Ult (Add w64 258048 N5) 8))
         (Eq false
             (Ult (Add w64 258064 N5) 9))
         (Eq false
             (Ult (Add w64 258080 N5) 8))
         (Eq false
             (Ult (Add w64 258096 N5) 9))
         (Eq false
             (Ult (Add w64 258112 N5) 7))
         (Eq false
             (Ult (Add w64 258128 N5) 8))
         (Eq false
             (Ult (Add w64 258144 N5) 6))
         (Eq false
             (Ult (Add w64 258160 N5) 7))
         (Eq false
             (Ult (Add w64 258176 N5) 9))
         (Eq false
             (Ult (Add w64 258192 N5) 7))
         (Eq false
             (Ult (Add w64 258224 N5) 11))
         (Eq false
             (Ult (Add w64 258256 N5) 12))
         (Eq false
             (Ult (Add w64 258288 N5) 9))
         (Eq false
             (Ult (Add w64 258320 N5) 8))
         (Eq false
             (Ult (Add w64 281728 N5) 17))
         (Eq false
             (Ult (Add w64 282048 N5) 29))
         (Eq false
             (Ult (Add w64 282112 N5) 28))
         (Eq false
             (Ult (Add w64 282176 N5) 19))
         (Eq false
             (Ult (Add w64 282208 N5) 17))
         (Eq false
             (Ult (Add w64 282272 N5) 28))
         (Eq false
             (Ult (Add w64 282368 N5) 17))
         (Eq false
             (Ult (Add w64 282432 N5) 14))
         (Eq false
             (Ult (Add w64 282528 N5) 17))
         (Eq false
             (Ult (Add w64 282592 N5) 14))
         (Eq false
             (Ult (Add w64 282624 N5) 25))
         (Eq false
             (Ult (Add w64 282656 N5) 17))
         (Eq false
             (Ult (Add w64 282752 N5) 29))
         (Eq false
             (Ult (Add w64 282784 N5) 15))
         (Eq false
             (Ult (Add w64 2767696 N5) 99))
         (Eq false
             (Ult (Add w64 4603136 N5) 205))
         (Eq false
             (Ult (Add w64 4832480 N5) 164))
         (Eq false
             (Ult (Add w64 5566144 N5) 961))
         (Eq false
             (Ult (Add w64 10640576 N5) 1513))
         (Eq false
             (Ult (Add w64 13414944 N5) 397))
         (Eq false
             (Ult (Add w64 13593472 N5) 261))
         (Eq false
             (Ult (Add w64 13594048 N5) 259))
         (Eq false
             (Ult (Add w64 26634864 N5) 141))
         (Eq false
             (Ult (Add w64 27859904 N5) 113))
         (Eq false
             (Ult (Add w64 28080736 N5) 85))
         (Eq false
             (Ult (Add w64 28090576 N5) 130))
         (Eq false
             (Ult (Add w64 28690944 N5) 237))
         (Eq false
             (Ult (Add w64 28691424 N5) 228))
         (Eq false
             (Ult (Add w64 28934080 N5) 765))
         (Eq false
             (Ult (Add w64 28937152 N5) 765))
         (Eq false
             (Ult (Add w64 28937920 N5) 765))
         (Ult N6:(Add w64 29027648 N5) 781)
         (Eq 1
             (ReadLSB w32 N7:(Extract w32 0 N6) U0:[783=0, 782=0, 781=0, 780=0, 779=0, 778=0, 777=0, 776=0, 775=N8:(Read w8 3 model_version),
                                                    774=N9:(Read w8 2 model_version),
                                                    773=N10:(Read w8 1 model_version),
                                                    772=N11:(Read w8 0 model_version)] @ const_arr196))]
        false)
