# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.regbench
# vsim lib_BENCH.regbench 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.regbench(arch)#1
# Loading ieee.numeric_std(body)
# Loading lib_vhdl.regfile(a)#1
add wave -position insertpoint sim:/regbench/*
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Failure: Simulation Finished Successfully
#    Time: 220 ns  Iteration: 0  Process: /regbench/simulation File: regfile_bench.vhd
# Break in Process simulation at regfile_bench.vhd line 122
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.regbench(arch)#1
# Loading ieee.numeric_std(body)
# Loading lib_vhdl.regfile(a)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Failure: Simulation Finished Successfully
#    Time: 210 ns  Iteration: 0  Process: /regbench/simulation File: regfile_bench.vhd
# Break in Process simulation at regfile_bench.vhd line 122
add dataflow  \
sim:/regbench/sigClk
add wave -position insertpoint  \
sim:/regbench/reg1/regArray
run -all
# ** Failure: Simulation Finished Successfully
#    Time: 420 ns  Iteration: 0  Process: /regbench/simulation File: regfile_bench.vhd
# Break in Process simulation at regfile_bench.vhd line 122
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
