{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675972649207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675972649207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 20:57:28 2023 " "Processing started: Thu Feb 09 20:57:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675972649207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972649207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_ip -c video_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972649207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675972649793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675972649793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_ip.v(305) " "Verilog HDL information at video_ip.v(305): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 305 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675972658918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_ip " "Found entity 1: video_ip" {  } { { "verilog/video_ip.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675972658918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972658918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_mm_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_mm_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mm_slave_interface " "Found entity 1: avalon_mm_slave_interface" {  } { { "verilog/avalon_mm_slave_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_mm_slave_interface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675972658928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972658928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_sink_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_st_sink_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_sink_interface " "Found entity 1: avalon_st_sink_interface" {  } { { "verilog/avalon_st_sink_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_sink_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675972658928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972658928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/avalon_st_source_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/avalon_st_source_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_source_interface " "Found entity 1: avalon_st_source_interface" {  } { { "verilog/avalon_st_source_interface.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/avalon_st_source_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675972658936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972658936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_effects.v(58) " "Verilog HDL information at video_effects.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675972658938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/video_effects.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/video_effects.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_effects " "Found entity 1: video_effects" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675972658938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972658938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_ip " "Elaborating entity \"video_ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675972658977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_sink_interface avalon_st_sink_interface:U1_AVALON_ST_SINK_CAMERA " "Elaborating entity \"avalon_st_sink_interface\" for hierarchy \"avalon_st_sink_interface:U1_AVALON_ST_SINK_CAMERA\"" {  } { { "verilog/video_ip.v" "U1_AVALON_ST_SINK_CAMERA" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675972658989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_source_interface avalon_st_source_interface:U3_AVALON_ST_SOURCE " "Elaborating entity \"avalon_st_source_interface\" for hierarchy \"avalon_st_source_interface:U3_AVALON_ST_SOURCE\"" {  } { { "verilog/video_ip.v" "U3_AVALON_ST_SOURCE" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675972658997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mm_slave_interface avalon_mm_slave_interface:U4_AVALON_MM_SLAVE " "Elaborating entity \"avalon_mm_slave_interface\" for hierarchy \"avalon_mm_slave_interface:U4_AVALON_MM_SLAVE\"" {  } { { "verilog/video_ip.v" "U4_AVALON_MM_SLAVE" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675972658999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_effects video_effects:U5_VIDEO_EFFECTS " "Elaborating entity \"video_effects\" for hierarchy \"video_effects:U5_VIDEO_EFFECTS\"" {  } { { "verilog/video_ip.v" "U5_VIDEO_EFFECTS" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675972658999 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "5 4 0 effect video_effects.v(125) " "Verilog HDL error at video_effects.v(125): index 5 cannot fall outside the declared range \[4:0\] for vector \"effect\"" {  } { { "verilog/video_effects.v" "" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_effects.v" 125 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675972658999 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "video_effects:U5_VIDEO_EFFECTS " "Can't elaborate user hierarchy \"video_effects:U5_VIDEO_EFFECTS\"" {  } { { "verilog/video_ip.v" "U5_VIDEO_EFFECTS" { Text "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/verilog/video_ip.v" 264 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675972659007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/output_files/video_ip.map.smsg " "Generated suppressed messages file C:/Users/jdelpin/Documents/GitHub/proyecto_CHS/hardware/video_ip/output_files/video_ip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972659029 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675972659068 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 09 20:57:39 2023 " "Processing ended: Thu Feb 09 20:57:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675972659068 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675972659068 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675972659068 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675972659068 ""}
