Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 10 23:08:20 2025
| Host         : xie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CS_TOP_timing_summary_routed.rpt -pb CS_TOP_timing_summary_routed.pb -rpx CS_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : CS_TOP
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree         3           
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1257)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3012)
5. checking no_input_delay (22)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1257)
---------------------------
 There are 1021 register/latch pins with no clock driven by root clock pin: eth_read_clk (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: U_ETH/U_W32T8/clk_out_fifo_reg/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: u_clk_wiz_0/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3012)
---------------------------------------------------
 There are 3012 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.749        0.000                      0                  570        0.120        0.000                      0                  544        0.264        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     4  
  clk_out2_clk_wiz_0        0.749        0.000                      0                  460        0.120        0.000                      0                  460        4.146        0.000                       0                   264  
  clk_out3_clk_wiz_0        6.361        0.000                      0                   59        0.170        0.000                      0                   59        4.500        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                    clk_out2_clk_wiz_0      998.941        0.000                      0                    8                                                                        
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        6.145        0.000                      0                    9        0.171        0.000                      0                    9  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0        4.348        0.000                      0                   38        0.218        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        7.323        0.000                      0                   16        0.816        0.000                      0                   16  
**default**                                                     998.859        0.000                      0                   10                                                                        
**default**         clk_out2_clk_wiz_0                            8.978        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/clk_200mHz0_BUFG_inst/I
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y19   u_clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  U_ETH/U_ETHTOP/u_gmii_to_rgmii/u_rgmii_rx/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.885ns (35.670%)  route 1.596ns (64.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.022ns = ( 5.022 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.574     4.429    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X85Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.534 r  U_ADDA/ad_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.534    U_ADDA/ad_read_data[5]
    SLICE_X85Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.524     5.022    U_ADDA/clk
    SLICE_X85Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[5]/C
                         clock pessimism              0.318     5.339    
                         clock uncertainty           -0.088     5.251    
    SLICE_X85Y42         FDCE (Setup_fdce_C_D)        0.032     5.283    U_ADDA/ad_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          5.283    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.885ns (40.702%)  route 1.289ns (59.298%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.226ns = ( 4.774 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.267     4.122    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X71Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.227 r  U_ADDA/ad_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     4.227    U_ADDA/ad_read_data[0]
    SLICE_X71Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.277     4.774    U_ADDA/clk
    SLICE_X71Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[0]/C
                         clock pessimism              0.318     5.092    
                         clock uncertainty           -0.088     5.003    
    SLICE_X71Y42         FDCE (Setup_fdce_C_D)        0.032     5.035    U_ADDA/ad_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          5.035    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.885ns (33.853%)  route 1.729ns (66.147%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.230ns = ( 5.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.707     4.562    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X87Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.667 r  U_ADDA/ad_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.667    U_ADDA/ad_read_data[1]
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.733     5.230    U_ADDA/clk
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[1]/C
                         clock pessimism              0.318     5.548    
                         clock uncertainty           -0.088     5.459    
    SLICE_X87Y42         FDCE (Setup_fdce_C_D)        0.030     5.489    U_ADDA/ad_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.885ns (33.817%)  route 1.732ns (66.183%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.230ns = ( 5.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.710     4.565    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X87Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.670 r  U_ADDA/ad_read_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.670    U_ADDA/ad_read_data[7]
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.733     5.230    U_ADDA/clk
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[7]/C
                         clock pessimism              0.318     5.548    
                         clock uncertainty           -0.088     5.459    
    SLICE_X87Y42         FDCE (Setup_fdce_C_D)        0.033     5.492    U_ADDA/ad_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                          5.492    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.885ns (33.869%)  route 1.728ns (66.131%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.230ns = ( 5.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.706     4.561    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X87Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.666 r  U_ADDA/ad_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.666    U_ADDA/ad_read_data[3]
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.733     5.230    U_ADDA/clk
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[3]/C
                         clock pessimism              0.318     5.548    
                         clock uncertainty           -0.088     5.459    
    SLICE_X87Y42         FDCE (Setup_fdce_C_D)        0.032     5.491    U_ADDA/ad_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.885ns (33.892%)  route 1.726ns (66.108%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.230ns = ( 5.230 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.704     4.559    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X87Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.664 r  U_ADDA/ad_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.664    U_ADDA/ad_read_data[2]
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.733     5.230    U_ADDA/clk
    SLICE_X87Y42         FDCE                                         r  U_ADDA/ad_read_data_reg[2]/C
                         clock pessimism              0.318     5.548    
                         clock uncertainty           -0.088     5.459    
    SLICE_X87Y42         FDCE (Setup_fdce_C_D)        0.032     5.491    U_ADDA/ad_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.885ns (40.970%)  route 1.275ns (59.030%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.117ns = ( 4.883 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.253     4.108    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X71Y41         LUT4 (Prop_lut4_I3_O)        0.105     4.213 r  U_ADDA/ad_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.213    U_ADDA/ad_read_data[6]
    SLICE_X71Y41         FDCE                                         r  U_ADDA/ad_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.385     4.883    U_ADDA/clk
    SLICE_X71Y41         FDCE                                         r  U_ADDA/ad_read_data_reg[6]/C
                         clock pessimism              0.318     5.200    
                         clock uncertainty           -0.088     5.112    
    SLICE_X71Y41         FDCE (Setup_fdce_C_D)        0.032     5.144    U_ADDA/ad_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.780ns (37.427%)  route 1.304ns (62.573%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.016ns = ( 4.984 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.584     3.605    U_ADDA/next_state__0[2]
    SLICE_X70Y40         LUT5 (Prop_lut5_I0_O)        0.275     3.880 r  U_ADDA/ad_read_valid_i_1/O
                         net (fo=1, routed)           0.257     4.137    U_ADDA/ad_read_valid_i_1_n_1
    SLICE_X70Y39         FDCE                                         r  U_ADDA/ad_read_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.486     4.984    U_ADDA/clk
    SLICE_X70Y39         FDCE                                         r  U_ADDA/ad_read_valid_reg/C
                         clock pessimism              0.318     5.302    
                         clock uncertainty           -0.088     5.213    
    SLICE_X70Y39         FDCE (Setup_fdce_C_D)       -0.047     5.166    U_ADDA/ad_read_valid_reg
  -------------------------------------------------------------------
                         required time                          5.166    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/ad_read_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.885ns (43.083%)  route 1.169ns (56.917%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.100ns = ( 4.900 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.559     3.580    U_ADDA/next_state__0[2]
    SLICE_X71Y40         LUT5 (Prop_lut5_I4_O)        0.275     3.855 f  U_ADDA/ad_read_data[7]_i_2/O
                         net (fo=8, routed)           0.147     4.002    U_ADDA/ad_read_data[7]_i_2_n_1
    SLICE_X71Y40         LUT4 (Prop_lut4_I3_O)        0.105     4.107 r  U_ADDA/ad_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.107    U_ADDA/ad_read_data[4]
    SLICE_X71Y40         FDCE                                         r  U_ADDA/ad_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.403     4.900    U_ADDA/clk
    SLICE_X71Y40         FDCE                                         r  U_ADDA/ad_read_data_reg[4]/C
                         clock pessimism              0.318     5.218    
                         clock uncertainty           -0.088     5.129    
    SLICE_X71Y40         FDCE (Setup_fdce_C_D)        0.032     5.161    U_ADDA/ad_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.161    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 U_ADDA/cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ADDA/cnt3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 fall@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.505ns (30.822%)  route 1.133ns (69.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.116ns = ( 4.884 - 5.000 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.456     2.053    U_ADDA/CLK
    SLICE_X65Y36         FDPE                                         r  U_ADDA/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.379     2.432 f  U_ADDA/cur_state_reg[0]/Q
                         net (fo=3, routed)           0.463     2.895    U_ADDA/cur_state[0]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.126     3.021 r  U_ADDA/cur_state[2]_i_1__1/O
                         net (fo=15, routed)          0.670     3.691    U_ADDA/next_state__0[2]
    SLICE_X68Y39         FDCE                                         r  U_ADDA/cnt3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    U18                                               0.000     5.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363     6.363 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     1.125 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     2.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.657 f  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.757     4.414    U_ADDA/clk_out2
    SLICE_X68Y42         LUT2 (Prop_lut2_I0_O)        0.084     4.498 r  U_ADDA/ad_read_valid_i_2/O
                         net (fo=29, routed)          0.387     4.884    U_ADDA/clk
    SLICE_X68Y39         FDCE                                         r  U_ADDA/cnt3_reg[2]/C
                         clock pessimism              0.318     5.202    
                         clock uncertainty           -0.088     5.114    
    SLICE_X68Y39         FDCE (Setup_fdce_C_CE)      -0.338     4.776    U_ADDA/cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                          4.776    
                         arrival time                          -3.691    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.582     0.465    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.141     0.606 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.661    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.850     0.583    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.118     0.465    
    SLICE_X79Y35         FDRE (Hold_fdre_C_D)         0.076     0.541    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.584ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.583     0.466    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.607 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.662    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.851     0.584    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.118     0.466    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.075     0.541    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.584ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.584     0.467    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X81Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     0.608 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.663    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X81Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.851     0.584    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X81Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.117     0.467    
    SLICE_X81Y37         FDRE (Hold_fdre_C_D)         0.075     0.542    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.582     0.465    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.141     0.606 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.661    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.850     0.583    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.118     0.465    
    SLICE_X79Y35         FDRE (Hold_fdre_C_D)         0.075     0.540    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.585ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.584     0.467    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X83Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDRE (Prop_fdre_C_Q)         0.141     0.608 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.663    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X83Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.852     0.585    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X83Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.118     0.467    
    SLICE_X83Y37         FDRE (Hold_fdre_C_D)         0.075     0.542    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.583     0.466    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_fdre_C_Q)         0.141     0.607 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.662    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X81Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.849     0.582    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.116     0.466    
    SLICE_X81Y34         FDRE (Hold_fdre_C_D)         0.075     0.541    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.584ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.583     0.466    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.607 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.662    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.851     0.584    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.118     0.466    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.071     0.537    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.582     0.465    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y35         FDRE (Prop_fdre_C_Q)         0.141     0.606 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.661    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.850     0.583    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.118     0.465    
    SLICE_X79Y35         FDRE (Hold_fdre_C_D)         0.071     0.536    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.583ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.583     0.466    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.164     0.630 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.685    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X82Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.850     0.583    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.117     0.466    
    SLICE_X82Y34         FDRE (Hold_fdre_C_D)         0.060     0.526    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.328%)  route 0.062ns (32.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.584ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.584     0.467    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X81Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.128     0.595 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.062     0.657    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_wr
    SLICE_X80Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.851     0.584    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y37         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.104     0.480    
    SLICE_X80Y37         FDRE (Hold_fdre_C_D)         0.017     0.497    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.497    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X4Y14     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y5      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y5      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y4      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y4      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y3      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y3      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y6      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y6      U_SST/your_instance_name/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    types_write_clock0_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y65    U_ADDA/ad0_write_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y65    U_ADDA/ad0_write_clk_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y69    U_ADDA/ad1_write_clk_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y69    U_ADDA/ad1_write_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y42     U_ADDA/ad_read_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y42     U_ADDA/ad_read_data_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X82Y39     U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y65    U_ADDA/ad0_write_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X113Y65    U_ADDA/ad0_write_clk_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y69    U_ADDA/ad1_write_clk_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y69    U_ADDA/ad1_write_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y42     U_ADDA/ad_read_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y42     U_ADDA/ad_read_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 U_ETH/U_W32T8/valid_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.695ns (20.922%)  route 2.627ns (79.078%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 11.261 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X80Y29         FDCE                                         r  U_ETH/U_W32T8/valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.348     2.433 f  U_ETH/U_W32T8/valid_out_reg/Q
                         net (fo=19, routed)          0.727     3.159    U_ETH/U_W32T8/valid_out_reg_0
    SLICE_X79Y30         LUT2 (Prop_lut2_I0_O)        0.242     3.401 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     4.294    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     4.399 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           1.008     5.407    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X78Y28         FDPE                                         r  U_DECODE/FSM_onehot_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.297    11.261    U_DECODE/CLK
    SLICE_X78Y28         FDPE                                         r  U_DECODE/FSM_onehot_cnt_reg[0]/C
                         clock pessimism              0.763    12.024    
                         clock uncertainty           -0.088    11.935    
    SLICE_X78Y28         FDPE (Setup_fdpe_C_CE)      -0.168    11.767    U_DECODE/FSM_onehot_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 U_ETH/U_W32T8/valid_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.695ns (21.575%)  route 2.526ns (78.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X80Y29         FDCE                                         r  U_ETH/U_W32T8/valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.348     2.433 f  U_ETH/U_W32T8/valid_out_reg/Q
                         net (fo=19, routed)          0.727     3.159    U_ETH/U_W32T8/valid_out_reg_0
    SLICE_X79Y30         LUT2 (Prop_lut2_I0_O)        0.242     3.401 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     4.294    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     4.399 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     5.306    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/C
                         clock pessimism              0.763    12.026    
                         clock uncertainty           -0.088    11.937    
    SLICE_X78Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.769    U_DECODE/FSM_onehot_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 U_ETH/U_W32T8/valid_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.695ns (21.575%)  route 2.526ns (78.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X80Y29         FDCE                                         r  U_ETH/U_W32T8/valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.348     2.433 f  U_ETH/U_W32T8/valid_out_reg/Q
                         net (fo=19, routed)          0.727     3.159    U_ETH/U_W32T8/valid_out_reg_0
    SLICE_X79Y30         LUT2 (Prop_lut2_I0_O)        0.242     3.401 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     4.294    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     4.399 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     5.306    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[2]/C
                         clock pessimism              0.763    12.026    
                         clock uncertainty           -0.088    11.937    
    SLICE_X79Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.769    U_DECODE/FSM_onehot_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 U_ETH/U_W32T8/valid_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.695ns (21.575%)  route 2.526ns (78.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X80Y29         FDCE                                         r  U_ETH/U_W32T8/valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.348     2.433 f  U_ETH/U_W32T8/valid_out_reg/Q
                         net (fo=19, routed)          0.727     3.159    U_ETH/U_W32T8/valid_out_reg_0
    SLICE_X79Y30         LUT2 (Prop_lut2_I0_O)        0.242     3.401 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     4.294    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     4.399 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     5.306    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[3]/C
                         clock pessimism              0.763    12.026    
                         clock uncertainty           -0.088    11.937    
    SLICE_X79Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.769    U_DECODE/FSM_onehot_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 U_ETH/U_W32T8/valid_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.695ns (21.575%)  route 2.526ns (78.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X80Y29         FDCE                                         r  U_ETH/U_W32T8/valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.348     2.433 f  U_ETH/U_W32T8/valid_out_reg/Q
                         net (fo=19, routed)          0.727     3.159    U_ETH/U_W32T8/valid_out_reg_0
    SLICE_X79Y30         LUT2 (Prop_lut2_I0_O)        0.242     3.401 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     4.294    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     4.399 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     5.306    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/C
                         clock pessimism              0.763    12.026    
                         clock uncertainty           -0.088    11.937    
    SLICE_X79Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.769    U_DECODE/FSM_onehot_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 U_ETH/U_W32T8/data_out_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.503ns (18.984%)  route 2.147ns (81.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.511     2.142    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X91Y32         FDCE                                         r  U_ETH/U_W32T8/data_out_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDCE (Prop_fdce_C_Q)         0.379     2.521 r  U_ETH/U_W32T8/data_out_r_reg[7]/Q
                         net (fo=1, routed)           0.982     3.503    U_ETH/U_W32T8/types_read_data_8[7]
    SLICE_X79Y30         LUT3 (Prop_lut3_I2_O)        0.124     3.627 r  U_ETH/U_W32T8/decode_read_data_r[7]_i_2/O
                         net (fo=1, routed)           1.164     4.791    U_DECODE/decode_read_data_r_reg[7]_0[7]
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.300    11.264    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[7]/C
                         clock pessimism              0.763    12.027    
                         clock uncertainty           -0.088    11.938    
    SLICE_X78Y30         FDCE (Setup_fdce_C_D)       -0.194    11.744    U_DECODE/decode_read_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 U_DECODE/preamble_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.484ns (19.485%)  route 2.000ns (80.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/preamble_reg[9]/Q
                         net (fo=2, routed)           0.707     3.171    U_DECODE/p_0_in2_in
    SLICE_X80Y29         LUT6 (Prop_lut6_I3_O)        0.105     3.276 r  U_DECODE/decode_read_data_8[7]_i_1/O
                         net (fo=9, routed)           1.293     4.569    U_DECODE/decode_read_data_8[7]_i_1_n_1
    SLICE_X76Y32         FDCE                                         r  U_DECODE/decode_read_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.302    11.266    U_DECODE/CLK
    SLICE_X76Y32         FDCE                                         r  U_DECODE/decode_read_valid_reg/C
                         clock pessimism              0.763    12.029    
                         clock uncertainty           -0.088    11.940    
    SLICE_X76Y32         FDCE (Setup_fdce_C_D)       -0.047    11.893    U_DECODE/decode_read_valid_reg
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  7.325    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 U_DECODE/preamble_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.484ns (21.860%)  route 1.730ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/preamble_reg[9]/Q
                         net (fo=2, routed)           0.707     3.171    U_DECODE/p_0_in2_in
    SLICE_X80Y29         LUT6 (Prop_lut6_I3_O)        0.105     3.276 r  U_DECODE/decode_read_data_8[7]_i_1/O
                         net (fo=9, routed)           1.023     4.299    U_DECODE/decode_read_data_8[7]_i_1_n_1
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[0]/C
                         clock pessimism              0.763    12.028    
                         clock uncertainty           -0.088    11.939    
    SLICE_X78Y31         FDCE (Setup_fdce_C_CE)      -0.168    11.771    U_DECODE/decode_read_data_8_reg[0]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 U_DECODE/preamble_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.484ns (21.860%)  route 1.730ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/preamble_reg[9]/Q
                         net (fo=2, routed)           0.707     3.171    U_DECODE/p_0_in2_in
    SLICE_X80Y29         LUT6 (Prop_lut6_I3_O)        0.105     3.276 r  U_DECODE/decode_read_data_8[7]_i_1/O
                         net (fo=9, routed)           1.023     4.299    U_DECODE/decode_read_data_8[7]_i_1_n_1
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[2]/C
                         clock pessimism              0.763    12.028    
                         clock uncertainty           -0.088    11.939    
    SLICE_X78Y31         FDCE (Setup_fdce_C_CE)      -0.168    11.771    U_DECODE/decode_read_data_8_reg[2]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 U_DECODE/preamble_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.484ns (21.860%)  route 1.730ns (78.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y29         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/preamble_reg[9]/Q
                         net (fo=2, routed)           0.707     3.171    U_DECODE/p_0_in2_in
    SLICE_X80Y29         LUT6 (Prop_lut6_I3_O)        0.105     3.276 r  U_DECODE/decode_read_data_8[7]_i_1/O
                         net (fo=9, routed)           1.023     4.299    U_DECODE/decode_read_data_8[7]_i_1_n_1
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[3]/C
                         clock pessimism              0.763    12.028    
                         clock uncertainty           -0.088    11.939    
    SLICE_X78Y31         FDCE (Setup_fdce_C_CE)      -0.168    11.771    U_DECODE/decode_read_data_8_reg[3]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  7.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y30         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  U_DECODE/decode_read_data_r_reg[1]/Q
                         net (fo=1, routed)           0.114     0.716    U_DECODE/decode_read_data_r[1]
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.846     0.576    U_DECODE/CLK
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[1]/C
                         clock pessimism             -0.099     0.476    
    SLICE_X81Y31         FDCE (Hold_fdce_C_D)         0.070     0.546    U_DECODE/decode_read_data_8_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_DECODE/FSM_onehot_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.674%)  route 0.117ns (38.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.577     0.459    U_DECODE/CLK
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29         FDCE (Prop_fdce_C_Q)         0.141     0.600 f  U_DECODE/FSM_onehot_cnt_reg[1]/Q
                         net (fo=5, routed)           0.117     0.718    U_DECODE/FSM_onehot_cnt_reg_n_1_[1]
    SLICE_X79Y29         LUT5 (Prop_lut5_I1_O)        0.048     0.766 r  U_DECODE/FSM_onehot_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.766    U_DECODE/FSM_onehot_cnt[3]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.844     0.574    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[3]/C
                         clock pessimism             -0.101     0.472    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.107     0.579    U_DECODE/FSM_onehot_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.383%)  route 0.163ns (53.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y30         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  U_DECODE/decode_read_data_r_reg[5]/Q
                         net (fo=1, routed)           0.163     0.765    U_DECODE/decode_read_data_r[5]
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.846     0.576    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[5]/C
                         clock pessimism             -0.080     0.495    
    SLICE_X78Y31         FDCE (Hold_fdce_C_D)         0.075     0.570    U_DECODE/decode_read_data_8_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DECODE/FSM_onehot_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.094%)  route 0.118ns (38.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.577     0.459    U_DECODE/CLK
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29         FDCE (Prop_fdce_C_Q)         0.141     0.600 f  U_DECODE/FSM_onehot_cnt_reg[1]/Q
                         net (fo=5, routed)           0.118     0.719    U_DECODE/FSM_onehot_cnt_reg_n_1_[1]
    SLICE_X79Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.764 r  U_DECODE/FSM_onehot_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.764    U_DECODE/FSM_onehot_cnt[4]_i_2_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.844     0.574    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/C
                         clock pessimism             -0.101     0.472    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.092     0.564    U_DECODE/FSM_onehot_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DECODE/FSM_onehot_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.295%)  route 0.117ns (38.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.577     0.459    U_DECODE/CLK
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29         FDCE (Prop_fdce_C_Q)         0.141     0.600 r  U_DECODE/FSM_onehot_cnt_reg[1]/Q
                         net (fo=5, routed)           0.117     0.718    U_DECODE/FSM_onehot_cnt_reg_n_1_[1]
    SLICE_X79Y29         LUT4 (Prop_lut4_I3_O)        0.045     0.763 r  U_DECODE/FSM_onehot_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.763    U_DECODE/FSM_onehot_cnt[2]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.844     0.574    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[2]/C
                         clock pessimism             -0.101     0.472    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.091     0.563    U_DECODE/FSM_onehot_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.578     0.460    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_fdce_C_Q)         0.128     0.588 r  U_DECODE/decode_read_data_r_reg[7]/Q
                         net (fo=1, routed)           0.111     0.699    U_DECODE/decode_read_data_r[7]
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.846     0.576    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[7]/C
                         clock pessimism             -0.100     0.475    
    SLICE_X78Y31         FDCE (Hold_fdce_C_D)         0.017     0.492    U_DECODE/decode_read_data_8_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.784%)  route 0.119ns (48.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.578     0.460    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_fdce_C_Q)         0.128     0.588 r  U_DECODE/decode_read_data_r_reg[4]/Q
                         net (fo=1, routed)           0.119     0.707    U_DECODE/decode_read_data_r[4]
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.846     0.576    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[4]/C
                         clock pessimism             -0.100     0.475    
    SLICE_X78Y31         FDCE (Hold_fdce_C_D)         0.019     0.494    U_DECODE/decode_read_data_8_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.757%)  route 0.115ns (47.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y30         FDCE (Prop_fdce_C_Q)         0.128     0.589 r  U_DECODE/decode_read_data_r_reg[6]/Q
                         net (fo=1, routed)           0.115     0.704    U_DECODE/decode_read_data_r[6]
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.846     0.576    U_DECODE/CLK
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[6]/C
                         clock pessimism             -0.099     0.476    
    SLICE_X81Y31         FDCE (Hold_fdce_C_D)         0.013     0.489    U_DECODE/decode_read_data_8_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_8_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.609%)  route 0.182ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.578     0.460    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_fdce_C_Q)         0.141     0.601 r  U_DECODE/decode_read_data_r_reg[3]/Q
                         net (fo=1, routed)           0.182     0.783    U_DECODE/decode_read_data_r[3]
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.846     0.576    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[3]/C
                         clock pessimism             -0.100     0.475    
    SLICE_X78Y31         FDCE (Hold_fdce_C_D)         0.070     0.545    U_DECODE/decode_read_data_8_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_ETH/U_W32T8/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_W32T8/data_out_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.416%)  route 0.114ns (31.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.484ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.602     0.484    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X92Y30         FDCE                                         r  U_ETH/U_W32T8/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y30         FDCE (Prop_fdce_C_Q)         0.148     0.632 r  U_ETH/U_W32T8/cnt_reg[1]/Q
                         net (fo=9, routed)           0.114     0.746    U_ETH/U_FRC/U_F_R/data_out_r_reg[7][1]
    SLICE_X92Y30         LUT6 (Prop_lut6_I2_O)        0.098     0.844 r  U_ETH/U_FRC/U_F_R/data_out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.844    U_ETH/U_W32T8/D[2]
    SLICE_X92Y30         FDCE                                         r  U_ETH/U_W32T8/data_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.870     0.600    U_ETH/U_W32T8/data_out_r_reg[7]_0
    SLICE_X92Y30         FDCE                                         r  U_ETH/U_W32T8/data_out_r_reg[2]/C
                         clock pessimism             -0.115     0.484    
    SLICE_X92Y30         FDCE (Hold_fdce_C_D)         0.120     0.604    U_ETH/U_W32T8/data_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    clk0_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y20   u_clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X78Y28     U_DECODE/FSM_onehot_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y29     U_DECODE/FSM_onehot_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X78Y31     U_DECODE/decode_read_data_8_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X81Y31     U_DECODE/decode_read_data_8_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X78Y28     U_DECODE/FSM_onehot_cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X78Y28     U_DECODE/FSM_onehot_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X78Y29     U_DECODE/FSM_onehot_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X78Y29     U_DECODE/FSM_onehot_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X78Y28     U_DECODE/FSM_onehot_cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X78Y28     U_DECODE/FSM_onehot_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X78Y29     U_DECODE/FSM_onehot_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X78Y29     U_DECODE/FSM_onehot_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y29     U_DECODE/FSM_onehot_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.941ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.941ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.859ns  (logic 0.398ns (46.309%)  route 0.461ns (53.691%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X82Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.461     0.859    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X83Y35         FDRE (Setup_fdre_C_D)       -0.200   999.800    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                998.941    

Slack (MET) :             999.058ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.779ns  (logic 0.398ns (51.116%)  route 0.381ns (48.884%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X82Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.779    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X82Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y34         FDRE (Setup_fdre_C_D)       -0.163   999.837    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.837    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                999.058    

Slack (MET) :             999.131ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.794ns  (logic 0.433ns (54.548%)  route 0.361ns (45.452%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.361     0.794    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X81Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X81Y34         FDRE (Setup_fdre_C_D)       -0.075   999.925    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                999.131    

Slack (MET) :             999.188ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.737ns  (logic 0.379ns (51.426%)  route 0.358ns (48.574%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.358     0.737    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X79Y35         FDRE (Setup_fdre_C_D)       -0.075   999.925    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                999.188    

Slack (MET) :             999.197ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.593ns  (logic 0.348ns (58.709%)  route 0.245ns (41.291%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.245     0.593    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X79Y35         FDRE (Setup_fdre_C_D)       -0.210   999.790    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                999.197    

Slack (MET) :             999.199ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.593ns  (logic 0.348ns (58.731%)  route 0.245ns (41.269%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X80Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.245     0.593    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X79Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X79Y35         FDRE (Setup_fdre_C_D)       -0.208   999.792    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                999.199    

Slack (MET) :             999.265ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.660ns  (logic 0.433ns (65.649%)  route 0.227ns (34.351%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X82Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227     0.660    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X83Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X83Y35         FDRE (Setup_fdre_C_D)       -0.075   999.925    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                999.265    

Slack (MET) :             999.306ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.665ns  (logic 0.433ns (65.155%)  route 0.232ns (34.845%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y35         FDRE                         0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X82Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.232     0.665    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X82Y34         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y34         FDRE (Setup_fdre_C_D)       -0.029   999.971    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.971    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                999.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.348ns (12.416%)  route 2.455ns (87.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 11.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.348     2.433 r  U_DECODE/decode_read_data_8_reg[7]/Q
                         net (fo=1, routed)           2.455     4.888    U_TLD_TWO_8/D[7]
    SLICE_X76Y34         FDCE                                         r  U_TLD_TWO_8/a1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.303    11.240    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X76Y34         FDCE                                         r  U_TLD_TWO_8/a1_reg[7]/C
                         clock pessimism              0.167    11.407    
                         clock uncertainty           -0.208    11.198    
    SLICE_X76Y34         FDCE (Setup_fdce_C_D)       -0.166    11.032    U_TLD_TWO_8/a1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.348ns (12.974%)  route 2.334ns (87.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 11.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.348     2.433 r  U_DECODE/decode_read_data_8_reg[5]/Q
                         net (fo=1, routed)           2.334     4.767    U_TLD_TWO_8/D[5]
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.303    11.240    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[5]/C
                         clock pessimism              0.167    11.407    
                         clock uncertainty           -0.208    11.198    
    SLICE_X78Y33         FDCE (Setup_fdce_C_D)       -0.196    11.002    U_TLD_TWO_8/a1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.002    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.379ns (13.812%)  route 2.365ns (86.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 11.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/decode_read_data_8_reg[0]/Q
                         net (fo=1, routed)           2.365     4.829    U_TLD_TWO_8/D[0]
    SLICE_X79Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.303    11.240    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X79Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[0]/C
                         clock pessimism              0.167    11.407    
                         clock uncertainty           -0.208    11.198    
    SLICE_X79Y33         FDCE (Setup_fdce_C_D)       -0.047    11.151    U_TLD_TWO_8/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.379ns (13.975%)  route 2.333ns (86.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 11.239 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/decode_read_data_8_reg[4]/Q
                         net (fo=1, routed)           2.333     4.797    U_TLD_TWO_8/D[4]
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.302    11.239    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[4]/C
                         clock pessimism              0.167    11.406    
                         clock uncertainty           -0.208    11.197    
    SLICE_X78Y32         FDCE (Setup_fdce_C_D)       -0.042    11.155    U_TLD_TWO_8/a1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.379ns (14.094%)  route 2.310ns (85.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 11.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/decode_read_data_8_reg[2]/Q
                         net (fo=1, routed)           2.310     4.774    U_TLD_TWO_8/D[2]
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.303    11.240    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[2]/C
                         clock pessimism              0.167    11.407    
                         clock uncertainty           -0.208    11.198    
    SLICE_X78Y33         FDCE (Setup_fdce_C_D)       -0.047    11.151    U_TLD_TWO_8/a1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.379ns (14.375%)  route 2.257ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns = ( 11.239 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.454     2.085    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.379     2.464 r  U_DECODE/decode_read_data_8_reg[3]/Q
                         net (fo=1, routed)           2.257     4.721    U_TLD_TWO_8/D[3]
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.302    11.239    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[3]/C
                         clock pessimism              0.167    11.406    
                         clock uncertainty           -0.208    11.197    
    SLICE_X78Y32         FDCE (Setup_fdce_C_D)       -0.059    11.138    U_TLD_TWO_8/a1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.379ns (14.238%)  route 2.283ns (85.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 11.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.456     2.087    U_DECODE/CLK
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y31         FDCE (Prop_fdce_C_Q)         0.379     2.466 r  U_DECODE/decode_read_data_8_reg[6]/Q
                         net (fo=1, routed)           2.283     4.749    U_TLD_TWO_8/D[6]
    SLICE_X82Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.303    11.240    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X82Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[6]/C
                         clock pessimism              0.167    11.407    
                         clock uncertainty           -0.208    11.198    
    SLICE_X82Y32         FDCE (Setup_fdce_C_D)       -0.027    11.171    U_TLD_TWO_8/a1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.171    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO/a1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.379ns (14.413%)  route 2.251ns (85.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 11.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.455     2.086    U_DECODE/CLK
    SLICE_X76Y32         FDCE                                         r  U_DECODE/decode_read_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y32         FDCE (Prop_fdce_C_Q)         0.379     2.465 r  U_DECODE/decode_read_valid_reg/Q
                         net (fo=1, routed)           2.251     4.715    U_TLD_TWO/a
    SLICE_X70Y32         FDCE                                         r  U_TLD_TWO/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.299    11.236    U_TLD_TWO/a1_reg[0]_0
    SLICE_X70Y32         FDCE                                         r  U_TLD_TWO/a1_reg[0]/C
                         clock pessimism              0.167    11.403    
                         clock uncertainty           -0.208    11.194    
    SLICE_X70Y32         FDCE (Setup_fdce_C_D)       -0.032    11.162    U_TLD_TWO/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.162    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 U_DECODE/decode_read_data_8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.379ns (15.126%)  route 2.127ns (84.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 11.240 - 10.000 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.808    -0.217    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.125    -0.092 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.387    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.244     0.631 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.456     2.087    U_DECODE/CLK
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y31         FDCE (Prop_fdce_C_Q)         0.379     2.466 r  U_DECODE/decode_read_data_8_reg[1]/Q
                         net (fo=1, routed)           2.127     4.592    U_TLD_TWO_8/D[1]
    SLICE_X80Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.303    11.240    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X80Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[1]/C
                         clock pessimism              0.167    11.407    
                         clock uncertainty           -0.208    11.198    
    SLICE_X80Y32         FDCE (Setup_fdce_C_D)       -0.047    11.151    U_TLD_TWO_8/a1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  6.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.141ns (12.294%)  route 1.006ns (87.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.580     0.462    U_DECODE/CLK
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y31         FDCE (Prop_fdce_C_Q)         0.141     0.603 r  U_DECODE/decode_read_data_8_reg[6]/Q
                         net (fo=1, routed)           1.006     1.609    U_TLD_TWO_8/D[6]
    SLICE_X82Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.848     0.581    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X82Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[6]/C
                         clock pessimism              0.560     1.141    
                         clock uncertainty            0.208     1.349    
    SLICE_X82Y32         FDCE (Hold_fdce_C_D)         0.089     1.438    U_TLD_TWO_8/a1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.141ns (12.361%)  route 1.000ns (87.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.580     0.462    U_DECODE/CLK
    SLICE_X81Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y31         FDCE (Prop_fdce_C_Q)         0.141     0.603 r  U_DECODE/decode_read_data_8_reg[1]/Q
                         net (fo=1, routed)           1.000     1.603    U_TLD_TWO_8/D[1]
    SLICE_X80Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.847     0.580    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X80Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[1]/C
                         clock pessimism              0.560     1.140    
                         clock uncertainty            0.208     1.348    
    SLICE_X80Y32         FDCE (Hold_fdce_C_D)         0.070     1.418    U_TLD_TWO_8/a1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO/a1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.141ns (12.035%)  route 1.031ns (87.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.580     0.462    U_DECODE/CLK
    SLICE_X76Y32         FDCE                                         r  U_DECODE/decode_read_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y32         FDCE (Prop_fdce_C_Q)         0.141     0.603 r  U_DECODE/decode_read_valid_reg/Q
                         net (fo=1, routed)           1.031     1.634    U_TLD_TWO/a
    SLICE_X70Y32         FDCE                                         r  U_TLD_TWO/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.844     0.577    U_TLD_TWO/a1_reg[0]_0
    SLICE_X70Y32         FDCE                                         r  U_TLD_TWO/a1_reg[0]/C
                         clock pessimism              0.560     1.137    
                         clock uncertainty            0.208     1.345    
    SLICE_X70Y32         FDCE (Hold_fdce_C_D)         0.075     1.420    U_TLD_TWO/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.141ns (11.567%)  route 1.078ns (88.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  U_DECODE/decode_read_data_8_reg[0]/Q
                         net (fo=1, routed)           1.078     1.680    U_TLD_TWO_8/D[0]
    SLICE_X79Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.848     0.581    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X79Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[0]/C
                         clock pessimism              0.560     1.141    
                         clock uncertainty            0.208     1.349    
    SLICE_X79Y33         FDCE (Hold_fdce_C_D)         0.070     1.419    U_TLD_TWO_8/a1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.141ns (11.487%)  route 1.086ns (88.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  U_DECODE/decode_read_data_8_reg[3]/Q
                         net (fo=1, routed)           1.086     1.689    U_TLD_TWO_8/D[3]
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.847     0.580    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[3]/C
                         clock pessimism              0.560     1.140    
                         clock uncertainty            0.208     1.348    
    SLICE_X78Y32         FDCE (Hold_fdce_C_D)         0.066     1.414    U_TLD_TWO_8/a1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.141ns (11.427%)  route 1.093ns (88.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  U_DECODE/decode_read_data_8_reg[4]/Q
                         net (fo=1, routed)           1.093     1.695    U_TLD_TWO_8/D[4]
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.847     0.580    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y32         FDCE                                         r  U_TLD_TWO_8/a1_reg[4]/C
                         clock pessimism              0.560     1.140    
                         clock uncertainty            0.208     1.348    
    SLICE_X78Y32         FDCE (Hold_fdce_C_D)         0.070     1.418    U_TLD_TWO_8/a1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.128ns (10.780%)  route 1.059ns (89.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.128     0.589 r  U_DECODE/decode_read_data_8_reg[5]/Q
                         net (fo=1, routed)           1.059     1.649    U_TLD_TWO_8/D[5]
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.848     0.581    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[5]/C
                         clock pessimism              0.560     1.141    
                         clock uncertainty            0.208     1.349    
    SLICE_X78Y33         FDCE (Hold_fdce_C_D)         0.012     1.361    U_TLD_TWO_8/a1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.141ns (11.316%)  route 1.105ns (88.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.141     0.602 r  U_DECODE/decode_read_data_8_reg[2]/Q
                         net (fo=1, routed)           1.105     1.707    U_TLD_TWO_8/D[2]
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.848     0.581    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X78Y33         FDCE                                         r  U_TLD_TWO_8/a1_reg[2]/C
                         clock pessimism              0.560     1.141    
                         clock uncertainty            0.208     1.349    
    SLICE_X78Y33         FDCE (Hold_fdce_C_D)         0.070     1.419    U_TLD_TWO_8/a1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 U_DECODE/decode_read_data_8_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TLD_TWO_8/a1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.128ns (10.160%)  route 1.132ns (89.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.722    -0.461    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.043    -0.418 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.208    -0.209    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    -0.117 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.579     0.461    U_DECODE/CLK
    SLICE_X78Y31         FDCE                                         r  U_DECODE/decode_read_data_8_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y31         FDCE (Prop_fdce_C_Q)         0.128     0.589 r  U_DECODE/decode_read_data_8_reg[7]/Q
                         net (fo=1, routed)           1.132     1.721    U_TLD_TWO_8/D[7]
    SLICE_X76Y34         FDCE                                         r  U_TLD_TWO_8/a1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.849     0.582    U_TLD_TWO_8/a1_reg[0]_0
    SLICE_X76Y34         FDCE                                         r  U_TLD_TWO_8/a1_reg[7]/C
                         clock pessimism              0.560     1.142    
                         clock uncertainty            0.208     1.350    
    SLICE_X76Y34         FDCE (Hold_fdce_C_D)         0.022     1.372    U_TLD_TWO_8/a1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.589ns (12.663%)  route 4.062ns (87.337%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 11.261 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.162     4.593    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X79Y30         LUT2 (Prop_lut2_I1_O)        0.105     4.698 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     5.590    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.695 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           1.008     6.703    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X78Y28         FDPE                                         r  U_DECODE/FSM_onehot_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.297    11.261    U_DECODE/CLK
    SLICE_X78Y28         FDPE                                         r  U_DECODE/FSM_onehot_cnt_reg[0]/C
                         clock pessimism              0.167    11.428    
                         clock uncertainty           -0.208    11.220    
    SLICE_X78Y28         FDPE (Setup_fdpe_C_CE)      -0.168    11.052    U_DECODE/FSM_onehot_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.589ns (12.943%)  route 3.962ns (87.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.162     4.593    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X79Y30         LUT2 (Prop_lut2_I1_O)        0.105     4.698 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     5.590    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.695 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     6.603    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X78Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[1]/C
                         clock pessimism              0.167    11.430    
                         clock uncertainty           -0.208    11.222    
    SLICE_X78Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.054    U_DECODE/FSM_onehot_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.589ns (12.943%)  route 3.962ns (87.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.162     4.593    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X79Y30         LUT2 (Prop_lut2_I1_O)        0.105     4.698 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     5.590    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.695 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     6.603    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[2]/C
                         clock pessimism              0.167    11.430    
                         clock uncertainty           -0.208    11.222    
    SLICE_X79Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.054    U_DECODE/FSM_onehot_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.589ns (12.943%)  route 3.962ns (87.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.162     4.593    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X79Y30         LUT2 (Prop_lut2_I1_O)        0.105     4.698 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     5.590    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.695 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     6.603    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[3]/C
                         clock pessimism              0.167    11.430    
                         clock uncertainty           -0.208    11.222    
    SLICE_X79Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.054    U_DECODE/FSM_onehot_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.589ns (12.943%)  route 3.962ns (87.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.162     4.593    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X79Y30         LUT2 (Prop_lut2_I1_O)        0.105     4.698 f  U_ETH/U_W32T8/FSM_onehot_cnt[4]_i_3/O
                         net (fo=1, routed)           0.892     5.590    U_DECODE/preamble1__0
    SLICE_X79Y29         LUT6 (Prop_lut6_I5_O)        0.105     5.695 r  U_DECODE/FSM_onehot_cnt[4]_i_1/O
                         net (fo=5, routed)           0.907     6.603    U_DECODE/FSM_onehot_cnt[4]_i_1_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.299    11.263    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/C
                         clock pessimism              0.167    11.430    
                         clock uncertainty           -0.208    11.222    
    SLICE_X79Y29         FDCE (Setup_fdce_C_CE)      -0.168    11.054    U_DECODE/FSM_onehot_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.054    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.484ns (12.421%)  route 3.413ns (87.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.350     4.780    U_DECODE/encode0_write_ready
    SLICE_X79Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.885 r  U_DECODE/decode_read_data_r[7]_i_1/O
                         net (fo=8, routed)           1.063     5.948    U_DECODE/decode_read_data_r[7]_i_1_n_1
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[1]/C
                         clock pessimism              0.167    11.432    
                         clock uncertainty           -0.208    11.224    
    SLICE_X80Y30         FDCE (Setup_fdce_C_CE)      -0.168    11.056    U_DECODE/decode_read_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.484ns (12.421%)  route 3.413ns (87.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.350     4.780    U_DECODE/encode0_write_ready
    SLICE_X79Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.885 r  U_DECODE/decode_read_data_r[7]_i_1/O
                         net (fo=8, routed)           1.063     5.948    U_DECODE/decode_read_data_r[7]_i_1_n_1
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[2]/C
                         clock pessimism              0.167    11.432    
                         clock uncertainty           -0.208    11.224    
    SLICE_X80Y30         FDCE (Setup_fdce_C_CE)      -0.168    11.056    U_DECODE/decode_read_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.484ns (12.421%)  route 3.413ns (87.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.350     4.780    U_DECODE/encode0_write_ready
    SLICE_X79Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.885 r  U_DECODE/decode_read_data_r[7]_i_1/O
                         net (fo=8, routed)           1.063     5.948    U_DECODE/decode_read_data_r[7]_i_1_n_1
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[5]/C
                         clock pessimism              0.167    11.432    
                         clock uncertainty           -0.208    11.224    
    SLICE_X80Y30         FDCE (Setup_fdce_C_CE)      -0.168    11.056    U_DECODE/decode_read_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.484ns (12.421%)  route 3.413ns (87.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 11.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 f  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.350     4.780    U_DECODE/encode0_write_ready
    SLICE_X79Y29         LUT3 (Prop_lut3_I1_O)        0.105     4.885 r  U_DECODE/decode_read_data_r[7]_i_1/O
                         net (fo=8, routed)           1.063     5.948    U_DECODE/decode_read_data_r[7]_i_1_n_1
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.301    11.265    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[6]/C
                         clock pessimism              0.167    11.432    
                         clock uncertainty           -0.208    11.224    
    SLICE_X80Y30         FDCE (Setup_fdce_C_CE)      -0.168    11.056    U_DECODE/decode_read_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.487ns (12.770%)  route 3.326ns (87.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.455     2.052    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.379     2.431 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          2.162     4.593    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X79Y30         LUT3 (Prop_lut3_I0_O)        0.108     4.701 r  U_ETH/U_W32T8/decode_read_data_r[7]_i_2/O
                         net (fo=1, routed)           1.164     5.865    U_DECODE/decode_read_data_r_reg[7]_0[7]
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.578     9.235    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.335 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.759    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.205     9.964 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          1.300    11.264    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[7]/C
                         clock pessimism              0.167    11.431    
                         clock uncertainty           -0.208    11.223    
    SLICE_X78Y30         FDCE (Setup_fdce_C_D)       -0.194    11.029    U_DECODE/decode_read_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/preamble_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.186ns (15.658%)  route 1.002ns (84.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.002     1.606    U_DECODE/encode0_write_ready
    SLICE_X80Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.651 r  U_DECODE/preamble[0]_i_1/O
                         net (fo=1, routed)           0.000     1.651    U_DECODE/preamble[0]_i_1_n_1
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.844     0.574    U_DECODE/CLK
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[0]/C
                         clock pessimism              0.560     1.133    
                         clock uncertainty            0.208     1.341    
    SLICE_X80Y29         FDCE (Hold_fdce_C_D)         0.092     1.433    U_DECODE/preamble_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.185ns (14.634%)  route 1.079ns (85.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.079     1.683    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.044     1.727 r  U_ETH/U_W32T8/decode_read_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.727    U_DECODE/decode_read_data_r_reg[7]_0[2]
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[2]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X80Y30         FDCE (Hold_fdce_C_D)         0.107     1.449    U_DECODE/decode_read_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.184ns (14.493%)  route 1.086ns (85.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.086     1.690    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.043     1.733 r  U_ETH/U_W32T8/decode_read_data_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.733    U_DECODE/decode_read_data_r_reg[7]_0[6]
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[6]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X80Y30         FDCE (Hold_fdce_C_D)         0.107     1.449    U_DECODE/decode_read_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.186ns (14.648%)  route 1.084ns (85.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.084     1.688    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X78Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.733 r  U_ETH/U_W32T8/decode_read_data_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.733    U_DECODE/decode_read_data_r_reg[7]_0[4]
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[4]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X78Y30         FDCE (Hold_fdce_C_D)         0.107     1.449    U_DECODE/decode_read_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.186ns (14.701%)  route 1.079ns (85.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.079     1.683    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  U_ETH/U_W32T8/decode_read_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.728    U_DECODE/decode_read_data_r_reg[7]_0[1]
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[1]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X80Y30         FDCE (Hold_fdce_C_D)         0.091     1.433    U_DECODE/decode_read_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.186ns (14.648%)  route 1.084ns (85.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.084     1.688    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X78Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.733 r  U_ETH/U_W32T8/decode_read_data_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    U_DECODE/decode_read_data_r_reg[7]_0[3]
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[3]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X78Y30         FDCE (Hold_fdce_C_D)         0.092     1.434    U_DECODE/decode_read_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/preamble_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.186ns (14.655%)  route 1.083ns (85.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.083     1.687    U_DECODE/encode0_write_ready
    SLICE_X80Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  U_DECODE/preamble[9]_i_1/O
                         net (fo=1, routed)           0.000     1.732    U_DECODE/preamble[9]_i_1_n_1
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.844     0.574    U_DECODE/CLK
    SLICE_X80Y29         FDCE                                         r  U_DECODE/preamble_reg[9]/C
                         clock pessimism              0.560     1.133    
                         clock uncertainty            0.208     1.341    
    SLICE_X80Y29         FDCE (Hold_fdce_C_D)         0.092     1.433    U_DECODE/preamble_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.186ns (14.628%)  route 1.086ns (85.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.086     1.690    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X80Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.735 r  U_ETH/U_W32T8/decode_read_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    U_DECODE/decode_read_data_r_reg[7]_0[5]
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X80Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[5]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X80Y30         FDCE (Hold_fdce_C_D)         0.092     1.434    U_DECODE/decode_read_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/decode_read_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.186ns (14.560%)  route 1.091ns (85.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.091     1.696    U_ETH/U_W32T8/encode0_write_ready
    SLICE_X78Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.741 r  U_ETH/U_W32T8/decode_read_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    U_DECODE/decode_read_data_r_reg[7]_0[0]
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.845     0.575    U_DECODE/CLK
    SLICE_X78Y30         FDCE                                         r  U_DECODE/decode_read_data_r_reg[0]/C
                         clock pessimism              0.560     1.134    
                         clock uncertainty            0.208     1.342    
    SLICE_X78Y30         FDCE (Hold_fdce_C_D)         0.091     1.433    U_DECODE/decode_read_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U_ENCODE/encode0_write_ready_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DECODE/FSM_onehot_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.186ns (14.400%)  route 1.106ns (85.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.580     0.463    U_ENCODE/CLK
    SLICE_X78Y32         FDPE                                         r  U_ENCODE/encode0_write_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.604 r  U_ENCODE/encode0_write_ready_reg/Q
                         net (fo=19, routed)          1.106     1.710    U_DECODE/encode0_write_ready
    SLICE_X79Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  U_DECODE/FSM_onehot_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.755    U_DECODE/FSM_onehot_cnt[4]_i_2_n_1
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.025    -0.667    types_read_clock
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.053    -0.614 r  clk0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.232    -0.381    clk0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111    -0.270 r  clk0_BUFG_inst/O
                         net (fo=39, routed)          0.844     0.574    U_DECODE/CLK
    SLICE_X79Y29         FDCE                                         r  U_DECODE/FSM_onehot_cnt_reg[4]/C
                         clock pessimism              0.560     1.133    
                         clock uncertainty            0.208     1.341    
    SLICE_X79Y29         FDCE (Hold_fdce_C_D)         0.092     1.433    U_DECODE/FSM_onehot_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.321    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.538ns (24.505%)  route 1.657ns (75.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 11.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          1.138     4.256    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y38         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.306    11.243    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y38         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cur_state_reg[1]/C
                         clock pessimism              0.756    11.999    
                         clock uncertainty           -0.088    11.910    
    SLICE_X79Y38         FDCE (Recov_fdce_C_CLR)     -0.331    11.579    U_ETH/U_FSC/U_F_S_W/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.538ns (24.505%)  route 1.657ns (75.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 11.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          1.138     4.256    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y38         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.306    11.243    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y38         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]/C
                         clock pessimism              0.756    11.999    
                         clock uncertainty           -0.088    11.910    
    SLICE_X79Y38         FDCE (Recov_fdce_C_CLR)     -0.331    11.579    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/st_done_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.538ns (24.505%)  route 1.657ns (75.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 11.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          1.138     4.256    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y38         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/st_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.306    11.243    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y38         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/st_done_reg/C
                         clock pessimism              0.756    11.999    
                         clock uncertainty           -0.088    11.910    
    SLICE_X79Y38         FDCE (Recov_fdce_C_CLR)     -0.331    11.579    U_ETH/U_FSC/U_F_S_W/st_done_reg
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.538ns (24.505%)  route 1.657ns (75.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 11.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          1.138     4.256    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y38         FDPE                                         f  U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.306    11.243    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y38         FDPE                                         r  U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]/C
                         clock pessimism              0.756    11.999    
                         clock uncertainty           -0.088    11.910    
    SLICE_X79Y38         FDPE (Recov_fdpe_C_PRE)     -0.292    11.618    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/fifo_write_ready_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.538ns (24.505%)  route 1.657ns (75.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 11.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          1.138     4.256    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y38         FDPE                                         f  U_ETH/U_FSC/U_F_S_W/fifo_write_ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.306    11.243    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y38         FDPE                                         r  U_ETH/U_FSC/U_F_S_W/fifo_write_ready_reg/C
                         clock pessimism              0.756    11.999    
                         clock uncertainty           -0.088    11.910    
    SLICE_X79Y38         FDPE (Recov_fdpe_C_PRE)     -0.292    11.618    U_ETH/U_FSC/U_F_S_W/fifo_write_ready_reg
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.538ns (27.339%)  route 1.430ns (72.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 11.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.910     4.029    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.307    11.244    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[1]/C
                         clock pessimism              0.756    12.000    
                         clock uncertainty           -0.088    11.911    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.331    11.580    U_ETH/U_FSC/U_F_S_W/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.538ns (27.339%)  route 1.430ns (72.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 11.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.910     4.029    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.307    11.244    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[2]/C
                         clock pessimism              0.756    12.000    
                         clock uncertainty           -0.088    11.911    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.331    11.580    U_ETH/U_FSC/U_F_S_W/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.538ns (27.339%)  route 1.430ns (72.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 11.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.910     4.029    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.307    11.244    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[3]/C
                         clock pessimism              0.756    12.000    
                         clock uncertainty           -0.088    11.911    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.331    11.580    U_ETH/U_FSC/U_F_S_W/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.538ns (27.339%)  route 1.430ns (72.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 11.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.910     4.029    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.307    11.244    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[4]/C
                         clock pessimism              0.756    12.000    
                         clock uncertainty           -0.088    11.911    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.331    11.580    U_ETH/U_FSC/U_F_S_W/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.538ns (27.339%)  route 1.430ns (72.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 11.244 - 10.000 ) 
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.953    -0.072    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.105     0.033 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.479     0.512    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.597 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.464     2.061    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.433     2.494 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.520     3.014    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.105     3.119 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.910     4.029    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.695     9.352    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.084     9.436 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.424     9.860    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     9.937 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         1.307    11.244    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[5]/C
                         clock pessimism              0.756    12.000    
                         clock uncertainty           -0.088    11.911    
    SLICE_X79Y39         FDCE (Recov_fdce_C_CLR)     -0.331    11.580    U_ETH/U_FSC/U_F_S_W/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  7.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.508%)  route 0.551ns (72.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.332     1.228    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X81Y40         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.854     0.587    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X81Y40         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[10]/C
                         clock pessimism             -0.083     0.504    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.412    U_ETH/U_FSC/U_F_S_W/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.508%)  route 0.551ns (72.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.332     1.228    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X81Y40         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.854     0.587    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X81Y40         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[7]/C
                         clock pessimism             -0.083     0.504    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.412    U_ETH/U_FSC/U_F_S_W/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.508%)  route 0.551ns (72.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.332     1.228    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X81Y40         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.854     0.587    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X81Y40         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[8]/C
                         clock pessimism             -0.083     0.504    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.412    U_ETH/U_FSC/U_F_S_W/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.209ns (27.508%)  route 0.551ns (72.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.332     1.228    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X81Y40         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.854     0.587    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X81Y40         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[9]/C
                         clock pessimism             -0.083     0.504    
    SLICE_X81Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.412    U_ETH/U_FSC/U_F_S_W/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.373%)  route 0.555ns (72.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.336     1.232    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X80Y40         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.854     0.587    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X80Y40         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[6]/C
                         clock pessimism             -0.083     0.504    
    SLICE_X80Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.412    U_ETH/U_FSC/U_F_S_W/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.500%)  route 0.611ns (74.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.392     1.288    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X81Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.853     0.586    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X81Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[0]/C
                         clock pessimism             -0.083     0.503    
    SLICE_X81Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.411    U_ETH/U_FSC/U_F_S_W/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.485%)  route 0.681ns (76.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.462     1.358    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.853     0.586    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[1]/C
                         clock pessimism             -0.083     0.503    
    SLICE_X79Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.411    U_ETH/U_FSC/U_F_S_W/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.485%)  route 0.681ns (76.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.462     1.358    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.853     0.586    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[2]/C
                         clock pessimism             -0.083     0.503    
    SLICE_X79Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.411    U_ETH/U_FSC/U_F_S_W/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.485%)  route 0.681ns (76.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.462     1.358    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.853     0.586    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[3]/C
                         clock pessimism             -0.083     0.503    
    SLICE_X79Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.411    U_ETH/U_FSC/U_F_S_W/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/U_F_S_W/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.485%)  route 0.681ns (76.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    -0.395    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.350 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.207    -0.142    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.585     0.468    U_ETH/U_FSC/U_F_C/cnt_reg[0]_0
    SLICE_X86Y37         FDCE                                         r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y37         FDCE (Prop_fdce_C_Q)         0.164     0.632 r  U_ETH/U_FSC/U_F_C/fifo_rst_n_reg/Q
                         net (fo=2, routed)           0.219     0.851    U_ETH/U_FSC/U_F_C/fifo_rst_n__0
    SLICE_X83Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.896 f  U_ETH/U_FSC/U_F_C/cur_state[2]_i_2__0/O
                         net (fo=32, routed)          0.462     1.358    U_ETH/U_FSC/U_F_S_W/cur_state_reg[2]_0
    SLICE_X79Y39         FDCE                                         f  U_ETH/U_FSC/U_F_S_W/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3, routed)           1.109    -0.583    da_write_clk_OBUF
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.527 r  types_write_clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.231    -0.296    types_write_clock0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.267 r  types_write_clock0_BUFG_inst/O
                         net (fo=232, routed)         0.853     0.586    U_ETH/U_FSC/U_F_S_W/cur_state_reg[0]_0
    SLICE_X79Y39         FDCE                                         r  U_ETH/U_FSC/U_F_S_W/cnt_reg[4]/C
                         clock pessimism             -0.083     0.503    
    SLICE_X79Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.411    U_ETH/U_FSC/U_F_S_W/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.859ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.859ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.931ns  (logic 0.348ns (37.381%)  route 0.583ns (62.619%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y27         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X84Y27         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.583     0.931    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y27         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y27         FDRE (Setup_fdre_C_D)       -0.210   999.790    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                998.859    

Slack (MET) :             999.098ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.871ns  (logic 0.379ns (43.523%)  route 0.492ns (56.477%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.492     0.871    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X82Y26         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y26         FDRE (Setup_fdre_C_D)       -0.031   999.969    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.969    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                999.098    

Slack (MET) :             999.122ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.849ns  (logic 0.379ns (44.624%)  route 0.470ns (55.376%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.470     0.849    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X82Y26         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y26         FDRE (Setup_fdre_C_D)       -0.029   999.971    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.971    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                999.122    

Slack (MET) :             999.128ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.443%)  route 0.356ns (50.557%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     0.704    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y26         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y26         FDRE (Setup_fdre_C_D)       -0.168   999.832    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.832    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                999.128    

Slack (MET) :             999.148ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.779ns  (logic 0.379ns (48.621%)  route 0.400ns (51.379%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y27         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X84Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.400     0.779    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X85Y27         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y27         FDRE (Setup_fdre_C_D)       -0.073   999.927    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                999.148    

Slack (MET) :             999.209ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.583ns  (logic 0.348ns (59.717%)  route 0.235ns (40.283%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.235     0.583    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X84Y27         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X84Y27         FDRE (Setup_fdre_C_D)       -0.208   999.792    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                999.209    

Slack (MET) :             999.210ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.580ns  (logic 0.348ns (60.003%)  route 0.232ns (39.997%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y29         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X84Y29         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.232     0.580    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X84Y28         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X84Y28         FDRE (Setup_fdre_C_D)       -0.210   999.790    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                999.210    

Slack (MET) :             999.230ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.737ns  (logic 0.379ns (51.391%)  route 0.358ns (48.609%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y28         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X84Y28         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     0.737    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X82Y26         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y26         FDRE (Setup_fdre_C_D)       -0.033   999.967    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                999.230    

Slack (MET) :             999.308ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.617ns  (logic 0.379ns (61.422%)  route 0.238ns (38.578%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y29         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X84Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.238     0.617    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X84Y28         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X84Y28         FDRE (Setup_fdre_C_D)       -0.075   999.925    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                999.308    

Slack (MET) :             999.316ns  (required time - arrival time)
  Source:                 U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.609ns  (logic 0.379ns (62.232%)  route 0.230ns (37.768%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y27         FDRE                         0.000     0.000 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X84Y27         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.230     0.609    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X85Y27         FDRE                                         r  U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y27         FDRE (Setup_fdre_C_D)       -0.075   999.925    U_ETH/U_FRC/fifo_recive/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                999.316    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.978ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.812ns  (logic 0.348ns (42.856%)  route 0.464ns (57.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.464     0.812    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X88Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.210     9.790    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             9.030ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.770ns  (logic 0.398ns (51.704%)  route 0.372ns (48.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.372     0.770    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y35         FDRE (Setup_fdre_C_D)       -0.200     9.800    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  9.030    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.929ns  (logic 0.433ns (46.633%)  route 0.496ns (53.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.496     0.929    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X82Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y35         FDRE (Setup_fdre_C_D)       -0.012     9.988    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.688ns  (logic 0.348ns (50.553%)  route 0.340ns (49.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.340     0.688    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X83Y36         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y36         FDRE (Setup_fdre_C_D)       -0.210     9.790    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.688    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.659ns  (logic 0.398ns (60.377%)  route 0.261ns (39.623%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X86Y35         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.261     0.659    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X87Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y35         FDRE (Setup_fdre_C_D)       -0.205     9.795    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.678ns  (logic 0.433ns (63.879%)  route 0.245ns (36.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X86Y35         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.245     0.678    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X85Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y35         FDRE (Setup_fdre_C_D)       -0.075     9.925    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.281ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.644ns  (logic 0.379ns (58.839%)  route 0.265ns (41.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.265     0.644    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X88Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.075     9.925    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  9.281    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.499ns  (logic 0.379ns (75.910%)  route 0.120ns (24.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y35                                      0.000     0.000 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X89Y35         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.120     0.499    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X88Y35         FDRE                                         r  U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.073     9.927    U_ETH/U_FSC/fifo_send_/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  9.428    





