{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__689.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__698.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_945_959_960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_946_957_958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_947_956_957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_948_955_956":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_949_954_955":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_950_953_954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_951_952_953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_958_959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_946":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_948":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_950":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_945.out","add_945_959_960.in0"],
          ["add_output_cgra_stencil_3_958_959.out","add_945_959_960.in1"],
          ["self.out_output_cgra_stencil","add_945_959_960.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_946.out","add_946_957_958.in0"],
          ["add_947_956_957.out","add_946_957_958.in1"],
          ["add_output_cgra_stencil_3_958_959.in1","add_946_957_958.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_947.out","add_947_956_957.in0"],
          ["add_948_955_956.out","add_947_956_957.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_948.out","add_948_955_956.in0"],
          ["add_949_954_955.out","add_948_955_956.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_949.out","add_949_954_955.in0"],
          ["add_950_953_954.out","add_949_954_955.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_950.out","add_950_953_954.in0"],
          ["add_951_952_953.out","add_950_953_954.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_951.out","add_951_952_953.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_952.out","add_951_952_953.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_958_959.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_945.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_945.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_946.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_946.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_947.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_947.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_948.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_948.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_949.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_949.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_950.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_950.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_951.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_951.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_952.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_952.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1020_1034_1035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1021_1032_1033":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1022_1031_1032":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1023_1030_1031":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1024_1029_1030":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1025_1028_1029":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1026_1027_1028":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1033_1034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020.out","add_1020_1034_1035.in0"],
          ["add_output_cgra_stencil_4_1033_1034.out","add_1020_1034_1035.in1"],
          ["self.out_output_cgra_stencil","add_1020_1034_1035.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021.out","add_1021_1032_1033.in0"],
          ["add_1022_1031_1032.out","add_1021_1032_1033.in1"],
          ["add_output_cgra_stencil_4_1033_1034.in1","add_1021_1032_1033.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022.out","add_1022_1031_1032.in0"],
          ["add_1023_1030_1031.out","add_1022_1031_1032.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023.out","add_1023_1030_1031.in0"],
          ["add_1024_1029_1030.out","add_1023_1030_1031.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024.out","add_1024_1029_1030.in0"],
          ["add_1025_1028_1029.out","add_1024_1029_1030.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025.out","add_1025_1028_1029.in0"],
          ["add_1026_1027_1028.out","add_1025_1028_1029.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026.out","add_1026_1027_1028.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027.out","add_1026_1027_1028.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1033_1034.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1020.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1021.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1022.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1023.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1024.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1025.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1026.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1027.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1095_1109_1110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1096_1107_1108":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1097_1106_1107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1098_1105_1106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1099_1104_1105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1100_1103_1104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1101_1102_1103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1108_1109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1095":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1096":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1097":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1098":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1099":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1095.out","add_1095_1109_1110.in0"],
          ["add_output_cgra_stencil_5_1108_1109.out","add_1095_1109_1110.in1"],
          ["self.out_output_cgra_stencil","add_1095_1109_1110.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1096.out","add_1096_1107_1108.in0"],
          ["add_1097_1106_1107.out","add_1096_1107_1108.in1"],
          ["add_output_cgra_stencil_5_1108_1109.in1","add_1096_1107_1108.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1097.out","add_1097_1106_1107.in0"],
          ["add_1098_1105_1106.out","add_1097_1106_1107.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1098.out","add_1098_1105_1106.in0"],
          ["add_1099_1104_1105.out","add_1098_1105_1106.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1099.out","add_1099_1104_1105.in0"],
          ["add_1100_1103_1104.out","add_1099_1104_1105.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1100.out","add_1100_1103_1104.in0"],
          ["add_1101_1102_1103.out","add_1100_1103_1104.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1101.out","add_1101_1102_1103.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1102.out","add_1101_1102_1103.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1108_1109.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1095.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1095.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1096.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1096.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1097.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1097.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1098.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1098.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1099.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1099.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1100.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1100.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1101.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1101.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1102.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1102.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1170_1184_1185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1171_1182_1183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1172_1181_1182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1173_1180_1181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1174_1179_1180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1175_1178_1179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1176_1177_1178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1183_1184":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1170":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1172":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1174":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1170.out","add_1170_1184_1185.in0"],
          ["add_output_cgra_stencil_6_1183_1184.out","add_1170_1184_1185.in1"],
          ["self.out_output_cgra_stencil","add_1170_1184_1185.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1171.out","add_1171_1182_1183.in0"],
          ["add_1172_1181_1182.out","add_1171_1182_1183.in1"],
          ["add_output_cgra_stencil_6_1183_1184.in1","add_1171_1182_1183.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1172.out","add_1172_1181_1182.in0"],
          ["add_1173_1180_1181.out","add_1172_1181_1182.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1173.out","add_1173_1180_1181.in0"],
          ["add_1174_1179_1180.out","add_1173_1180_1181.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1174.out","add_1174_1179_1180.in0"],
          ["add_1175_1178_1179.out","add_1174_1179_1180.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1175.out","add_1175_1178_1179.in0"],
          ["add_1176_1177_1178.out","add_1175_1178_1179.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1176.out","add_1176_1177_1178.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1177.out","add_1176_1177_1178.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1183_1184.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1170.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1170.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1171.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1171.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1172.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1172.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1173.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1173.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1174.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1174.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1175.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1175.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1176.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1176.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1177.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1177.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1245_1259_1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1246_1257_1258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1247_1256_1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1248_1255_1256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1249_1254_1255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1250_1253_1254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1251_1252_1253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1258_1259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1247":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1245.out","add_1245_1259_1260.in0"],
          ["add_output_cgra_stencil_7_1258_1259.out","add_1245_1259_1260.in1"],
          ["self.out_output_cgra_stencil","add_1245_1259_1260.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1246.out","add_1246_1257_1258.in0"],
          ["add_1247_1256_1257.out","add_1246_1257_1258.in1"],
          ["add_output_cgra_stencil_7_1258_1259.in1","add_1246_1257_1258.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1247.out","add_1247_1256_1257.in0"],
          ["add_1248_1255_1256.out","add_1247_1256_1257.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1248.out","add_1248_1255_1256.in0"],
          ["add_1249_1254_1255.out","add_1248_1255_1256.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1249.out","add_1249_1254_1255.in0"],
          ["add_1250_1253_1254.out","add_1249_1254_1255.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1250.out","add_1250_1253_1254.in0"],
          ["add_1251_1252_1253.out","add_1250_1253_1254.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1251.out","add_1251_1252_1253.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1252.out","add_1251_1252_1253.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1258_1259.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1245.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1245.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1246.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1246.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1247.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1247.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1248.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1248.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1249.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1249.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1250.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1250.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1251.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1251.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1252.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1252.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1320_1334_1335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1321_1332_1333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1322_1331_1332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1323_1330_1331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1324_1329_1330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1325_1328_1329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1326_1327_1328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1333_1334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1320.out","add_1320_1334_1335.in0"],
          ["add_output_cgra_stencil_8_1333_1334.out","add_1320_1334_1335.in1"],
          ["self.out_output_cgra_stencil","add_1320_1334_1335.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1321.out","add_1321_1332_1333.in0"],
          ["add_1322_1331_1332.out","add_1321_1332_1333.in1"],
          ["add_output_cgra_stencil_8_1333_1334.in1","add_1321_1332_1333.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1322.out","add_1322_1331_1332.in0"],
          ["add_1323_1330_1331.out","add_1322_1331_1332.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1323.out","add_1323_1330_1331.in0"],
          ["add_1324_1329_1330.out","add_1323_1330_1331.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1324.out","add_1324_1329_1330.in0"],
          ["add_1325_1328_1329.out","add_1324_1329_1330.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1325.out","add_1325_1328_1329.in0"],
          ["add_1326_1327_1328.out","add_1325_1328_1329.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1326.out","add_1326_1327_1328.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1327.out","add_1326_1327_1328.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1333_1334.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1320.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1320.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1321.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1321.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1322.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1322.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1323.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1323.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1324.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1324.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1325.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1325.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1326.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1326.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1327.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1327.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__707.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__716.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__725.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__734.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__743.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__752.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_795_809_810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_796_807_808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_797_806_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_798_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_799_804_805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_800_803_804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_801_802_803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_808_809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.out","add_795_809_810.in0"],
          ["add_output_cgra_stencil_1_808_809.out","add_795_809_810.in1"],
          ["self.out_output_cgra_stencil","add_795_809_810.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.out","add_796_807_808.in0"],
          ["add_797_806_807.out","add_796_807_808.in1"],
          ["add_output_cgra_stencil_1_808_809.in1","add_796_807_808.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.out","add_797_806_807.in0"],
          ["add_798_805_806.out","add_797_806_807.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.out","add_798_805_806.in0"],
          ["add_799_804_805.out","add_798_805_806.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.out","add_799_804_805.in0"],
          ["add_800_803_804.out","add_799_804_805.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.out","add_800_803_804.in0"],
          ["add_801_802_803.out","add_800_803_804.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.out","add_801_802_803.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.out","add_801_802_803.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_808_809.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_870_884_885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_871_882_883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_872_881_882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_873_880_881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_874_879_880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_875_878_879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_876_877_878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_883_884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_872":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_870":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_870.out","add_870_884_885.in0"],
          ["add_output_cgra_stencil_2_883_884.out","add_870_884_885.in1"],
          ["self.out_output_cgra_stencil","add_870_884_885.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_871.out","add_871_882_883.in0"],
          ["add_872_881_882.out","add_871_882_883.in1"],
          ["add_output_cgra_stencil_2_883_884.in1","add_871_882_883.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_872.out","add_872_881_882.in0"],
          ["add_873_880_881.out","add_872_881_882.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_873.out","add_873_880_881.in0"],
          ["add_874_879_880.out","add_873_880_881.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_874.out","add_874_879_880.in0"],
          ["add_875_878_879.out","add_874_879_880.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_875.out","add_875_878_879.in0"],
          ["add_876_877_878.out","add_875_878_879.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_876.out","add_876_877_878.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_877.out","add_876_877_878.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_883_884.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_871.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_871.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_872.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_872.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_873.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_873.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_874.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_874.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_875.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_875.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_876.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_876.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_877.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_877.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_870.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_870.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
