Analysis & Synthesis report for ProcessUnit
Thu Aug 15 22:29:55 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ControlUnit:comb_4"
 10. Port Connectivity Checks: "ProcessUnit:comb_3|DataMemMux:comb_13"
 11. Port Connectivity Checks: "ProcessUnit:comb_3|DataMemory:comb_12"
 12. Port Connectivity Checks: "ProcessUnit:comb_3|PCMux:comb_11"
 13. Port Connectivity Checks: "ProcessUnit:comb_3|ALU32:comb_10"
 14. Port Connectivity Checks: "ProcessUnit:comb_3|Registers:comb_7"
 15. Port Connectivity Checks: "ProcessUnit:comb_3|RtAndRdMux:comb_6"
 16. Port Connectivity Checks: "ProcessUnit:comb_3|InstructionParser:comb_5"
 17. Port Connectivity Checks: "ProcessUnit:comb_3|ProgramCounter:comb_3"
 18. Port Connectivity Checks: "ProcessUnit:comb_3"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 15 22:29:55 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ProcessUnit                                 ;
; Top-level Entity Name              ; Mips32                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; Mips32             ; ProcessUnit        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+---------+
; ProcessUnit.v                    ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v       ;         ;
; InstructionParser.v              ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionParser.v ;         ;
; InstructionMemory.v              ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v ;         ;
; Registers.v                      ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Registers.v         ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemory.v        ;         ;
; Mips32.v                         ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v            ;         ;
; ALU32.v                          ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v             ;         ;
; ProgramCounter.v                 ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v    ;         ;
; ControlUnit.v                    ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v       ;         ;
; RtAndRdMux.v                     ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/RtAndRdMux.v        ;         ;
; SignalExtend.v                   ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/SignalExtend.v      ;         ;
; Alu32Mux.v                       ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Alu32Mux.v          ;         ;
; PCMux.v                          ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/PCMux.v             ;         ;
; DataMemMux.v                     ; yes             ; User Verilog HDL File  ; /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemMux.v        ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |Mips32                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |Mips32             ; Mips32      ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:comb_4"                                                                                                       ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; AluOP ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "AluOP[5..1]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|DataMemMux:comb_13"                                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ReadData  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "ReadData[31..1]" will be connected to GND. ;
; WriteData ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "WriteData[31..1]" have no fanouts                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|DataMemory:comb_12"                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; WriteData ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WriteData[31..1]" will be connected to GND. ;
; DataRead  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataRead[31..1]" have no fanouts                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|PCMux:comb_11"                                                                                                                                                         ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ExtendedImm ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PCOut       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Out         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Out[31..1]" have no fanouts                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|ALU32:comb_10"                                                                                                             ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AluOP ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "AluOP[5..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|Registers:comb_7"                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WriteReg  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WriteData ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WriteData[31..1]" will be connected to GND.                                ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|RtAndRdMux:comb_6"                                                                                                                   ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Rt              ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Rt[31..5]" will be connected to GND. ;
; Rd              ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Rd[31..5]" will be connected to GND. ;
; InstrOut[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|InstructionParser:comb_5"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; InstrIn ; Input  ; Info     ; Explicitly unconnected                                                              ;
; Immj    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3|ProgramCounter:comb_3"                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PcIn ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "PcIn[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProcessUnit:comb_3"                                                                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; OpCode ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "OpCode[5..1]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Aug 15 22:29:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ProcessUnit.v
    Info (12023): Found entity 1: ProcessUnit File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file InstructionParser.v
    Info (12023): Found entity 1: InstructionParser File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionParser.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InstructionMemory.v
    Info (12023): Found entity 1: InstructionMemory File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Registers.v
    Info (12023): Found entity 1: Registers File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DataMemory.v
    Info (12023): Found entity 1: DataMemory File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Mips32.v
    Info (12023): Found entity 1: Mips32 File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU32.v
    Info (12023): Found entity 1: ALU32 File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MuxInput.v
    Info (12023): Found entity 1: MuxInput File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/MuxInput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ControlUnit.v
    Info (12023): Found entity 1: ControlUnit File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RtAndRdMux.v
    Info (12023): Found entity 1: RtAndRdMux File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/RtAndRdMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SignalExtend.v
    Info (12023): Found entity 1: SignalExtend File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/SignalExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Alu32Mux.v
    Info (12023): Found entity 1: Alu32Mux File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Alu32Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PCMux.v
    Info (12023): Found entity 1: PCMux File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/PCMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DataMemMux.v
    Info (12023): Found entity 1: DataMemMux File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemMux.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ProcessUnit.v(147): created implicit net for "DataRead2" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 147
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(75): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 75
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(81): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 81
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(92): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 92
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(99): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 99
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(110): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 110
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(115): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 115
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(122): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 122
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(131): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 131
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(143): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 143
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(152): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 152
Critical Warning (10846): Verilog HDL Instantiation warning at ProcessUnit.v(159): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 159
Critical Warning (10846): Verilog HDL Instantiation warning at Mips32.v(35): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at Mips32.v(51): instance has no name File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v Line: 51
Info (12127): Elaborating entity "Mips32" for the top level hierarchy
Info (12128): Elaborating entity "ProcessUnit" for hierarchy "ProcessUnit:comb_3" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v Line: 35
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProcessUnit:comb_3|ProgramCounter:comb_3" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 75
Warning (10230): Verilog HDL assignment warning at ProgramCounter.v(14): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v Line: 14
Warning (10230): Verilog HDL assignment warning at ProgramCounter.v(17): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v Line: 17
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "ProcessUnit:comb_3|InstructionMemory:comb_4" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 81
Warning (10858): Verilog HDL warning at InstructionMemory.v(7): object mem used but never assigned File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v Line: 7
Info (12128): Elaborating entity "InstructionParser" for hierarchy "ProcessUnit:comb_3|InstructionParser:comb_5" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 92
Info (12128): Elaborating entity "RtAndRdMux" for hierarchy "ProcessUnit:comb_3|RtAndRdMux:comb_6" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 99
Info (12128): Elaborating entity "Registers" for hierarchy "ProcessUnit:comb_3|Registers:comb_7" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 110
Info (12128): Elaborating entity "SignalExtend" for hierarchy "ProcessUnit:comb_3|SignalExtend:comb_8" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 115
Info (12128): Elaborating entity "Alu32Mux" for hierarchy "ProcessUnit:comb_3|Alu32Mux:comb_9" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 122
Info (12128): Elaborating entity "ALU32" for hierarchy "ProcessUnit:comb_3|ALU32:comb_10" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 131
Warning (10230): Verilog HDL assignment warning at ALU32.v(68): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 68
Warning (10230): Verilog HDL assignment warning at ALU32.v(74): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 74
Warning (10230): Verilog HDL assignment warning at ALU32.v(80): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 80
Warning (10230): Verilog HDL assignment warning at ALU32.v(86): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 86
Warning (10230): Verilog HDL assignment warning at ALU32.v(92): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 92
Warning (10230): Verilog HDL assignment warning at ALU32.v(98): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 98
Warning (10230): Verilog HDL assignment warning at ALU32.v(104): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 104
Warning (10230): Verilog HDL assignment warning at ALU32.v(110): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 110
Warning (10230): Verilog HDL assignment warning at ALU32.v(116): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 116
Warning (10230): Verilog HDL assignment warning at ALU32.v(122): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 122
Warning (10230): Verilog HDL assignment warning at ALU32.v(129): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 129
Warning (10230): Verilog HDL assignment warning at ALU32.v(135): truncated value with size 32 to match size of target (1) File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 135
Warning (10272): Verilog HDL Case Statement warning at ALU32.v(113): case item expression covers a value already covered by a previous case item File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v Line: 113
Info (12128): Elaborating entity "PCMux" for hierarchy "ProcessUnit:comb_3|PCMux:comb_11" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 143
Info (12128): Elaborating entity "DataMemory" for hierarchy "ProcessUnit:comb_3|DataMemory:comb_12" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 152
Info (12128): Elaborating entity "DataMemMux" for hierarchy "ProcessUnit:comb_3|DataMemMux:comb_13" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v Line: 159
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:comb_4" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v Line: 51
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(55): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 55
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(72): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 72
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(89): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 89
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(106): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 106
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(123): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 123
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(140): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 140
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(157): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 157
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(174): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 174
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(191): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 191
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(208): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 208
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(225): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 225
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(242): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 242
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(259): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 259
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(276): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 276
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(293): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 293
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(310): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 310
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(327): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 327
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(344): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 344
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(361): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 361
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(378): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 378
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(395): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 395
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(412): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 412
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(429): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 429
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(446): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 446
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(463): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 463
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(480): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 480
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(497): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 497
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(514): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 514
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(531): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 531
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(548): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 548
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(565): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 565
Warning (10199): Verilog HDL Case Statement warning at ControlUnit.v(582): case item expression never matches the case expression File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v Line: 582
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v Line: 3
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Thu Aug 15 22:29:55 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:13


