

================================================================
== Vitis HLS Report for 'lab7_z4'
================================================================
* Date:           Mon Dec 11 15:49:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z4
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.232 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |       33|       33|         3|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     19|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  220|       0|    188|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  220|      23|    243|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   91|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |mul_256s_256s_256_2_1_U1  |mul_256s_256s_256_2_1  |        0|  55|  0|  47|    0|
    |mul_256s_256s_256_2_1_U2  |mul_256s_256s_256_2_1  |        0|  55|  0|  47|    0|
    |mul_256s_256s_256_2_1_U3  |mul_256s_256s_256_2_1  |        0|  55|  0|  47|    0|
    |mul_256s_256s_256_2_1_U4  |mul_256s_256s_256_2_1  |        0|  55|  0|  47|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0| 220|  0| 188|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_286_p2  |         +|   0|  0|  15|           8|           3|
    |ap_condition_183   |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  19|          10|           6|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_88                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_88                           |  8|   0|    8|          0|
    |zext_ln232_reg_336                |  5|   0|   64|         59|
    |zext_ln232_reg_336_pp0_iter1_reg  |  5|   0|   64|         59|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 23|   0|  141|        118|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|a_0_address0       |  out|    5|   ap_memory|           a_0|         array|
|a_0_ce0            |  out|    1|   ap_memory|           a_0|         array|
|a_0_we0            |  out|    1|   ap_memory|           a_0|         array|
|a_0_d0             |  out|  256|   ap_memory|           a_0|         array|
|a_1_address0       |  out|    5|   ap_memory|           a_1|         array|
|a_1_ce0            |  out|    1|   ap_memory|           a_1|         array|
|a_1_we0            |  out|    1|   ap_memory|           a_1|         array|
|a_1_d0             |  out|  256|   ap_memory|           a_1|         array|
|a_2_address0       |  out|    5|   ap_memory|           a_2|         array|
|a_2_ce0            |  out|    1|   ap_memory|           a_2|         array|
|a_2_we0            |  out|    1|   ap_memory|           a_2|         array|
|a_2_d0             |  out|  256|   ap_memory|           a_2|         array|
|a_3_address0       |  out|    5|   ap_memory|           a_3|         array|
|a_3_ce0            |  out|    1|   ap_memory|           a_3|         array|
|a_3_we0            |  out|    1|   ap_memory|           a_3|         array|
|a_3_d0             |  out|  256|   ap_memory|           a_3|         array|
|b_0_address0       |  out|    5|   ap_memory|           b_0|         array|
|b_0_ce0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0             |   in|  256|   ap_memory|           b_0|         array|
|b_1_address0       |  out|    5|   ap_memory|           b_1|         array|
|b_1_ce0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0             |   in|  256|   ap_memory|           b_1|         array|
|b_2_address0       |  out|    5|   ap_memory|           b_2|         array|
|b_2_ce0            |  out|    1|   ap_memory|           b_2|         array|
|b_2_q0             |   in|  256|   ap_memory|           b_2|         array|
|b_3_address0       |  out|    5|   ap_memory|           b_3|         array|
|b_3_ce0            |  out|    1|   ap_memory|           b_3|         array|
|b_3_q0             |   in|  256|   ap_memory|           b_3|         array|
|c_0_address0       |  out|    5|   ap_memory|           c_0|         array|
|c_0_ce0            |  out|    1|   ap_memory|           c_0|         array|
|c_0_q0             |   in|  256|   ap_memory|           c_0|         array|
|c_1_address0       |  out|    5|   ap_memory|           c_1|         array|
|c_1_ce0            |  out|    1|   ap_memory|           c_1|         array|
|c_1_q0             |   in|  256|   ap_memory|           c_1|         array|
|c_2_address0       |  out|    5|   ap_memory|           c_2|         array|
|c_2_ce0            |  out|    1|   ap_memory|           c_2|         array|
|c_2_q0             |   in|  256|   ap_memory|           c_2|         array|
|c_3_address0       |  out|    5|   ap_memory|           c_3|         array|
|c_3_ce0            |  out|    1|   ap_memory|           c_3|         array|
|c_3_q0             |   in|  256|   ap_memory|           c_3|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_1"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a_3"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_0"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b_3"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c_3"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 32 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx5.0.0.063.case.0" [./source/lab7_z4.cpp:8]   --->   Operation 33 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [./source/lab7_z4.cpp:8]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %fpga_resource_hint.arrayidx5.0.0.063.case.0.3, void" [./source/lab7_z4.cpp:8]   --->   Operation 37 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_1, i32 2, i32 6"   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %lshr_ln"   --->   Operation 39 'zext' 'zext_ln232' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i256 %b_0, i64 0, i64 %zext_ln232"   --->   Operation 40 'getelementptr' 'b_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.77ns)   --->   "%lhs = load i5 %b_0_addr"   --->   Operation 41 'load' 'lhs' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i256 %c_0, i64 0, i64 %zext_ln232"   --->   Operation 42 'getelementptr' 'c_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.77ns)   --->   "%rhs = load i5 %c_0_addr"   --->   Operation 43 'load' 'rhs' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i256 %b_1, i64 0, i64 %zext_ln232"   --->   Operation 44 'getelementptr' 'b_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.77ns)   --->   "%lhs_1 = load i5 %b_1_addr"   --->   Operation 45 'load' 'lhs_1' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i256 %c_1, i64 0, i64 %zext_ln232"   --->   Operation 46 'getelementptr' 'c_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.77ns)   --->   "%rhs_1 = load i5 %c_1_addr"   --->   Operation 47 'load' 'rhs_1' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i256 %b_2, i64 0, i64 %zext_ln232"   --->   Operation 48 'getelementptr' 'b_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.77ns)   --->   "%lhs_2 = load i5 %b_2_addr"   --->   Operation 49 'load' 'lhs_2' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i256 %c_2, i64 0, i64 %zext_ln232"   --->   Operation 50 'getelementptr' 'c_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.77ns)   --->   "%rhs_2 = load i5 %c_2_addr"   --->   Operation 51 'load' 'rhs_2' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr i256 %b_3, i64 0, i64 %zext_ln232"   --->   Operation 52 'getelementptr' 'b_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.77ns)   --->   "%lhs_3 = load i5 %b_3_addr"   --->   Operation 53 'load' 'lhs_3' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i256 %c_3, i64 0, i64 %zext_ln232"   --->   Operation 54 'getelementptr' 'c_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.77ns)   --->   "%rhs_3 = load i5 %c_3_addr"   --->   Operation 55 'load' 'rhs_3' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 4" [./source/lab7_z4.cpp:8]   --->   Operation 56 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 8.23>
ST_2 : Operation 58 [1/2] (2.77ns)   --->   "%lhs = load i5 %b_0_addr"   --->   Operation 58 'load' 'lhs' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 59 [1/2] (2.77ns)   --->   "%rhs = load i5 %c_0_addr"   --->   Operation 59 'load' 'rhs' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 60 [2/2] (5.46ns)   --->   "%ret = mul i256 %rhs, i256 %lhs"   --->   Operation 60 'mul' 'ret' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (2.77ns)   --->   "%lhs_1 = load i5 %b_1_addr"   --->   Operation 61 'load' 'lhs_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/2] (2.77ns)   --->   "%rhs_1 = load i5 %c_1_addr"   --->   Operation 62 'load' 'rhs_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 63 [2/2] (5.46ns)   --->   "%ret_1 = mul i256 %rhs_1, i256 %lhs_1"   --->   Operation 63 'mul' 'ret_1' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (2.77ns)   --->   "%lhs_2 = load i5 %b_2_addr"   --->   Operation 64 'load' 'lhs_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/2] (2.77ns)   --->   "%rhs_2 = load i5 %c_2_addr"   --->   Operation 65 'load' 'rhs_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 66 [2/2] (5.46ns)   --->   "%ret_2 = mul i256 %rhs_2, i256 %lhs_2"   --->   Operation 66 'mul' 'ret_2' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (2.77ns)   --->   "%lhs_3 = load i5 %b_3_addr"   --->   Operation 67 'load' 'lhs_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 68 [1/2] (2.77ns)   --->   "%rhs_3 = load i5 %c_3_addr"   --->   Operation 68 'load' 'rhs_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_2 : Operation 69 [2/2] (5.46ns)   --->   "%ret_3 = mul i256 %rhs_3, i256 %lhs_3"   --->   Operation 69 'mul' 'ret_3' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z4.cpp:13]   --->   Operation 97 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.23>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [./source/lab7_z4.cpp:8]   --->   Operation 70 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./source/lab7_z4.cpp:8]   --->   Operation 71 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [./source/lab7_z4.cpp:9]   --->   Operation 72 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (5.46ns)   --->   "%ret = mul i256 %rhs, i256 %lhs"   --->   Operation 73 'mul' 'ret' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret, i64 12, i64 3, i64 1"   --->   Operation 74 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5" [./source/lab7_z4.cpp:10]   --->   Operation 75 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i256 %a_0, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 76 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret, i5 %a_0_addr" [./source/lab7_z4.cpp:11]   --->   Operation 77 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [./source/lab7_z4.cpp:9]   --->   Operation 78 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (5.46ns)   --->   "%ret_1 = mul i256 %rhs_1, i256 %lhs_1"   --->   Operation 79 'mul' 'ret_1' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_1, i64 12, i64 3, i64 1"   --->   Operation 80 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [./source/lab7_z4.cpp:10]   --->   Operation 81 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i256 %a_1, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 82 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret_1, i5 %a_1_addr" [./source/lab7_z4.cpp:11]   --->   Operation 83 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [./source/lab7_z4.cpp:9]   --->   Operation 84 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (5.46ns)   --->   "%ret_2 = mul i256 %rhs_2, i256 %lhs_2"   --->   Operation 85 'mul' 'ret_2' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_2, i64 12, i64 3, i64 1"   --->   Operation 86 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [./source/lab7_z4.cpp:10]   --->   Operation 87 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i256 %a_2, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 88 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret_2, i5 %a_2_addr" [./source/lab7_z4.cpp:11]   --->   Operation 89 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./source/lab7_z4.cpp:9]   --->   Operation 90 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (5.46ns)   --->   "%ret_3 = mul i256 %rhs_3, i256 %lhs_3"   --->   Operation 91 'mul' 'ret_3' <Predicate = true> <Delay = 5.46> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 1> <II = 1> <Delay = 7.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_3, i64 12, i64 3, i64 1"   --->   Operation 92 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [./source/lab7_z4.cpp:10]   --->   Operation 93 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr i256 %a_3, i64 0, i64 %zext_ln232" [./source/lab7_z4.cpp:11]   --->   Operation 94 'getelementptr' 'a_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret_3, i5 %a_3_addr" [./source/lab7_z4.cpp:11]   --->   Operation 95 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx5.0.0.063.case.0"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
store_ln8         (store            ) [ 0000]
br_ln8            (br               ) [ 0000]
i_1               (load             ) [ 0000]
tmp               (bitselect        ) [ 0110]
empty             (speclooptripcount) [ 0000]
br_ln8            (br               ) [ 0000]
lshr_ln           (partselect       ) [ 0000]
zext_ln232        (zext             ) [ 0111]
b_0_addr          (getelementptr    ) [ 0110]
c_0_addr          (getelementptr    ) [ 0110]
b_1_addr          (getelementptr    ) [ 0110]
c_1_addr          (getelementptr    ) [ 0110]
b_2_addr          (getelementptr    ) [ 0110]
c_2_addr          (getelementptr    ) [ 0110]
b_3_addr          (getelementptr    ) [ 0110]
c_3_addr          (getelementptr    ) [ 0110]
add_ln8           (add              ) [ 0000]
store_ln8         (store            ) [ 0000]
lhs               (load             ) [ 0101]
rhs               (load             ) [ 0101]
lhs_1             (load             ) [ 0101]
rhs_1             (load             ) [ 0101]
lhs_2             (load             ) [ 0101]
rhs_2             (load             ) [ 0101]
lhs_3             (load             ) [ 0101]
rhs_3             (load             ) [ 0101]
specpipeline_ln8  (specpipeline     ) [ 0000]
specloopname_ln8  (specloopname     ) [ 0000]
rbegin5           (specregionbegin  ) [ 0000]
ret               (mul              ) [ 0000]
specfucore_ln1539 (specfucore       ) [ 0000]
rend6             (specregionend    ) [ 0000]
a_0_addr          (getelementptr    ) [ 0000]
store_ln11        (store            ) [ 0000]
rbegin3           (specregionbegin  ) [ 0000]
ret_1             (mul              ) [ 0000]
specfucore_ln1539 (specfucore       ) [ 0000]
rend4             (specregionend    ) [ 0000]
a_1_addr          (getelementptr    ) [ 0000]
store_ln11        (store            ) [ 0000]
rbegin1           (specregionbegin  ) [ 0000]
ret_2             (mul              ) [ 0000]
specfucore_ln1539 (specfucore       ) [ 0000]
rend2             (specregionend    ) [ 0000]
a_2_addr          (getelementptr    ) [ 0000]
store_ln11        (store            ) [ 0000]
rbegin            (specregionbegin  ) [ 0000]
ret_3             (mul              ) [ 0000]
specfucore_ln1539 (specfucore       ) [ 0000]
rend              (specregionend    ) [ 0000]
a_3_addr          (getelementptr    ) [ 0000]
store_ln11        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln13          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="256" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="c_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="256" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="b_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="256" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="256" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b_2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="c_2_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="256" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_2_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="b_3_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="256" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_3_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_3/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="c_3_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="256" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_3_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="a_0_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="256" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="2"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln11_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="256" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="a_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="256" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="2"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln11_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="256" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="a_2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="256" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="2"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln11_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="256" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="a_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="256" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="2"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln11_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="256" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln8_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_1_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="lshr_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="4" slack="0"/>
<pin id="269" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln232_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln8_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="256" slack="0"/>
<pin id="299" dir="0" index="1" bw="256" slack="0"/>
<pin id="300" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="256" slack="0"/>
<pin id="306" dir="0" index="1" bw="256" slack="0"/>
<pin id="307" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="256" slack="0"/>
<pin id="313" dir="0" index="1" bw="256" slack="0"/>
<pin id="314" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="256" slack="0"/>
<pin id="320" dir="0" index="1" bw="256" slack="0"/>
<pin id="321" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_3/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="336" class="1005" name="zext_ln232_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="2"/>
<pin id="338" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln232 "/>
</bind>
</comp>

<comp id="344" class="1005" name="b_0_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="c_0_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="b_1_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="c_1_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="b_2_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="c_2_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_2_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="b_3_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="1"/>
<pin id="376" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_3_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="c_3_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_3_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="lhs_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="256" slack="1"/>
<pin id="386" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="389" class="1005" name="rhs_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="256" slack="1"/>
<pin id="391" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="394" class="1005" name="lhs_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="256" slack="1"/>
<pin id="396" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="rhs_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="256" slack="1"/>
<pin id="401" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="lhs_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="256" slack="1"/>
<pin id="406" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="lhs_2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="rhs_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="256" slack="1"/>
<pin id="411" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="lhs_3_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="256" slack="1"/>
<pin id="416" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="lhs_3 "/>
</bind>
</comp>

<comp id="419" class="1005" name="rhs_3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="256" slack="1"/>
<pin id="421" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="rhs_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="58" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="285"><net_src comp="274" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="290"><net_src comp="253" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="297" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="302"><net_src comp="112" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="99" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="304" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="309"><net_src comp="138" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="125" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="311" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="316"><net_src comp="164" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="151" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="318" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="323"><net_src comp="190" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="177" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="88" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="335"><net_src comp="256" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="274" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="347"><net_src comp="92" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="352"><net_src comp="105" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="357"><net_src comp="118" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="362"><net_src comp="131" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="367"><net_src comp="144" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="372"><net_src comp="157" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="377"><net_src comp="170" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="382"><net_src comp="183" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="387"><net_src comp="99" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="392"><net_src comp="112" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="397"><net_src comp="125" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="402"><net_src comp="138" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="407"><net_src comp="151" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="412"><net_src comp="164" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="417"><net_src comp="177" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="422"><net_src comp="190" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="318" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_0 | {3 }
	Port: a_1 | {3 }
	Port: a_2 | {3 }
	Port: a_3 | {3 }
 - Input state : 
	Port: lab7_z4 : b_0 | {1 2 }
	Port: lab7_z4 : b_1 | {1 2 }
	Port: lab7_z4 : b_2 | {1 2 }
	Port: lab7_z4 : b_3 | {1 2 }
	Port: lab7_z4 : c_0 | {1 2 }
	Port: lab7_z4 : c_1 | {1 2 }
	Port: lab7_z4 : c_2 | {1 2 }
	Port: lab7_z4 : c_3 | {1 2 }
  - Chain level:
	State 1
		store_ln8 : 1
		i_1 : 1
		tmp : 2
		br_ln8 : 3
		lshr_ln : 2
		zext_ln232 : 3
		b_0_addr : 4
		lhs : 5
		c_0_addr : 4
		rhs : 5
		b_1_addr : 4
		lhs_1 : 5
		c_1_addr : 4
		rhs_1 : 5
		b_2_addr : 4
		lhs_2 : 5
		c_2_addr : 4
		rhs_2 : 5
		b_3_addr : 4
		lhs_3 : 5
		c_3_addr : 4
		rhs_3 : 5
		add_ln8 : 2
		store_ln8 : 3
	State 2
		ret : 1
		ret_1 : 1
		ret_2 : 1
		ret_3 : 1
	State 3
		specfucore_ln1539 : 1
		rend6 : 1
		store_ln11 : 1
		specfucore_ln1539 : 1
		rend4 : 1
		store_ln11 : 1
		specfucore_ln1539 : 1
		rend2 : 1
		store_ln11 : 1
		specfucore_ln1539 : 1
		rend : 1
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_297    |    55   |    0    |    47   |
|    mul   |     grp_fu_304    |    55   |    0    |    47   |
|          |     grp_fu_311    |    55   |    0    |    47   |
|          |     grp_fu_318    |    55   |    0    |    47   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln8_fu_286  |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_256    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|   lshr_ln_fu_264  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   | zext_ln232_fu_274 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |   220   |    0    |   203   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| b_0_addr_reg_344 |    5   |
| b_1_addr_reg_354 |    5   |
| b_2_addr_reg_364 |    5   |
| b_3_addr_reg_374 |    5   |
| c_0_addr_reg_349 |    5   |
| c_1_addr_reg_359 |    5   |
| c_2_addr_reg_369 |    5   |
| c_3_addr_reg_379 |    5   |
|     i_reg_325    |    8   |
|   lhs_1_reg_394  |   256  |
|   lhs_2_reg_404  |   256  |
|   lhs_3_reg_414  |   256  |
|    lhs_reg_384   |   256  |
|   rhs_1_reg_399  |   256  |
|   rhs_2_reg_409  |   256  |
|   rhs_3_reg_419  |   256  |
|    rhs_reg_389   |   256  |
|    tmp_reg_332   |    1   |
|zext_ln232_reg_336|   64   |
+------------------+--------+
|       Total      |  2161  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_125 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_138 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_297    |  p0  |   2  |  256 |   512  ||    9    |
|     grp_fu_297    |  p1  |   2  |  256 |   512  ||    9    |
|     grp_fu_304    |  p0  |   2  |  256 |   512  ||    9    |
|     grp_fu_304    |  p1  |   2  |  256 |   512  ||    9    |
|     grp_fu_311    |  p0  |   2  |  256 |   512  ||    9    |
|     grp_fu_311    |  p1  |   2  |  256 |   512  ||    9    |
|     grp_fu_318    |  p0  |   2  |  256 |   512  ||    9    |
|     grp_fu_318    |  p1  |   2  |  256 |   512  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  4176  ||  21.184 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   220  |    -   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   144  |
|  Register |    -   |    -   |  2161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   220  |   21   |  2161  |   347  |
+-----------+--------+--------+--------+--------+
