{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631653695601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631653695601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 18:08:15 2021 " "Processing started: Tue Sep 14 18:08:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631653695601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653695601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula3 -c Aula2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula3 -c Aula2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653695601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631653695973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula2-arquitetura " "Found design unit 1: Aula2-arquitetura" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula2 " "Found entity 1: Aula2" {  } { { "Aula2.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702774 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702775 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702775 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702777 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702779 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702780 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arquitetura " "Found design unit 1: Decodificador-arquitetura" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Decodificador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_name " "Found design unit 1: PC-arch_name" {  } { { "PC.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702784 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDADOS-rtl " "Found design unit 1: memoriaDADOS-rtl" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702785 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDADOS " "Found entity 1: memoriaDADOS" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-arch_name " "Found design unit 1: logicaDesvio-arch_name" {  } { { "logicaDesvio.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/logicaDesvio.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702787 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/logicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702788 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702790 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenericobit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenericobit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenericoBit-comportamento " "Found design unit 1: registradorGenericoBit-comportamento" {  } { { "registradorGenericoBit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/registradorGenericoBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702792 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenericoBit " "Found entity 1: registradorGenericoBit" {  } { { "registradorGenericoBit.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/registradorGenericoBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula7-arch_name " "Found design unit 1: Aula7-arch_name" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702794 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula7 " "Found entity 1: Aula7" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador3x8-arquitetura " "Found design unit 1: Decodificador3x8-arquitetura" {  } { { "Decodificador3x8.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Decodificador3x8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador3x8 " "Found entity 1: Decodificador3x8" {  } { { "Decodificador3x8.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Decodificador3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702797 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631653702797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653702797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula7 " "Elaborating entity \"Aula7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631653702831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aula2 Aula2:CPU " "Elaborating entity \"Aula2\" for hierarchy \"Aula2:CPU\"" {  } { { "Aula7.vhd" "CPU" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Aula2:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Aula2:CPU\|muxGenerico2x1:MUX1\"" {  } { { "Aula2.vhd" "MUX1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Aula2:CPU\|muxGenerico4x1:MUXPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Aula2:CPU\|muxGenerico4x1:MUXPC\"" {  } { { "Aula2.vhd" "MUXPC" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Aula2:CPU\|registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"Aula2:CPU\|registradorGenerico:REG1\"" {  } { { "Aula2.vhd" "REG1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Aula2:CPU\|registradorGenerico:REGRET " "Elaborating entity \"registradorGenerico\" for hierarchy \"Aula2:CPU\|registradorGenerico:REGRET\"" {  } { { "Aula2.vhd" "REGRET" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenericoBit Aula2:CPU\|registradorGenericoBit:REGIGUAL " "Elaborating entity \"registradorGenericoBit\" for hierarchy \"Aula2:CPU\|registradorGenericoBit:REGIGUAL\"" {  } { { "Aula2.vhd" "REGIGUAL" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Aula2:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"Aula2:CPU\|ULASomaSub:ULA1\"" {  } { { "Aula2.vhd" "ULA1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Aula2:CPU\|Decodificador:DECODER1 " "Elaborating entity \"Decodificador\" for hierarchy \"Aula2:CPU\|Decodificador:DECODER1\"" {  } { { "Aula2.vhd" "DECODER1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOP Decodificador.vhd(28) " "Verilog HDL or VHDL warning at Decodificador.vhd(28): object \"NOP\" assigned a value but never read" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Decodificador.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631653702851 "|Aula2|Decodificador:DECODER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Aula2:CPU\|PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"Aula2:CPU\|PC:PC1\"" {  } { { "Aula2.vhd" "PC1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico Aula2:CPU\|somadorGenerico:SOMPC " "Elaborating entity \"somadorGenerico\" for hierarchy \"Aula2:CPU\|somadorGenerico:SOMPC\"" {  } { { "Aula2.vhd" "SOMPC" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Aula2:CPU\|logicaDesvio:DESVIO " "Elaborating entity \"logicaDesvio\" for hierarchy \"Aula2:CPU\|logicaDesvio:DESVIO\"" {  } { { "Aula2.vhd" "DESVIO" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula2.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISPLAY_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISPLAY_HEX0\"" {  } { { "Aula7.vhd" "DISPLAY_HEX0" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDADOS memoriaDADOS:RAM1 " "Elaborating entity \"memoriaDADOS\" for hierarchy \"memoriaDADOS:RAM1\"" {  } { { "Aula7.vhd" "RAM1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula7.vhd" "ROM1" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador3x8 Decodificador3x8:SELMEM " "Elaborating entity \"Decodificador3x8\" for hierarchy \"Decodificador3x8:SELMEM\"" {  } { { "Aula7.vhd" "SELMEM" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGHEX0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGHEX0\"" {  } { { "Aula7.vhd" "REGHEX0" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653702869 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDADOS:RAM1\|ram " "RAM logic \"memoriaDADOS:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaDADOS.vhd" "ram" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1631653703107 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1631653703107 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[0\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[1\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[2\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[3\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[4\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[5\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[6\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDADOS:RAM1\|dado_out\[7\] " "Converted tri-state buffer \"memoriaDADOS:RAM1\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaDADOS.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/memoriaDADOS.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1631653703112 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1631653703112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631653703476 "|Aula7|LED9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631653703476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631653703537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "388 " "388 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1631653703763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631653703882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631653703882 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631653703934 "|Aula7|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631653703934 "|Aula7|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631653703934 "|Aula7|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631653703934 "|Aula7|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula7.vhd" "" { Text "E:/designcomputadoressetup/desComp/Aula8_hex/Aula7.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1631653703934 "|Aula7|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1631653703934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631653703935 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631653703935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631653703935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631653703935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631653703954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 18:08:23 2021 " "Processing ended: Tue Sep 14 18:08:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631653703954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631653703954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631653703954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631653703954 ""}
