Protel Design System Design Rule Check
PCB File : F:\ELECTRONIC\sherkat\stm32ret6\pcb\WireTest\wireTest.PcbDoc
Date     : 4/23/2025
Time     : 12:24:33 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.25mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.254mm) Between Pad 72-2(94.894mm,148.824mm) on Bottom Layer And Pad buzzer2-2(96.749mm,149.555mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.254mm) Between Pad 72-1(94.894mm,152.724mm) on Bottom Layer And Pad buzzer2-1(96.749mm,152.095mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad 51-2(118.974mm,104.746mm) on Bottom Layer And Pad P3-2(117.018mm,104.724mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad 51-1(118.974mm,107.446mm) on Bottom Layer And Pad P3-1(117.018mm,107.264mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad 62-2(107.522mm,123.393mm) on Bottom Layer And Pad Y1-1(109.931mm,123.52mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Pad 58-2(107.624mm,128.549mm) on Bottom Layer And Pad Y1-2(109.931mm,128.6mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.254mm) Between Pad 1-1(110.312mm,94.644mm) on Bottom Layer And Pad 2-1(108.356mm,95.095mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.028mm < 0.254mm) Between Pad 1-2(110.312mm,91.944mm) on Bottom Layer And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.028mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad 10-2(148.561mm,99.111mm) on Bottom Layer And Pad C1-1(148.209mm,97.13mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad 10-1(151.261mm,99.111mm) on Bottom Layer And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Via (76.327mm,177.038mm) from Top Layer to Bottom Layer And Pad 36-1(75.393mm,175.26mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Pad BC16-1(142.062mm,115.367mm) on Top Layer And Pad 64-1(142.418mm,113.481mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Via (93.675mm,171.856mm) from Top Layer to Bottom Layer And Pad D1-2(92.261mm,171.577mm) on Top Layer [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Via (113.944mm,152.197mm) from Top Layer to Bottom Layer And Pad BC13-2(112.786mm,152.901mm) on Top Layer [Top Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-2(119.4mm,127.989mm) on Top Layer And Pad U3-1(119.4mm,128.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-3(119.4mm,127.489mm) on Top Layer And Pad U3-2(119.4mm,127.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-4(119.4mm,126.989mm) on Top Layer And Pad U3-3(119.4mm,127.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-5(119.4mm,126.489mm) on Top Layer And Pad U3-4(119.4mm,126.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-6(119.4mm,125.989mm) on Top Layer And Pad U3-5(119.4mm,126.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-7(119.4mm,125.489mm) on Top Layer And Pad U3-6(119.4mm,125.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-8(119.4mm,124.989mm) on Top Layer And Pad U3-7(119.4mm,125.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-9(119.4mm,124.489mm) on Top Layer And Pad U3-8(119.4mm,124.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-10(119.4mm,123.989mm) on Top Layer And Pad U3-9(119.4mm,124.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-11(119.4mm,123.489mm) on Top Layer And Pad U3-10(119.4mm,123.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-12(119.4mm,122.989mm) on Top Layer And Pad U3-11(119.4mm,123.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-13(119.4mm,122.489mm) on Top Layer And Pad U3-12(119.4mm,122.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-14(119.4mm,121.989mm) on Top Layer And Pad U3-13(119.4mm,122.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-15(119.4mm,121.489mm) on Top Layer And Pad U3-14(119.4mm,121.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-16(119.4mm,120.989mm) on Top Layer And Pad U3-15(119.4mm,121.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-18(121.82mm,119.069mm) on Top Layer And Pad U3-17(121.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-19(122.32mm,119.069mm) on Top Layer And Pad U3-18(121.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-20(122.82mm,119.069mm) on Top Layer And Pad U3-19(122.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-21(123.32mm,119.069mm) on Top Layer And Pad U3-20(122.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-22(123.82mm,119.069mm) on Top Layer And Pad U3-21(123.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-23(124.32mm,119.069mm) on Top Layer And Pad U3-22(123.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-24(124.82mm,119.069mm) on Top Layer And Pad U3-23(124.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-25(125.32mm,119.069mm) on Top Layer And Pad U3-24(124.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-26(125.82mm,119.069mm) on Top Layer And Pad U3-25(125.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-27(126.32mm,119.069mm) on Top Layer And Pad U3-26(125.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-28(126.82mm,119.069mm) on Top Layer And Pad U3-27(126.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-29(127.32mm,119.069mm) on Top Layer And Pad U3-28(126.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-30(127.82mm,119.069mm) on Top Layer And Pad U3-29(127.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-31(128.32mm,119.069mm) on Top Layer And Pad U3-30(127.82mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Via (129.241mm,119.069mm) from Top Layer to Bottom Layer And Pad U3-31(128.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-32(128.82mm,119.069mm) on Top Layer And Pad U3-31(128.32mm,119.069mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-34(130.74mm,121.489mm) on Top Layer And Pad U3-33(130.74mm,120.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-35(130.74mm,121.989mm) on Top Layer And Pad U3-34(130.74mm,121.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-36(130.74mm,122.489mm) on Top Layer And Pad U3-35(130.74mm,121.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-37(130.74mm,122.989mm) on Top Layer And Pad U3-36(130.74mm,122.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-38(130.74mm,123.489mm) on Top Layer And Pad U3-37(130.74mm,122.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-39(130.74mm,123.989mm) on Top Layer And Pad U3-38(130.74mm,123.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-40(130.74mm,124.489mm) on Top Layer And Pad U3-39(130.74mm,123.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-41(130.74mm,124.989mm) on Top Layer And Pad U3-40(130.74mm,124.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-42(130.74mm,125.489mm) on Top Layer And Pad U3-41(130.74mm,124.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-43(130.74mm,125.989mm) on Top Layer And Pad U3-42(130.74mm,125.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-44(130.74mm,126.489mm) on Top Layer And Pad U3-43(130.74mm,125.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-45(130.74mm,126.989mm) on Top Layer And Pad U3-44(130.74mm,126.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-46(130.74mm,127.489mm) on Top Layer And Pad U3-45(130.74mm,126.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-47(130.74mm,127.989mm) on Top Layer And Pad U3-46(130.74mm,127.489mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-48(130.74mm,128.489mm) on Top Layer And Pad U3-47(130.74mm,127.989mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-63(121.82mm,130.409mm) on Top Layer And Pad U3-64(121.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-62(122.32mm,130.409mm) on Top Layer And Pad U3-63(121.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-61(122.82mm,130.409mm) on Top Layer And Pad U3-62(122.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-60(123.32mm,130.409mm) on Top Layer And Pad U3-61(122.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-59(123.82mm,130.409mm) on Top Layer And Pad U3-60(123.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-58(124.32mm,130.409mm) on Top Layer And Pad U3-59(123.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-57(124.82mm,130.409mm) on Top Layer And Pad U3-58(124.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-56(125.32mm,130.409mm) on Top Layer And Pad U3-57(124.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-55(125.82mm,130.409mm) on Top Layer And Pad U3-56(125.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-54(126.32mm,130.409mm) on Top Layer And Pad U3-55(125.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-53(126.82mm,130.409mm) on Top Layer And Pad U3-54(126.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-52(127.32mm,130.409mm) on Top Layer And Pad U3-53(126.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-51(127.82mm,130.409mm) on Top Layer And Pad U3-52(127.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-50(128.32mm,130.409mm) on Top Layer And Pad U3-51(127.82mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U3-49(128.82mm,130.409mm) on Top Layer And Pad U3-50(128.32mm,130.409mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
Rule Violations :75

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (111.179mm,145.406mm) on Top Overlay And Pad 48-1(111.43mm,144.19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (115.997mm,92.281mm) on Top Overlay And Pad 3-2(116.815mm,90.373mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (115.937mm,94.672mm) on Top Overlay And Pad 3-1(116.688mm,96.444mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (118.142mm,95.326mm) on Top Overlay And Pad 3-1(116.688mm,96.444mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (117.971mm,91.738mm) on Top Overlay And Pad 3-2(116.815mm,90.373mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (70.92mm,179.866mm) on Bottom Overlay And Pad 43-1(69.901mm,179.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "10k" (83.185mm,180.188mm) on Bottom Overlay And Pad Q1-2(80.239mm,180.975mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "10k" (83.185mm,180.188mm) on Bottom Overlay And Pad Q1-3(82.779mm,180.975mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Track (95.91mm,147.853mm)(95.91mm,149.314mm) on Bottom Overlay And Pad buzzer2-2(96.749mm,149.555mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Track (95.91mm,152.235mm)(95.91mm,153.695mm) on Bottom Overlay And Pad buzzer2-1(96.749mm,152.095mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Text "P7" (148.057mm,127.178mm) on Top Overlay And Pad led1-1(151.714mm,128.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "66" (152.781mm,125.959mm) on Bottom Overlay And Pad led1-1(151.714mm,128.346mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "P7" (148.057mm,127.178mm) on Top Overlay And Pad led1-2(149.174mm,128.346mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Text "P8" (154.28mm,127.305mm) on Top Overlay And Pad led2-1(157.836mm,128.473mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "67" (158.725mm,126.263mm) on Bottom Overlay And Pad led2-1(157.836mm,128.473mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "P8" (154.28mm,127.305mm) on Top Overlay And Pad led2-2(155.296mm,128.473mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Text "67" (158.725mm,126.263mm) on Bottom Overlay And Pad led2-2(155.296mm,128.473mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (147.879mm,88.367mm)(147.879mm,90.907mm) on Top Overlay And Pad Inbutton1-1(148.768mm,89.637mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (147.879mm,88.367mm)(152.959mm,88.367mm) on Top Overlay And Pad Inbutton1-1(148.768mm,89.637mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (147.879mm,90.907mm)(152.959mm,90.907mm) on Top Overlay And Pad Inbutton1-1(148.768mm,89.637mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (152.959mm,88.367mm)(152.959mm,90.907mm) on Top Overlay And Pad Inbutton1-2(152.349mm,89.586mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (147.879mm,88.367mm)(152.959mm,88.367mm) on Top Overlay And Pad Inbutton1-2(152.349mm,89.586mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (147.879mm,90.907mm)(152.959mm,90.907mm) on Top Overlay And Pad Inbutton1-2(152.349mm,89.586mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Track (118.085mm,103.81mm)(118.085mm,104.953mm) on Bottom Overlay And Pad P3-2(117.018mm,104.724mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (118.085mm,107.239mm)(118.085mm,108.382mm) on Bottom Overlay And Pad P3-1(117.018mm,107.264mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-3(92.989mm,121.209mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-10(92.989mm,138.989mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-9(92.989mm,136.449mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-8(92.989mm,133.909mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-7(92.989mm,131.369mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-6(92.989mm,128.829mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-5(92.989mm,126.289mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-4(92.989mm,123.749mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-2(92.989mm,118.669mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (94.259mm,114.046mm)(94.259mm,140.995mm) on Top Overlay And Pad P1-1(92.989mm,116.129mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (78.74mm,102.489mm)(78.74mm,112.649mm) on Top Overlay And Pad P2-4(80.01mm,111.379mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (81.28mm,102.489mm)(81.28mm,112.649mm) on Top Overlay And Pad P2-4(80.01mm,111.379mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (78.74mm,102.489mm)(78.74mm,112.649mm) on Top Overlay And Pad P2-3(80.01mm,108.839mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (81.28mm,102.489mm)(81.28mm,112.649mm) on Top Overlay And Pad P2-3(80.01mm,108.839mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (78.74mm,102.489mm)(78.74mm,112.649mm) on Top Overlay And Pad P2-2(80.01mm,106.299mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (81.28mm,102.489mm)(81.28mm,112.649mm) on Top Overlay And Pad P2-2(80.01mm,106.299mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (78.74mm,102.489mm)(78.74mm,112.649mm) on Top Overlay And Pad P2-1(80.01mm,103.759mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (81.28mm,102.489mm)(81.28mm,112.649mm) on Top Overlay And Pad P2-1(80.01mm,103.759mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Track (108.458mm,122.504mm)(108.458mm,124.282mm) on Bottom Overlay And Pad Y1-1(109.931mm,123.52mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Track (108.56mm,127.66mm)(108.56mm,129.438mm) on Bottom Overlay And Pad Y1-2(109.931mm,128.6mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (109.423mm,94.437mm)(109.423mm,95.58mm) on Bottom Overlay And Pad 2-1(108.356mm,95.095mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (109.423mm,95.58mm)(111.201mm,95.58mm) on Bottom Overlay And Pad 2-1(108.356mm,95.095mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (106.356mm,89.845mm)(107.456mm,90.945mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (108.081mm,92.57mm)(108.856mm,93.345mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (105.756mm,90.245mm)(107.356mm,91.845mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (107.056mm,89.545mm)(108.056mm,90.545mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (108.981mm,92.47mm)(109.856mm,93.345mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (109.406mm,91.895mm)(110.856mm,93.345mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (107.856mm,89.345mm)(111.856mm,93.345mm) on Top Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Track (109.423mm,91.008mm)(109.423mm,92.151mm) on Bottom Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Track (109.423mm,91.008mm)(111.201mm,91.008mm) on Bottom Overlay And Pad 2-2(108.356mm,91.595mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (90.013mm,89.52mm)(91.013mm,90.52mm) on Top Overlay And Pad 4-2(91.313mm,91.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (91.938mm,92.445mm)(92.813mm,93.32mm) on Top Overlay And Pad 4-2(91.313mm,91.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (92.363mm,91.87mm)(93.813mm,93.32mm) on Top Overlay And Pad 4-2(91.313mm,91.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (91.038mm,92.545mm)(91.813mm,93.32mm) on Top Overlay And Pad 4-2(91.313mm,91.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Track (88.713mm,90.22mm)(90.313mm,91.82mm) on Top Overlay And Pad 4-2(91.313mm,91.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (89.313mm,89.82mm)(90.413mm,90.92mm) on Top Overlay And Pad 4-2(91.313mm,91.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (67.691mm,211.404mm)(67.691mm,213.944mm) on Top Overlay And Pad pinIN1-1(67.818mm,212.674mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (62.611mm,213.944mm)(67.691mm,213.944mm) on Top Overlay And Pad pinIN1-1(67.818mm,212.674mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (62.611mm,211.404mm)(67.691mm,211.404mm) on Top Overlay And Pad pinIN1-1(67.818mm,212.674mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (62.611mm,211.404mm)(62.611mm,213.944mm) on Top Overlay And Pad pinIN1-2(62.56mm,212.674mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (62.611mm,213.944mm)(67.691mm,213.944mm) on Top Overlay And Pad pinIN1-2(62.56mm,212.674mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (62.611mm,211.404mm)(67.691mm,211.404mm) on Top Overlay And Pad pinIN1-2(62.56mm,212.674mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (101.878mm,189.682mm)(101.878mm,205.182mm) on Top Overlay And Pad rele4-2(103.378mm,203.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Text "NC" (103.604mm,200.402mm) on Top Overlay And Pad rele4-2(103.378mm,203.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (101.878mm,205.182mm)(114.828mm,205.182mm) on Top Overlay And Pad rele4-2(103.378mm,203.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (101.878mm,189.682mm)(101.878mm,205.182mm) on Top Overlay And Pad rele4-4(103.378mm,193.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (114.828mm,189.682mm)(114.828mm,205.182mm) on Top Overlay And Pad rele4-3(113.278mm,203.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (101.878mm,205.182mm)(114.828mm,205.182mm) on Top Overlay And Pad rele4-3(113.278mm,203.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.828mm,189.682mm)(114.828mm,205.182mm) on Top Overlay And Pad rele4-5(113.278mm,193.632mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (101.878mm,189.682mm)(114.828mm,189.682mm) on Top Overlay And Pad rele4-1(108.328mm,191.182mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D6" (110.767mm,190.094mm) on Bottom Overlay And Pad rele4-1(108.328mm,191.182mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (87.86mm,189.686mm)(87.86mm,205.186mm) on Top Overlay And Pad rele3-2(89.36mm,203.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Text "NC" (89.586mm,200.406mm) on Top Overlay And Pad rele3-2(89.36mm,203.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (87.86mm,205.186mm)(100.81mm,205.186mm) on Top Overlay And Pad rele3-2(89.36mm,203.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (87.86mm,189.686mm)(87.86mm,205.186mm) on Top Overlay And Pad rele3-4(89.36mm,193.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (100.81mm,189.686mm)(100.81mm,205.186mm) on Top Overlay And Pad rele3-3(99.26mm,203.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (87.86mm,205.186mm)(100.81mm,205.186mm) on Top Overlay And Pad rele3-3(99.26mm,203.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.81mm,189.686mm)(100.81mm,205.186mm) on Top Overlay And Pad rele3-5(99.26mm,193.636mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (87.86mm,189.686mm)(100.81mm,189.686mm) on Top Overlay And Pad rele3-1(94.31mm,191.186mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (73.963mm,189.928mm)(73.963mm,205.428mm) on Top Overlay And Pad rele2-2(75.463mm,203.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Text "NC" (75.689mm,200.648mm) on Top Overlay And Pad rele2-2(75.463mm,203.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (73.963mm,205.428mm)(86.913mm,205.428mm) on Top Overlay And Pad rele2-2(75.463mm,203.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (73.963mm,189.928mm)(73.963mm,205.428mm) on Top Overlay And Pad rele2-4(75.463mm,193.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (86.913mm,189.928mm)(86.913mm,205.428mm) on Top Overlay And Pad rele2-3(85.363mm,203.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (73.963mm,205.428mm)(86.913mm,205.428mm) on Top Overlay And Pad rele2-3(85.363mm,203.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (86.913mm,189.928mm)(86.913mm,205.428mm) on Top Overlay And Pad rele2-5(85.363mm,193.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (73.963mm,189.928mm)(86.913mm,189.928mm) on Top Overlay And Pad rele2-1(80.413mm,191.428mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D5" (82.98mm,190.373mm) on Bottom Overlay And Pad rele2-1(80.413mm,191.428mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Track (60.12mm,189.954mm)(60.12mm,205.454mm) on Top Overlay And Pad rele1-2(61.62mm,203.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Text "NC" (61.846mm,200.674mm) on Top Overlay And Pad rele1-2(61.62mm,203.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (60.12mm,205.454mm)(73.07mm,205.454mm) on Top Overlay And Pad rele1-2(61.62mm,203.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (60.12mm,189.954mm)(60.12mm,205.454mm) on Top Overlay And Pad rele1-4(61.62mm,193.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (73.07mm,189.954mm)(73.07mm,205.454mm) on Top Overlay And Pad rele1-3(71.52mm,203.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Track (60.12mm,205.454mm)(73.07mm,205.454mm) on Top Overlay And Pad rele1-3(71.52mm,203.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (73.07mm,189.954mm)(73.07mm,205.454mm) on Top Overlay And Pad rele1-5(71.52mm,193.904mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Track (60.12mm,189.954mm)(73.07mm,189.954mm) on Top Overlay And Pad rele1-1(66.57mm,191.454mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (126.793mm,190.738mm)(126.793mm,210.978mm) on Top Overlay And Pad rele5-1(125.603mm,192.058mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (126.793mm,190.738mm)(126.793mm,210.978mm) on Top Overlay And Pad rele5-4(125.603mm,199.678mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (126.793mm,190.738mm)(126.793mm,210.978mm) on Top Overlay And Pad rele5-6(125.603mm,204.758mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (126.793mm,190.738mm)(126.793mm,210.978mm) on Top Overlay And Pad rele5-8(125.603mm,209.838mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (116.793mm,210.978mm)(126.793mm,210.978mm) on Top Overlay And Pad rele5-8(125.603mm,209.838mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (116.793mm,190.738mm)(116.793mm,210.978mm) on Top Overlay And Pad rele5-9(117.983mm,209.838mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (116.793mm,210.978mm)(126.793mm,210.978mm) on Top Overlay And Pad rele5-9(117.983mm,209.838mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (116.793mm,190.738mm)(116.793mm,210.978mm) on Top Overlay And Pad rele5-11(117.983mm,204.758mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (116.793mm,190.738mm)(116.793mm,210.978mm) on Top Overlay And Pad rele5-13(117.983mm,199.678mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (116.793mm,190.738mm)(116.793mm,210.978mm) on Top Overlay And Pad rele5-16(117.983mm,192.058mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (139.239mm,190.865mm)(139.239mm,211.105mm) on Top Overlay And Pad rele6-1(138.049mm,192.185mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (139.239mm,190.865mm)(139.239mm,211.105mm) on Top Overlay And Pad rele6-4(138.049mm,199.805mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (139.239mm,190.865mm)(139.239mm,211.105mm) on Top Overlay And Pad rele6-6(138.049mm,204.885mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (139.239mm,190.865mm)(139.239mm,211.105mm) on Top Overlay And Pad rele6-8(138.049mm,209.965mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (129.239mm,211.105mm)(139.239mm,211.105mm) on Top Overlay And Pad rele6-8(138.049mm,209.965mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (129.239mm,190.865mm)(129.239mm,211.105mm) on Top Overlay And Pad rele6-9(130.429mm,209.965mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (129.239mm,211.105mm)(139.239mm,211.105mm) on Top Overlay And Pad rele6-9(130.429mm,209.965mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (129.239mm,190.865mm)(129.239mm,211.105mm) on Top Overlay And Pad rele6-11(130.429mm,204.885mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (129.239mm,190.865mm)(129.239mm,211.105mm) on Top Overlay And Pad rele6-13(130.429mm,199.805mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (129.239mm,190.865mm)(129.239mm,211.105mm) on Top Overlay And Pad rele6-16(130.429mm,192.185mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (151.431mm,190.882mm)(151.431mm,211.122mm) on Top Overlay And Pad rele7-1(150.241mm,192.202mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (151.431mm,190.882mm)(151.431mm,211.122mm) on Top Overlay And Pad rele7-4(150.241mm,199.822mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (151.431mm,190.882mm)(151.431mm,211.122mm) on Top Overlay And Pad rele7-6(150.241mm,204.902mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (151.431mm,190.882mm)(151.431mm,211.122mm) on Top Overlay And Pad rele7-8(150.241mm,209.982mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (141.431mm,211.122mm)(151.431mm,211.122mm) on Top Overlay And Pad rele7-8(150.241mm,209.982mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (141.431mm,190.882mm)(141.431mm,211.122mm) on Top Overlay And Pad rele7-9(142.621mm,209.982mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (141.431mm,211.122mm)(151.431mm,211.122mm) on Top Overlay And Pad rele7-9(142.621mm,209.982mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (141.431mm,190.882mm)(141.431mm,211.122mm) on Top Overlay And Pad rele7-11(142.621mm,204.902mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (141.431mm,190.882mm)(141.431mm,211.122mm) on Top Overlay And Pad rele7-13(142.621mm,199.822mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (141.431mm,190.882mm)(141.431mm,211.122mm) on Top Overlay And Pad rele7-16(142.621mm,192.202mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (163.877mm,190.755mm)(163.877mm,210.995mm) on Top Overlay And Pad rele8-1(162.687mm,192.075mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (163.877mm,190.755mm)(163.877mm,210.995mm) on Top Overlay And Pad rele8-4(162.687mm,199.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (163.877mm,190.755mm)(163.877mm,210.995mm) on Top Overlay And Pad rele8-6(162.687mm,204.775mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (163.877mm,190.755mm)(163.877mm,210.995mm) on Top Overlay And Pad rele8-8(162.687mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (153.877mm,210.995mm)(163.877mm,210.995mm) on Top Overlay And Pad rele8-8(162.687mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (153.877mm,190.755mm)(153.877mm,210.995mm) on Top Overlay And Pad rele8-9(155.067mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (153.877mm,210.995mm)(163.877mm,210.995mm) on Top Overlay And Pad rele8-9(155.067mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (153.877mm,190.755mm)(153.877mm,210.995mm) on Top Overlay And Pad rele8-11(155.067mm,204.775mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (153.877mm,190.755mm)(153.877mm,210.995mm) on Top Overlay And Pad rele8-13(155.067mm,199.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (153.877mm,190.755mm)(153.877mm,210.995mm) on Top Overlay And Pad rele8-16(155.067mm,192.075mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D10" (160.045mm,191.211mm) on Bottom Overlay And Pad rele8-16(155.067mm,192.075mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (176.196mm,190.755mm)(176.196mm,210.995mm) on Top Overlay And Pad rele9-1(175.006mm,192.075mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (176.196mm,190.755mm)(176.196mm,210.995mm) on Top Overlay And Pad rele9-4(175.006mm,199.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (176.196mm,190.755mm)(176.196mm,210.995mm) on Top Overlay And Pad rele9-6(175.006mm,204.775mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (176.196mm,190.755mm)(176.196mm,210.995mm) on Top Overlay And Pad rele9-8(175.006mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (166.196mm,210.995mm)(176.196mm,210.995mm) on Top Overlay And Pad rele9-8(175.006mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (166.196mm,190.755mm)(166.196mm,210.995mm) on Top Overlay And Pad rele9-9(167.386mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (166.196mm,210.995mm)(176.196mm,210.995mm) on Top Overlay And Pad rele9-9(167.386mm,209.855mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (166.196mm,190.755mm)(166.196mm,210.995mm) on Top Overlay And Pad rele9-11(167.386mm,204.775mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (166.196mm,190.755mm)(166.196mm,210.995mm) on Top Overlay And Pad rele9-13(167.386mm,199.695mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (166.196mm,190.755mm)(166.196mm,210.995mm) on Top Overlay And Pad rele9-16(167.386mm,192.075mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "led2" (154.178mm,130.607mm) on Top Overlay And Pad P6-3(157.201mm,131.851mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "P6" (156.083mm,139.065mm) on Top Overlay And Pad P5-1(156.667mm,141.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (133.073mm,167.48mm)(133.848mm,166.705mm) on Top Overlay And Pad 45-2(134.823mm,166.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (133.073mm,168.48mm)(133.948mm,167.605mm) on Top Overlay And Pad 45-2(134.823mm,166.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Track (135.473mm,166.08mm)(136.573mm,164.98mm) on Top Overlay And Pad 45-2(134.823mm,166.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Track (134.573mm,165.98mm)(136.173mm,164.38mm) on Top Overlay And Pad 45-2(134.823mm,166.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (135.873mm,166.68mm)(136.873mm,165.68mm) on Top Overlay And Pad 45-2(134.823mm,166.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (133.073mm,169.48mm)(134.523mm,168.03mm) on Top Overlay And Pad 45-2(134.823mm,166.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "40" (125.095mm,151.587mm) on Bottom Overlay And Pad U2-6(122.911mm,153.668mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "46" (116.002mm,144.729mm) on Top Overlay And Pad U2-1(117.831mm,145.798mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "35" (127.203mm,144.12mm) on Bottom Overlay And Pad U2-4(125.451mm,145.798mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Text "BC11" (131.191mm,145.44mm) on Bottom Overlay And Pad U2-4(125.451mm,145.798mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D13" (132.436mm,145.72mm) on Top Overlay And Pad rele11-1(134.725mm,146.877mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (128.275mm,145.377mm)(141.225mm,145.377mm) on Top Overlay And Pad rele11-1(134.725mm,146.877mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (128.275mm,145.377mm)(128.275mm,160.877mm) on Top Overlay And Pad rele11-4(129.775mm,149.327mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (128.275mm,145.377mm)(128.275mm,160.877mm) on Top Overlay And Pad rele11-2(129.775mm,159.327mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (140.716mm,95.634mm)(145.161mm,95.634mm) on Top Overlay And Pad Din1-2(142.9mm,95.479mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (142.638mm,94.524mm) (143.213mm,97.318mm) on Top Overlay And Pad Din1-2(142.9mm,95.479mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (140.716mm,89.002mm)(145.161mm,89.002mm) on Top Overlay And Pad Din1-1(142.951mm,89.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Text "Din" (140.792mm,86.512mm) on Top Overlay And Pad Din1-1(142.951mm,89.408mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Track (147.625mm,98.222mm)(147.625mm,100mm) on Bottom Overlay And Pad C1-1(148.209mm,97.13mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Track (147.625mm,98.222mm)(148.768mm,98.222mm) on Bottom Overlay And Pad C1-1(148.209mm,97.13mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "100NL" (152.07mm,95.809mm) on Bottom Overlay And Pad C1-1(148.209mm,97.13mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (152.759mm,96.83mm)(153.759mm,95.83mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Track (149.959mm,98.63mm)(150.834mm,97.755mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Track (152.359mm,96.23mm)(153.459mm,95.13mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (149.959mm,97.63mm)(150.734mm,96.855mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (151.459mm,96.13mm)(153.059mm,94.53mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Track (149.959mm,100.63mm)(153.959mm,96.63mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Track (149.959mm,99.63mm)(151.409mm,98.18mm) on Top Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.254mm) Between Track (151.054mm,98.222mm)(152.197mm,98.222mm) on Bottom Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Track (152.197mm,98.222mm)(152.197mm,100mm) on Bottom Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "100NL" (152.07mm,95.809mm) on Bottom Overlay And Pad C1-2(151.709mm,97.13mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (155.067mm,90.373mm)(155.067mm,95.453mm) on Top Overlay And Pad In+1-1(156.337mm,91.415mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (157.607mm,90.373mm)(157.607mm,95.453mm) on Top Overlay And Pad In+1-1(156.337mm,91.415mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (155.067mm,90.373mm)(157.607mm,90.373mm) on Top Overlay And Pad In+1-1(156.337mm,91.415mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (155.067mm,90.373mm)(155.067mm,95.453mm) on Top Overlay And Pad In+1-2(156.337mm,94.488mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (157.607mm,90.373mm)(157.607mm,95.453mm) on Top Overlay And Pad In+1-2(156.337mm,94.488mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (155.067mm,95.453mm)(157.607mm,95.453mm) on Top Overlay And Pad In+1-2(156.337mm,94.488mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,179.981mm)(175.359mm,179.981mm) on Top Overlay And Pad rele10-16(156.439mm,178.791mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D12" (157.505mm,178.386mm) on Bottom Overlay And Pad rele10-16(156.439mm,178.791mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,179.981mm)(175.359mm,179.981mm) on Top Overlay And Pad rele10-13(164.059mm,178.791mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "2k2" (164.922mm,178.613mm) on Bottom Overlay And Pad rele10-13(164.059mm,178.791mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,179.981mm)(175.359mm,179.981mm) on Top Overlay And Pad rele10-11(169.139mm,178.791mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (175.359mm,169.981mm)(175.359mm,179.981mm) on Top Overlay And Pad rele10-9(174.219mm,178.791mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,179.981mm)(175.359mm,179.981mm) on Top Overlay And Pad rele10-9(174.219mm,178.791mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "2k2" (176.835mm,178.13mm) on Bottom Overlay And Pad rele10-9(174.219mm,178.791mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (175.359mm,169.981mm)(175.359mm,179.981mm) on Top Overlay And Pad rele10-8(174.219mm,171.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Inbutton4" (168.758mm,169.951mm) on Top Overlay And Pad rele10-8(174.219mm,171.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,169.981mm)(175.359mm,169.981mm) on Top Overlay And Pad rele10-8(174.219mm,171.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Inbutton4" (168.758mm,169.951mm) on Top Overlay And Pad rele10-6(169.139mm,171.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,169.981mm)(175.359mm,169.981mm) on Top Overlay And Pad rele10-6(169.139mm,171.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (155.119mm,169.981mm)(175.359mm,169.981mm) on Top Overlay And Pad rele10-4(164.059mm,171.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "BC9" (158.594mm,171.247mm) on Bottom Overlay And Pad rele10-1(156.439mm,171.171mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (112.479mm,145.756mm)(113.479mm,145.756mm) on Top Overlay And Pad BC15-1(112.029mm,145.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Track (112.446mm,143.701mm)(112.446mm,145.161mm) on Top Overlay And Pad BC15-1(112.029mm,145.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.414mm,145.161mm)(112.446mm,145.161mm) on Top Overlay And Pad BC15-1(112.029mm,145.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "48" (110.515mm,146.075mm) on Top Overlay And Pad BC15-1(112.029mm,145.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (112.479mm,145.756mm)(113.479mm,145.756mm) on Top Overlay And Pad BC15-2(113.929mm,145.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "48" (110.515mm,146.075mm) on Top Overlay And Pad BC15-3(112.979mm,147.506mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "BC15" (111.379mm,146.558mm) on Top Overlay And Pad BC15-3(112.979mm,147.506mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (105.181mm,166.853mm)(105.181mm,168.313mm) on Top Overlay And Pad 20-2(106.197mm,167.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (107.213mm,166.853mm)(107.213mm,168.313mm) on Top Overlay And Pad 20-2(106.197mm,167.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.181mm,166.853mm)(107.213mm,166.853mm) on Top Overlay And Pad 20-2(106.197mm,167.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (105.435mm,169.901mm) on Top Overlay And Pad 20-2(106.197mm,167.824mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (105.181mm,171.234mm)(105.181mm,172.695mm) on Top Overlay And Pad 20-1(106.197mm,171.724mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (107.213mm,171.234mm)(107.213mm,172.695mm) on Top Overlay And Pad 20-1(106.197mm,171.724mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (105.181mm,172.695mm)(107.213mm,172.695mm) on Top Overlay And Pad 20-1(106.197mm,171.724mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (74.422mm,174.244mm)(74.422mm,176.276mm) on Top Overlay And Pad 36-1(75.393mm,175.26mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (74.422mm,174.244mm)(75.882mm,174.244mm) on Top Overlay And Pad 36-1(75.393mm,175.26mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (74.422mm,176.276mm)(75.882mm,176.276mm) on Top Overlay And Pad 36-1(75.393mm,175.26mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (80.264mm,174.244mm)(80.264mm,176.276mm) on Top Overlay And Pad 36-2(79.293mm,175.26mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (78.803mm,174.244mm)(80.264mm,174.244mm) on Top Overlay And Pad 36-2(79.293mm,175.26mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (78.803mm,176.276mm)(80.264mm,176.276mm) on Top Overlay And Pad 36-2(79.293mm,175.26mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.53mm,94.034mm)(86.23mm,94.034mm) on Top Overlay And Pad ams3-4(82.88mm,95.534mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.53mm,91.234mm)(86.23mm,91.234mm) on Top Overlay And Pad ams3-3(85.18mm,89.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.53mm,91.234mm)(86.23mm,91.234mm) on Top Overlay And Pad ams3-2(82.88mm,89.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (79.53mm,91.234mm)(86.23mm,91.234mm) on Top Overlay And Pad ams3-1(80.58mm,89.734mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (96.523mm,94.262mm)(103.223mm,94.262mm) on Top Overlay And Pad ams1-4(99.873mm,95.762mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (96.523mm,91.462mm)(103.223mm,91.462mm) on Top Overlay And Pad ams1-3(102.173mm,89.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (96.523mm,91.462mm)(103.223mm,91.462mm) on Top Overlay And Pad ams1-2(99.873mm,89.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (96.523mm,91.462mm)(103.223mm,91.462mm) on Top Overlay And Pad ams1-1(97.573mm,89.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (141.402mm,112.992mm)(141.402mm,114.452mm) on Top Overlay And Pad 64-1(142.418mm,113.481mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (143.434mm,112.992mm)(143.434mm,114.452mm) on Top Overlay And Pad 64-1(142.418mm,113.481mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (141.402mm,114.452mm)(143.434mm,114.452mm) on Top Overlay And Pad 64-1(142.418mm,113.481mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (141.402mm,108.61mm)(141.402mm,110.071mm) on Top Overlay And Pad 64-2(142.418mm,109.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (143.434mm,108.61mm)(143.434mm,110.071mm) on Top Overlay And Pad 64-2(142.418mm,109.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (141.402mm,108.61mm)(143.434mm,108.61mm) on Top Overlay And Pad 64-2(142.418mm,109.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Text "64" (141.503mm,115.367mm) on Top Overlay And Pad BC16-3(143.012mm,117.467mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (142.512mm,115.717mm)(143.512mm,115.717mm) on Top Overlay And Pad BC16-2(143.962mm,115.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "64" (141.503mm,115.367mm) on Top Overlay And Pad BC16-2(143.962mm,115.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (142.512mm,115.717mm)(143.512mm,115.717mm) on Top Overlay And Pad BC16-1(142.062mm,115.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (141.402mm,114.452mm)(143.434mm,114.452mm) on Top Overlay And Pad BC16-1(142.062mm,115.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "64" (141.503mm,115.367mm) on Top Overlay And Pad BC16-1(142.062mm,115.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (144.094mm,168.186mm)(144.094mm,169.647mm) on Top Overlay And Pad 9-1(145.11mm,168.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (146.126mm,168.186mm)(146.126mm,169.647mm) on Top Overlay And Pad 9-1(145.11mm,168.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (144.094mm,169.647mm)(146.126mm,169.647mm) on Top Overlay And Pad 9-1(145.11mm,168.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (144.094mm,163.805mm)(144.094mm,165.265mm) on Top Overlay And Pad 9-2(145.11mm,164.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (146.126mm,163.805mm)(146.126mm,165.265mm) on Top Overlay And Pad 9-2(145.11mm,164.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (144.094mm,163.805mm)(146.126mm,163.805mm) on Top Overlay And Pad 9-2(145.11mm,164.776mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (144.983mm,173.609mm)(144.983mm,175.641mm) on Top Overlay And Pad 12-1(145.954mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (144.983mm,173.609mm)(146.444mm,173.609mm) on Top Overlay And Pad 12-1(145.954mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (144.983mm,175.641mm)(146.444mm,175.641mm) on Top Overlay And Pad 12-1(145.954mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "BC1" (143.485mm,173.406mm) on Top Overlay And Pad 12-1(145.954mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (150.825mm,173.609mm)(150.825mm,175.641mm) on Top Overlay And Pad 12-2(149.854mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (149.365mm,173.609mm)(150.825mm,173.609mm) on Top Overlay And Pad 12-2(149.854mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (149.365mm,175.641mm)(150.825mm,175.641mm) on Top Overlay And Pad 12-2(149.854mm,174.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (144.094mm,169.647mm)(146.126mm,169.647mm) on Top Overlay And Pad BC1-3(145.034mm,169.587mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (144.534mm,171.337mm)(145.534mm,171.337mm) on Top Overlay And Pad BC1-2(144.084mm,171.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (144.534mm,171.337mm)(145.534mm,171.337mm) on Top Overlay And Pad BC1-1(145.984mm,171.687mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (88.287mm,104.448mm)(88.287mm,111.148mm) on Top Overlay And Pad ams2-4(86.787mm,107.798mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.087mm,104.448mm)(91.087mm,111.148mm) on Top Overlay And Pad ams2-3(92.587mm,110.098mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.087mm,104.448mm)(91.087mm,111.148mm) on Top Overlay And Pad ams2-2(92.587mm,107.798mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (91.087mm,104.448mm)(91.087mm,111.148mm) on Top Overlay And Pad ams2-1(92.587mm,105.498mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (96.495mm,106.172mm)(96.495mm,106.934mm) on Top Overlay And Pad 32-1(97.13mm,107.903mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (97.765mm,106.172mm)(97.765mm,106.934mm) on Top Overlay And Pad 32-1(97.13mm,107.903mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (96.241mm,107.696mm)(96.241mm,108.839mm) on Top Overlay And Pad 32-1(97.13mm,107.903mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (98.019mm,107.696mm)(98.019mm,108.839mm) on Top Overlay And Pad 32-1(97.13mm,107.903mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (96.241mm,108.839mm)(98.019mm,108.839mm) on Top Overlay And Pad 32-1(97.13mm,107.903mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (96.241mm,104.267mm)(96.241mm,105.41mm) on Top Overlay And Pad 32-2(97.13mm,105.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (96.495mm,106.172mm)(96.495mm,106.934mm) on Top Overlay And Pad 32-2(97.13mm,105.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (98.019mm,104.267mm)(98.019mm,105.41mm) on Top Overlay And Pad 32-2(97.13mm,105.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (97.765mm,106.172mm)(97.765mm,106.934mm) on Top Overlay And Pad 32-2(97.13mm,105.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (96.241mm,104.267mm)(98.019mm,104.267mm) on Top Overlay And Pad 32-2(97.13mm,105.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (115.937mm,96.547mm)(118.142mm,96.547mm) on Top Overlay And Pad 3-1(116.688mm,96.444mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (115.997mm,90.347mm)(117.971mm,90.347mm) on Top Overlay And Pad 3-2(116.815mm,90.373mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (95.428mm,182.207mm)(95.428mm,183.667mm) on Top Overlay And Pad 13-2(96.444mm,182.696mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (97.46mm,182.207mm)(97.46mm,183.667mm) on Top Overlay And Pad 13-2(96.444mm,182.696mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.428mm,183.667mm)(97.46mm,183.667mm) on Top Overlay And Pad 13-2(96.444mm,182.696mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (95.428mm,177.825mm)(95.428mm,179.286mm) on Top Overlay And Pad 13-1(96.444mm,178.796mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (97.46mm,177.825mm)(97.46mm,179.286mm) on Top Overlay And Pad 13-1(96.444mm,178.796mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.428mm,177.825mm)(97.46mm,177.825mm) on Top Overlay And Pad 13-1(96.444mm,178.796mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (97.993mm,182.131mm)(97.993mm,183.591mm) on Top Overlay And Pad 21-2(99.009mm,182.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (100.025mm,182.131mm)(100.025mm,183.591mm) on Top Overlay And Pad 21-2(99.009mm,182.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (97.993mm,183.591mm)(100.025mm,183.591mm) on Top Overlay And Pad 21-2(99.009mm,182.62mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (97.993mm,177.749mm)(97.993mm,179.21mm) on Top Overlay And Pad 21-1(99.009mm,178.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (100.025mm,177.749mm)(100.025mm,179.21mm) on Top Overlay And Pad 21-1(99.009mm,178.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (97.993mm,177.749mm)(100.025mm,177.749mm) on Top Overlay And Pad 21-1(99.009mm,178.72mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (107.554mm,166.904mm)(107.554mm,168.358mm) on Top Overlay And Pad D4-2(108.433mm,167.708mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (109.312mm,166.904mm)(109.312mm,168.358mm) on Top Overlay And Pad D4-2(108.433mm,167.708mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (107.554mm,166.904mm)(109.312mm,166.904mm) on Top Overlay And Pad D4-2(108.433mm,167.708mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DZ2" (108.534mm,167.665mm) on Top Overlay And Pad D4-2(108.433mm,167.708mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (107.554mm,169.158mm)(107.554mm,170.379mm) on Top Overlay And Pad D4-1(108.433mm,169.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (107.787mm,170.612mm)(109.079mm,170.612mm) on Top Overlay And Pad D4-1(108.433mm,169.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (109.312mm,169.158mm)(109.312mm,170.379mm) on Top Overlay And Pad D4-1(108.433mm,169.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (109.079mm,170.612mm)(109.312mm,170.379mm) on Top Overlay And Pad D4-1(108.433mm,169.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (107.554mm,170.379mm)(107.787mm,170.612mm) on Top Overlay And Pad D4-1(108.433mm,169.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "20" (107.696mm,169.139mm) on Top Overlay And Pad D4-1(108.433mm,169.808mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (95.91mm,164.516mm)(97.371mm,164.516mm) on Top Overlay And Pad 16-2(96.881mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (95.91mm,166.548mm)(97.371mm,166.548mm) on Top Overlay And Pad 16-2(96.881mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (95.91mm,164.516mm)(95.91mm,166.548mm) on Top Overlay And Pad 16-2(96.881mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DZ1" (97.409mm,166.065mm) on Top Overlay And Pad 16-2(96.881mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (101.752mm,164.516mm)(101.752mm,166.548mm) on Top Overlay And Pad 16-1(100.781mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (100.292mm,164.516mm)(101.752mm,164.516mm) on Top Overlay And Pad 16-1(100.781mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (100.292mm,166.548mm)(101.752mm,166.548mm) on Top Overlay And Pad 16-1(100.781mm,165.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (91.611mm,172.456mm)(93.065mm,172.456mm) on Top Overlay And Pad D1-2(92.261mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (91.611mm,170.698mm)(93.065mm,170.698mm) on Top Overlay And Pad D1-2(92.261mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (93.065mm,170.698mm)(93.065mm,172.456mm) on Top Overlay And Pad D1-2(92.261mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (89.59mm,172.456mm)(90.811mm,172.456mm) on Top Overlay And Pad D1-1(90.161mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (89.59mm,170.698mm)(90.811mm,170.698mm) on Top Overlay And Pad D1-1(90.161mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (89.357mm,170.931mm)(89.357mm,172.223mm) on Top Overlay And Pad D1-1(90.161mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (89.357mm,172.223mm)(89.59mm,172.456mm) on Top Overlay And Pad D1-1(90.161mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (89.357mm,170.931mm)(89.59mm,170.698mm) on Top Overlay And Pad D1-1(90.161mm,171.577mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (89.383mm,174mm)(89.383mm,175.758mm) on Top Overlay And Pad D2-2(90.187mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (89.383mm,174mm)(90.837mm,174mm) on Top Overlay And Pad D2-2(90.187mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (89.383mm,175.758mm)(90.837mm,175.758mm) on Top Overlay And Pad D2-2(90.187mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (91.637mm,174mm)(92.858mm,174mm) on Top Overlay And Pad D2-1(92.287mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (92.858mm,174mm)(93.091mm,174.233mm) on Top Overlay And Pad D2-1(92.287mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (91.637mm,175.758mm)(92.858mm,175.758mm) on Top Overlay And Pad D2-1(92.287mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (92.858mm,175.758mm)(93.091mm,175.525mm) on Top Overlay And Pad D2-1(92.287mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (93.091mm,174.233mm)(93.091mm,175.525mm) on Top Overlay And Pad D2-1(92.287mm,174.879mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (98.908mm,174.574mm)(98.908mm,176.352mm) on Top Overlay And Pad 7-2(99.844mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (98.908mm,174.574mm)(100.051mm,174.574mm) on Top Overlay And Pad 7-2(99.844mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (100.813mm,176.098mm)(101.575mm,176.098mm) on Top Overlay And Pad 7-2(99.844mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (100.813mm,174.828mm)(101.575mm,174.828mm) on Top Overlay And Pad 7-2(99.844mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (98.908mm,176.352mm)(100.051mm,176.352mm) on Top Overlay And Pad 7-2(99.844mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (102.337mm,174.574mm)(103.48mm,174.574mm) on Top Overlay And Pad 7-1(102.544mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (102.337mm,176.352mm)(103.48mm,176.352mm) on Top Overlay And Pad 7-1(102.544mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (103.48mm,174.574mm)(103.48mm,176.352mm) on Top Overlay And Pad 7-1(102.544mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (100.813mm,176.098mm)(101.575mm,176.098mm) on Top Overlay And Pad 7-1(102.544mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (100.813mm,174.828mm)(101.575mm,174.828mm) on Top Overlay And Pad 7-1(102.544mm,175.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "DZ1" (97.409mm,166.065mm) on Top Overlay And Pad U1-4(97.479mm,169.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (100.025mm,177.749mm)(100.025mm,179.21mm) on Top Overlay And Pad DZ3-2(100.56mm,178.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Track (97.993mm,177.749mm)(100.025mm,177.749mm) on Top Overlay And Pad DZ3-2(100.56mm,178.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (112.979mm,131.978mm)(112.979mm,134.01mm) on Top Overlay And Pad 54-2(113.95mm,132.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (112.979mm,131.978mm)(114.44mm,131.978mm) on Top Overlay And Pad 54-2(113.95mm,132.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (112.979mm,134.01mm)(114.44mm,134.01mm) on Top Overlay And Pad 54-2(113.95mm,132.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (118.821mm,131.978mm)(118.821mm,134.01mm) on Top Overlay And Pad 54-1(117.85mm,132.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (117.361mm,131.978mm)(118.821mm,131.978mm) on Top Overlay And Pad 54-1(117.85mm,132.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (117.361mm,134.01mm)(118.821mm,134.01mm) on Top Overlay And Pad 54-1(117.85mm,132.994mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (80.569mm,209.372mm)(80.569mm,210.134mm) on Top Overlay And Pad ca1-2(81.204mm,211.103mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (81.839mm,209.372mm)(81.839mm,210.134mm) on Top Overlay And Pad ca1-2(81.204mm,211.103mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (80.315mm,210.896mm)(80.315mm,212.039mm) on Top Overlay And Pad ca1-2(81.204mm,211.103mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (82.093mm,210.896mm)(82.093mm,212.039mm) on Top Overlay And Pad ca1-2(81.204mm,211.103mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (80.315mm,212.039mm)(82.093mm,212.039mm) on Top Overlay And Pad ca1-2(81.204mm,211.103mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (80.315mm,207.467mm)(80.315mm,208.61mm) on Top Overlay And Pad ca1-1(81.204mm,208.403mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (80.569mm,209.372mm)(80.569mm,210.134mm) on Top Overlay And Pad ca1-1(81.204mm,208.403mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (82.093mm,207.467mm)(82.093mm,208.61mm) on Top Overlay And Pad ca1-1(81.204mm,208.403mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (81.839mm,209.372mm)(81.839mm,210.134mm) on Top Overlay And Pad ca1-1(81.204mm,208.403mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (80.315mm,207.467mm)(82.093mm,207.467mm) on Top Overlay And Pad ca1-1(81.204mm,208.403mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (155.626mm,136.119mm)(155.626mm,138.151mm) on Top Overlay And Pad 60-2(154.655mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (154.165mm,136.119mm)(155.626mm,136.119mm) on Top Overlay And Pad 60-2(154.655mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (154.165mm,138.151mm)(155.626mm,138.151mm) on Top Overlay And Pad 60-2(154.655mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (149.784mm,136.119mm)(149.784mm,138.151mm) on Top Overlay And Pad 60-1(150.755mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (149.784mm,136.119mm)(151.244mm,136.119mm) on Top Overlay And Pad 60-1(150.755mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (149.784mm,138.151mm)(151.244mm,138.151mm) on Top Overlay And Pad 60-1(150.755mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "59" (149.835mm,136.246mm) on Top Overlay And Pad 60-1(150.755mm,137.135mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (155.575mm,133.299mm)(155.575mm,135.331mm) on Top Overlay And Pad 59-2(154.604mm,134.315mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (154.114mm,133.299mm)(155.575mm,133.299mm) on Top Overlay And Pad 59-2(154.604mm,134.315mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (154.114mm,135.331mm)(155.575mm,135.331mm) on Top Overlay And Pad 59-2(154.604mm,134.315mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (149.733mm,133.299mm)(149.733mm,135.331mm) on Top Overlay And Pad 59-1(150.704mm,134.315mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (149.733mm,133.299mm)(151.194mm,133.299mm) on Top Overlay And Pad 59-1(150.704mm,134.315mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (149.733mm,135.331mm)(151.194mm,135.331mm) on Top Overlay And Pad 59-1(150.704mm,134.315mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (126.06mm,173.958mm)(126.06mm,175.418mm) on Top Overlay And Pad 50-2(127.076mm,174.447mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (128.092mm,173.958mm)(128.092mm,175.418mm) on Top Overlay And Pad 50-2(127.076mm,174.447mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (126.06mm,175.418mm)(128.092mm,175.418mm) on Top Overlay And Pad 50-2(127.076mm,174.447mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (126.06mm,169.576mm)(126.06mm,171.037mm) on Top Overlay And Pad 50-1(127.076mm,170.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (128.092mm,169.576mm)(128.092mm,171.037mm) on Top Overlay And Pad 50-1(127.076mm,170.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (126.06mm,169.576mm)(128.092mm,169.576mm) on Top Overlay And Pad 50-1(127.076mm,170.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (110.414mm,139.319mm)(110.414mm,140.78mm) on Top Overlay And Pad 48-2(111.43mm,140.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (112.446mm,139.319mm)(112.446mm,140.78mm) on Top Overlay And Pad 48-2(111.43mm,140.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.414mm,139.319mm)(112.446mm,139.319mm) on Top Overlay And Pad 48-2(111.43mm,140.29mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (110.414mm,143.701mm)(110.414mm,145.161mm) on Top Overlay And Pad 48-1(111.43mm,144.19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (112.446mm,143.701mm)(112.446mm,145.161mm) on Top Overlay And Pad 48-1(111.43mm,144.19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (110.414mm,145.161mm)(112.446mm,145.161mm) on Top Overlay And Pad 48-1(111.43mm,144.19mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (122.682mm,165.303mm)(122.682mm,167.335mm) on Top Overlay And Pad 47-2(123.653mm,166.319mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (122.682mm,165.303mm)(124.142mm,165.303mm) on Top Overlay And Pad 47-2(123.653mm,166.319mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (122.682mm,167.335mm)(124.142mm,167.335mm) on Top Overlay And Pad 47-2(123.653mm,166.319mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (128.524mm,165.303mm)(128.524mm,167.335mm) on Top Overlay And Pad 47-1(127.553mm,166.319mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (127.064mm,165.303mm)(128.524mm,165.303mm) on Top Overlay And Pad 47-1(127.553mm,166.319mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (127.064mm,167.335mm)(128.524mm,167.335mm) on Top Overlay And Pad 47-1(127.553mm,166.319mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (115.9mm,141.783mm)(117.361mm,141.783mm) on Top Overlay And Pad 46-2(116.871mm,142.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (115.9mm,143.815mm)(117.361mm,143.815mm) on Top Overlay And Pad 46-2(116.871mm,142.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (115.9mm,141.783mm)(115.9mm,143.815mm) on Top Overlay And Pad 46-2(116.871mm,142.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (120.282mm,141.783mm)(121.742mm,141.783mm) on Top Overlay And Pad 46-1(120.771mm,142.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (120.282mm,143.815mm)(121.742mm,143.815mm) on Top Overlay And Pad 46-1(120.771mm,142.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (121.742mm,141.783mm)(121.742mm,143.815mm) on Top Overlay And Pad 46-1(120.771mm,142.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "44" (109.169mm,151.689mm) on Top Overlay And Pad BC13-1(110.886mm,152.901mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (109.068mm,148.742mm)(109.068mm,150.774mm) on Top Overlay And Pad 44-2(110.039mm,149.758mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (109.068mm,148.742mm)(110.528mm,148.742mm) on Top Overlay And Pad 44-2(110.039mm,149.758mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (109.068mm,150.774mm)(110.528mm,150.774mm) on Top Overlay And Pad 44-2(110.039mm,149.758mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (114.91mm,148.742mm)(114.91mm,150.774mm) on Top Overlay And Pad 44-1(113.939mm,149.758mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (113.449mm,148.742mm)(114.91mm,148.742mm) on Top Overlay And Pad 44-1(113.939mm,149.758mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Track (113.449mm,150.774mm)(114.91mm,150.774mm) on Top Overlay And Pad 44-1(113.939mm,149.758mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.254mm) Between Track (71.836mm,212.892mm)(72.467mm,213.523mm) on Top Overlay And Pad 19-1(71.036mm,212.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (71.736mm,208.523mm)(71.736mm,208.723mm) on Top Overlay And Pad 19-4(71.036mm,209.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (71.736mm,208.523mm)(75.736mm,208.523mm) on Top Overlay And Pad 19-4(71.036mm,209.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (75.736mm,208.523mm)(75.736mm,208.623mm) on Top Overlay And Pad 19-5(76.436mm,209.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (71.736mm,208.523mm)(75.736mm,208.523mm) on Top Overlay And Pad 19-5(76.436mm,209.118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Track (75.736mm,213.323mm)(75.736mm,213.523mm) on Top Overlay And Pad 19-8(76.436mm,212.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Track (72.467mm,213.523mm)(75.736mm,213.523mm) on Top Overlay And Pad 19-8(76.436mm,212.928mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (98.374mm,150.419mm)(98.374mm,151.181mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (99.644mm,150.419mm)(99.644mm,151.181mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (98.12mm,151.943mm)(98.12mm,153.086mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (98.019mm,148.285mm)(98.019mm,153.365mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (99.898mm,151.943mm)(99.898mm,153.086mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (98.12mm,153.086mm)(99.898mm,153.086mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "buzzer2" (99.949mm,146.075mm) on Top Overlay And Pad 73-2(99.009mm,152.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (98.12mm,148.514mm)(98.12mm,149.657mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (98.374mm,150.419mm)(98.374mm,151.181mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Track (99.898mm,148.514mm)(99.898mm,149.657mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Track (99.644mm,150.419mm)(99.644mm,151.181mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Track (98.019mm,148.285mm)(98.019mm,153.365mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (98.12mm,148.514mm)(99.898mm,148.514mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "buzzer2" (99.949mm,146.075mm) on Top Overlay And Pad 73-1(99.009mm,149.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (91.872mm,145.364mm)(91.872mm,147.396mm) on Top Overlay And Pad 71-2(90.901mm,146.38mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
Rule Violations :419

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "64" (141.503mm,115.367mm) on Top Overlay And Arc (141.212mm,115.367mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "U2" (116.662mm,155.651mm) on Top Overlay And Arc (122.733mm,160.122mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "rele11" (128.422mm,161.747mm) on Top Overlay And Arc (133.169mm,166.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "44" (109.169mm,151.689mm) on Top Overlay And Arc (110.036mm,152.901mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "46" (116.002mm,144.729mm) on Top Overlay And Arc (116.791mm,144.883mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "31" (156.845mm,168.224mm) on Top Overlay And Arc (156.319mm,169.281mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
Rule Violations :6

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02