# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memory_Stage.srcs/sources_1/new/Memory_Stage.vhd" \
"../../../../../RAM_16bit/RAM_16bit.srcs/sources_1/new/RAM.vhd" \
"../../../../Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd" \

# Do not sort compile order
nosort
