// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_63__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_62__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_61__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_60__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_59__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_58__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_57__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_56__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_55__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_54__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_53__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_52__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_51__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_50__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_49__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_48__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_47__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_46__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_45__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_44__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_43__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_42__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_41__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_40__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_39__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_38__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_37__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_36__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_35__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_34__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_33__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_32__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_31__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_30__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_29__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_28__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_27__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_26__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_25__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_24__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_7__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_6__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_5__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_4__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_3__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_2__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_1__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
// Module `cgralib_Mem_amber__IDconv_stencil_0__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16` defined externally
module sr_end_U2055_pt__U2056 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2051_pt__U2052 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2047_pt__U2048 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2043_pt__U2044 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2039_pt__U2040 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2035_pt__U2036 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2031_pt__U2032 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2027_pt__U2028 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2023_pt__U2024 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2019_pt__U2020 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2015_pt__U2016 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2011_pt__U2012 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2007_pt__U2008 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U2003_pt__U2004 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1999_pt__U2000 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1995_pt__U1996 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1991_pt__U1992 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1987_pt__U1988 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1983_pt__U1984 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1979_pt__U1980 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1975_pt__U1976 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1971_pt__U1972 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1967_pt__U1968 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1963_pt__U1964 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1959_pt__U1960 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1955_pt__U1956 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1951_pt__U1952 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1947_pt__U1948 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1943_pt__U1944 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1939_pt__U1940 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1935_pt__U1936 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1931_pt__U1932 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1927_pt__U1928 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1923_pt__U1924 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1919_pt__U1920 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1915_pt__U1916 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1911_pt__U1912 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1907_pt__U1908 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1903_pt__U1904 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1899_pt__U1900 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1895_pt__U1896 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1891_pt__U1892 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1887_pt__U1888 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1883_pt__U1884 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1879_pt__U1880 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1875_pt__U1876 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1871_pt__U1872 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1867_pt__U1868 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1863_pt__U1864 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1859_pt__U1860 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1855_pt__U1856 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1851_pt__U1852 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1847_pt__U1848 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1843_pt__U1844 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1839_pt__U1840 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U1835_pt__U1836 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_pt__U943 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_control_vars_pt__U945 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_read_start_pt__U933 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_read_start_control_vars_pt__U934 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_exe_start_pt__U935 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U937 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_7_write_start_pt__U1209 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1211 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_7_read_start_pt__U1199 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1200 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_7_exe_start_pt__U1201 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1203 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_6_write_start_pt__U1171 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1173 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_6_read_start_pt__U1161 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1162 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_6_exe_start_pt__U1163 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1165 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_5_write_start_pt__U1133 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1135 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_5_read_start_pt__U1123 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1124 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_5_exe_start_pt__U1125 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1127 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_4_write_start_pt__U1095 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1097 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_4_read_start_pt__U1085 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1086 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_4_exe_start_pt__U1087 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1089 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_3_write_start_pt__U1057 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1059 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_3_read_start_pt__U1047 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1048 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_3_exe_start_pt__U1049 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1051 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_2_write_start_pt__U1019 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U1021 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_2_read_start_pt__U1009 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U1010 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_2_exe_start_pt__U1011 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U1013 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_1_write_start_pt__U981 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U983 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_1_read_start_pt__U971 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U972 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_1_exe_start_pt__U973 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U975 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U247 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U248 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U243 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U244 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U245 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U246 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U24 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U25 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U20 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U21 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U22 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U23 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U206 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U207 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U202 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U203 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U204 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U205 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U180 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U181 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U176 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U177 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U178 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U179 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U154 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U155 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U150 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U151 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U152 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U153 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U128 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U129 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U124 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U125 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U126 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U127 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U102 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U103 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U98 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U99 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U100 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U101 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U76 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U77 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U72 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U73 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U74 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U75 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U50 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U51 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U46 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U47 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U48 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U49 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_write_start_pt__U273 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_write_start_control_vars_pt__U274 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_read_start_pt__U269 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_read_start_control_vars_pt__U270 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_exe_start_pt__U271 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_exe_start_control_vars_pt__U272 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_9_write_start_pt__U561 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_9_write_start_control_vars_pt__U563 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_9_read_start_pt__U549 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_9_read_start_control_vars_pt__U550 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_9_exe_start_pt__U551 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U553 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_8_write_start_pt__U504 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_8_write_start_control_vars_pt__U506 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_8_read_start_pt__U492 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_8_read_start_control_vars_pt__U493 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_8_exe_start_pt__U494 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U496 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_7_write_start_pt__U455 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_7_write_start_control_vars_pt__U456 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_7_read_start_pt__U451 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_7_read_start_control_vars_pt__U452 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_7_exe_start_pt__U453 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U454 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_6_write_start_pt__U429 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_6_write_start_control_vars_pt__U430 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_6_read_start_pt__U425 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_6_read_start_control_vars_pt__U426 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_6_exe_start_pt__U427 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U428 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_5_write_start_pt__U403 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_5_write_start_control_vars_pt__U404 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_5_read_start_pt__U399 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_5_read_start_control_vars_pt__U400 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_5_exe_start_pt__U401 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U402 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_4_write_start_pt__U377 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_4_write_start_control_vars_pt__U378 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_4_read_start_pt__U373 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_4_read_start_control_vars_pt__U374 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_4_exe_start_pt__U375 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U376 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_3_write_start_pt__U351 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_3_write_start_control_vars_pt__U352 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_3_read_start_pt__U347 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_3_read_start_control_vars_pt__U348 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_3_exe_start_pt__U349 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U350 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_2_write_start_pt__U325 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_2_write_start_control_vars_pt__U326 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_2_read_start_pt__U321 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_2_read_start_control_vars_pt__U322 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_2_exe_start_pt__U323 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U324 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_1_write_start_pt__U299 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_1_write_start_control_vars_pt__U300 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_1_read_start_pt__U295 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_1_read_start_control_vars_pt__U296 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_1_exe_start_pt__U297 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U298 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_15_write_start_pt__U903 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_15_write_start_control_vars_pt__U905 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_15_read_start_pt__U891 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_15_read_start_control_vars_pt__U892 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_15_exe_start_pt__U893 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U895 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_14_write_start_pt__U846 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_14_write_start_control_vars_pt__U848 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_14_read_start_pt__U834 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_14_read_start_control_vars_pt__U835 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_14_exe_start_pt__U836 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U838 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_13_write_start_pt__U789 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_13_write_start_control_vars_pt__U791 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_13_read_start_pt__U777 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_13_read_start_control_vars_pt__U778 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_13_exe_start_pt__U779 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U781 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_12_write_start_pt__U732 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_12_write_start_control_vars_pt__U734 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_12_read_start_pt__U720 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_12_read_start_control_vars_pt__U721 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_12_exe_start_pt__U722 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U724 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_11_write_start_pt__U675 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_11_write_start_control_vars_pt__U677 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_11_read_start_pt__U663 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_11_read_start_control_vars_pt__U664 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_11_exe_start_pt__U665 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U667 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_10_write_start_pt__U618 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_10_write_start_control_vars_pt__U620 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_10_read_start_pt__U606 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_10_read_start_control_vars_pt__U607 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_10_exe_start_pt__U608 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U610 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module cu_op_hcompute_hw_output_stencil_7 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_7_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write [0:0]
);
assign hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write[0] = conv_stencil_op_hcompute_hw_output_stencil_7_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil_6 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_6_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write [0:0]
);
assign hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write[0] = conv_stencil_op_hcompute_hw_output_stencil_6_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil_5 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_5_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write [0:0]
);
assign hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write[0] = conv_stencil_op_hcompute_hw_output_stencil_5_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil_4 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_4_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write [0:0]
);
assign hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write[0] = conv_stencil_op_hcompute_hw_output_stencil_4_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil_3 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_3_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write [0:0]
);
assign hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write[0] = conv_stencil_op_hcompute_hw_output_stencil_3_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil_2 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_2_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write [0:0]
);
assign hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write[0] = conv_stencil_op_hcompute_hw_output_stencil_2_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil_1 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write [0:0]
);
assign hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write[0] = conv_stencil_op_hcompute_hw_output_stencil_1_read[0];
endmodule

module cu_op_hcompute_hw_output_stencil (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0],
    output [15:0] hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write [0:0]
);
assign hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
endmodule

module cu_op_hcompute_hw_kernel_global_wrapper_stencil (
    input clk,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_7 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write[0] = hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_6 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write[0] = hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_5 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write[0] = hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_4 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write[0] = hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_3 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write[0] = hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_2 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write[0] = hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil_1 (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write[0] = hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read[0];
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil (
    input clk,
    input [15:0] hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read[0];
endmodule

module coreir_reg #(
    parameter width = 1,
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input [width-1:0] in,
    output [width-1:0] out
);
  reg [width-1:0] outReg=init;
  wire real_clk;
  assign real_clk = clk_posedge ? clk : ~clk;
  always @(posedge real_clk) begin
    outReg <= in;
  end
  assign out = outReg;
endmodule

module mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out
);
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(clk),
    .in(in),
    .out(out)
);
endmodule

module mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out,
    input en
);
wire [15:0] enMux_out;
assign enMux_out = en ? in : out;
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(clk),
    .in(enMux_out),
    .out(out)
);
endmodule

module cu_op_hcompute_conv_stencil_7 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_7_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_7_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_6 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_6_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_6_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_5 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_4 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_3 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_2 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_1 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_write[0] = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_9 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_9_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_9_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_9_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[7])) + (16'(conv_stencil_op_hcompute_conv_stencil_9_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[0])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[5])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[6])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_8 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_8_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_8_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_8_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_8_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_15 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_15_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_15_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_15_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_15_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_14 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_14_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_14_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_14_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_14_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_13 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_13_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_13_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_13_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_13_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_12 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_12_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_12_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_12_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_12_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_11 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_11_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_11_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_11_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_11_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_10 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_10_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_10_write [0:0]
);
assign conv_stencil_op_hcompute_conv_stencil_10_write[0] = 16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[0] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[0])) + (16'(conv_stencil_op_hcompute_conv_stencil_10_read[0] + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[1] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[1])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[2] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[2])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[3] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[3])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[4] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[4])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[5] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[5])) + (16'((16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[6] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[6])) + (16'(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[7] * hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[7])))))))))))))))));
endmodule

module corebit_reg #(
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input in,
    output out
);
reg outReg = init;
always @(posedge clk) begin
  outReg <= in;
end
assign out = outReg;
endmodule

module array_delay_U985 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U986_out;
wire [15:0] _U987_out;
wire [15:0] _U988_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U986 (
    .in(in[0]),
    .clk(clk),
    .out(_U986_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U987 (
    .in(in[1]),
    .clk(clk),
    .out(_U987_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U988 (
    .in(in[2]),
    .clk(clk),
    .out(_U988_out)
);
assign out[2] = _U988_out;
assign out[1] = _U987_out;
assign out[0] = _U986_out;
endmodule

module array_delay_U977 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U978_out;
wire [15:0] _U979_out;
wire [15:0] _U980_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U978 (
    .in(in[0]),
    .clk(clk),
    .out(_U978_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U979 (
    .in(in[1]),
    .clk(clk),
    .out(_U979_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U980 (
    .in(in[2]),
    .clk(clk),
    .out(_U980_out)
);
assign out[2] = _U980_out;
assign out[1] = _U979_out;
assign out[0] = _U978_out;
endmodule

module array_delay_U947 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U948_out;
wire [15:0] _U949_out;
wire [15:0] _U950_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U948 (
    .in(in[0]),
    .clk(clk),
    .out(_U948_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U949 (
    .in(in[1]),
    .clk(clk),
    .out(_U949_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U950 (
    .in(in[2]),
    .clk(clk),
    .out(_U950_out)
);
assign out[2] = _U950_out;
assign out[1] = _U949_out;
assign out[0] = _U948_out;
endmodule

module array_delay_U939 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U940_out;
wire [15:0] _U941_out;
wire [15:0] _U942_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U940 (
    .in(in[0]),
    .clk(clk),
    .out(_U940_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U941 (
    .in(in[1]),
    .clk(clk),
    .out(_U941_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U942 (
    .in(in[2]),
    .clk(clk),
    .out(_U942_out)
);
assign out[2] = _U942_out;
assign out[1] = _U941_out;
assign out[0] = _U940_out;
endmodule

module array_delay_U907 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U908_out;
wire [15:0] _U909_out;
wire [15:0] _U910_out;
wire [15:0] _U911_out;
wire [15:0] _U912_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U908 (
    .in(in[0]),
    .clk(clk),
    .out(_U908_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U909 (
    .in(in[1]),
    .clk(clk),
    .out(_U909_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U910 (
    .in(in[2]),
    .clk(clk),
    .out(_U910_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U911 (
    .in(in[3]),
    .clk(clk),
    .out(_U911_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U912 (
    .in(in[4]),
    .clk(clk),
    .out(_U912_out)
);
assign out[4] = _U912_out;
assign out[3] = _U911_out;
assign out[2] = _U910_out;
assign out[1] = _U909_out;
assign out[0] = _U908_out;
endmodule

module array_delay_U897 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U898_out;
wire [15:0] _U899_out;
wire [15:0] _U900_out;
wire [15:0] _U901_out;
wire [15:0] _U902_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U898 (
    .in(in[0]),
    .clk(clk),
    .out(_U898_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U899 (
    .in(in[1]),
    .clk(clk),
    .out(_U899_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U900 (
    .in(in[2]),
    .clk(clk),
    .out(_U900_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U901 (
    .in(in[3]),
    .clk(clk),
    .out(_U901_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U902 (
    .in(in[4]),
    .clk(clk),
    .out(_U902_out)
);
assign out[4] = _U902_out;
assign out[3] = _U901_out;
assign out[2] = _U900_out;
assign out[1] = _U899_out;
assign out[0] = _U898_out;
endmodule

module array_delay_U850 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U851_out;
wire [15:0] _U852_out;
wire [15:0] _U853_out;
wire [15:0] _U854_out;
wire [15:0] _U855_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U851 (
    .in(in[0]),
    .clk(clk),
    .out(_U851_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U852 (
    .in(in[1]),
    .clk(clk),
    .out(_U852_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U853 (
    .in(in[2]),
    .clk(clk),
    .out(_U853_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U854 (
    .in(in[3]),
    .clk(clk),
    .out(_U854_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U855 (
    .in(in[4]),
    .clk(clk),
    .out(_U855_out)
);
assign out[4] = _U855_out;
assign out[3] = _U854_out;
assign out[2] = _U853_out;
assign out[1] = _U852_out;
assign out[0] = _U851_out;
endmodule

module array_delay_U840 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U841_out;
wire [15:0] _U842_out;
wire [15:0] _U843_out;
wire [15:0] _U844_out;
wire [15:0] _U845_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U841 (
    .in(in[0]),
    .clk(clk),
    .out(_U841_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U842 (
    .in(in[1]),
    .clk(clk),
    .out(_U842_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U843 (
    .in(in[2]),
    .clk(clk),
    .out(_U843_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U844 (
    .in(in[3]),
    .clk(clk),
    .out(_U844_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U845 (
    .in(in[4]),
    .clk(clk),
    .out(_U845_out)
);
assign out[4] = _U845_out;
assign out[3] = _U844_out;
assign out[2] = _U843_out;
assign out[1] = _U842_out;
assign out[0] = _U841_out;
endmodule

module array_delay_U793 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U794_out;
wire [15:0] _U795_out;
wire [15:0] _U796_out;
wire [15:0] _U797_out;
wire [15:0] _U798_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U794 (
    .in(in[0]),
    .clk(clk),
    .out(_U794_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U795 (
    .in(in[1]),
    .clk(clk),
    .out(_U795_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U796 (
    .in(in[2]),
    .clk(clk),
    .out(_U796_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U797 (
    .in(in[3]),
    .clk(clk),
    .out(_U797_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U798 (
    .in(in[4]),
    .clk(clk),
    .out(_U798_out)
);
assign out[4] = _U798_out;
assign out[3] = _U797_out;
assign out[2] = _U796_out;
assign out[1] = _U795_out;
assign out[0] = _U794_out;
endmodule

module array_delay_U783 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U784_out;
wire [15:0] _U785_out;
wire [15:0] _U786_out;
wire [15:0] _U787_out;
wire [15:0] _U788_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U784 (
    .in(in[0]),
    .clk(clk),
    .out(_U784_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U785 (
    .in(in[1]),
    .clk(clk),
    .out(_U785_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U786 (
    .in(in[2]),
    .clk(clk),
    .out(_U786_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U787 (
    .in(in[3]),
    .clk(clk),
    .out(_U787_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U788 (
    .in(in[4]),
    .clk(clk),
    .out(_U788_out)
);
assign out[4] = _U788_out;
assign out[3] = _U787_out;
assign out[2] = _U786_out;
assign out[1] = _U785_out;
assign out[0] = _U784_out;
endmodule

module array_delay_U736 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U737_out;
wire [15:0] _U738_out;
wire [15:0] _U739_out;
wire [15:0] _U740_out;
wire [15:0] _U741_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U737 (
    .in(in[0]),
    .clk(clk),
    .out(_U737_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U738 (
    .in(in[1]),
    .clk(clk),
    .out(_U738_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U739 (
    .in(in[2]),
    .clk(clk),
    .out(_U739_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U740 (
    .in(in[3]),
    .clk(clk),
    .out(_U740_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U741 (
    .in(in[4]),
    .clk(clk),
    .out(_U741_out)
);
assign out[4] = _U741_out;
assign out[3] = _U740_out;
assign out[2] = _U739_out;
assign out[1] = _U738_out;
assign out[0] = _U737_out;
endmodule

module array_delay_U726 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U727_out;
wire [15:0] _U728_out;
wire [15:0] _U729_out;
wire [15:0] _U730_out;
wire [15:0] _U731_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U727 (
    .in(in[0]),
    .clk(clk),
    .out(_U727_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U728 (
    .in(in[1]),
    .clk(clk),
    .out(_U728_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U729 (
    .in(in[2]),
    .clk(clk),
    .out(_U729_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U730 (
    .in(in[3]),
    .clk(clk),
    .out(_U730_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U731 (
    .in(in[4]),
    .clk(clk),
    .out(_U731_out)
);
assign out[4] = _U731_out;
assign out[3] = _U730_out;
assign out[2] = _U729_out;
assign out[1] = _U728_out;
assign out[0] = _U727_out;
endmodule

module array_delay_U679 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U680_out;
wire [15:0] _U681_out;
wire [15:0] _U682_out;
wire [15:0] _U683_out;
wire [15:0] _U684_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U680 (
    .in(in[0]),
    .clk(clk),
    .out(_U680_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U681 (
    .in(in[1]),
    .clk(clk),
    .out(_U681_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U682 (
    .in(in[2]),
    .clk(clk),
    .out(_U682_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U683 (
    .in(in[3]),
    .clk(clk),
    .out(_U683_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U684 (
    .in(in[4]),
    .clk(clk),
    .out(_U684_out)
);
assign out[4] = _U684_out;
assign out[3] = _U683_out;
assign out[2] = _U682_out;
assign out[1] = _U681_out;
assign out[0] = _U680_out;
endmodule

module array_delay_U669 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U670_out;
wire [15:0] _U671_out;
wire [15:0] _U672_out;
wire [15:0] _U673_out;
wire [15:0] _U674_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U670 (
    .in(in[0]),
    .clk(clk),
    .out(_U670_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U671 (
    .in(in[1]),
    .clk(clk),
    .out(_U671_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U672 (
    .in(in[2]),
    .clk(clk),
    .out(_U672_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U673 (
    .in(in[3]),
    .clk(clk),
    .out(_U673_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U674 (
    .in(in[4]),
    .clk(clk),
    .out(_U674_out)
);
assign out[4] = _U674_out;
assign out[3] = _U673_out;
assign out[2] = _U672_out;
assign out[1] = _U671_out;
assign out[0] = _U670_out;
endmodule

module array_delay_U622 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U623_out;
wire [15:0] _U624_out;
wire [15:0] _U625_out;
wire [15:0] _U626_out;
wire [15:0] _U627_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U623 (
    .in(in[0]),
    .clk(clk),
    .out(_U623_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U624 (
    .in(in[1]),
    .clk(clk),
    .out(_U624_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U625 (
    .in(in[2]),
    .clk(clk),
    .out(_U625_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U626 (
    .in(in[3]),
    .clk(clk),
    .out(_U626_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U627 (
    .in(in[4]),
    .clk(clk),
    .out(_U627_out)
);
assign out[4] = _U627_out;
assign out[3] = _U626_out;
assign out[2] = _U625_out;
assign out[1] = _U624_out;
assign out[0] = _U623_out;
endmodule

module array_delay_U612 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U613_out;
wire [15:0] _U614_out;
wire [15:0] _U615_out;
wire [15:0] _U616_out;
wire [15:0] _U617_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U613 (
    .in(in[0]),
    .clk(clk),
    .out(_U613_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U614 (
    .in(in[1]),
    .clk(clk),
    .out(_U614_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U615 (
    .in(in[2]),
    .clk(clk),
    .out(_U615_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U616 (
    .in(in[3]),
    .clk(clk),
    .out(_U616_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U617 (
    .in(in[4]),
    .clk(clk),
    .out(_U617_out)
);
assign out[4] = _U617_out;
assign out[3] = _U616_out;
assign out[2] = _U615_out;
assign out[1] = _U614_out;
assign out[0] = _U613_out;
endmodule

module array_delay_U565 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U566_out;
wire [15:0] _U567_out;
wire [15:0] _U568_out;
wire [15:0] _U569_out;
wire [15:0] _U570_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U566 (
    .in(in[0]),
    .clk(clk),
    .out(_U566_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U567 (
    .in(in[1]),
    .clk(clk),
    .out(_U567_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U568 (
    .in(in[2]),
    .clk(clk),
    .out(_U568_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U569 (
    .in(in[3]),
    .clk(clk),
    .out(_U569_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U570 (
    .in(in[4]),
    .clk(clk),
    .out(_U570_out)
);
assign out[4] = _U570_out;
assign out[3] = _U569_out;
assign out[2] = _U568_out;
assign out[1] = _U567_out;
assign out[0] = _U566_out;
endmodule

module array_delay_U555 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U556_out;
wire [15:0] _U557_out;
wire [15:0] _U558_out;
wire [15:0] _U559_out;
wire [15:0] _U560_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U556 (
    .in(in[0]),
    .clk(clk),
    .out(_U556_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U557 (
    .in(in[1]),
    .clk(clk),
    .out(_U557_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U558 (
    .in(in[2]),
    .clk(clk),
    .out(_U558_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U559 (
    .in(in[3]),
    .clk(clk),
    .out(_U559_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U560 (
    .in(in[4]),
    .clk(clk),
    .out(_U560_out)
);
assign out[4] = _U560_out;
assign out[3] = _U559_out;
assign out[2] = _U558_out;
assign out[1] = _U557_out;
assign out[0] = _U556_out;
endmodule

module array_delay_U508 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U509_out;
wire [15:0] _U510_out;
wire [15:0] _U511_out;
wire [15:0] _U512_out;
wire [15:0] _U513_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U509 (
    .in(in[0]),
    .clk(clk),
    .out(_U509_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U510 (
    .in(in[1]),
    .clk(clk),
    .out(_U510_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U511 (
    .in(in[2]),
    .clk(clk),
    .out(_U511_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U512 (
    .in(in[3]),
    .clk(clk),
    .out(_U512_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U513 (
    .in(in[4]),
    .clk(clk),
    .out(_U513_out)
);
assign out[4] = _U513_out;
assign out[3] = _U512_out;
assign out[2] = _U511_out;
assign out[1] = _U510_out;
assign out[0] = _U509_out;
endmodule

module array_delay_U498 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U499_out;
wire [15:0] _U500_out;
wire [15:0] _U501_out;
wire [15:0] _U502_out;
wire [15:0] _U503_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U499 (
    .in(in[0]),
    .clk(clk),
    .out(_U499_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U500 (
    .in(in[1]),
    .clk(clk),
    .out(_U500_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U501 (
    .in(in[2]),
    .clk(clk),
    .out(_U501_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U502 (
    .in(in[3]),
    .clk(clk),
    .out(_U502_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U503 (
    .in(in[4]),
    .clk(clk),
    .out(_U503_out)
);
assign out[4] = _U503_out;
assign out[3] = _U502_out;
assign out[2] = _U501_out;
assign out[1] = _U500_out;
assign out[0] = _U499_out;
endmodule

module array_delay_U1213 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1214_out;
wire [15:0] _U1215_out;
wire [15:0] _U1216_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1214 (
    .in(in[0]),
    .clk(clk),
    .out(_U1214_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1215 (
    .in(in[1]),
    .clk(clk),
    .out(_U1215_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1216 (
    .in(in[2]),
    .clk(clk),
    .out(_U1216_out)
);
assign out[2] = _U1216_out;
assign out[1] = _U1215_out;
assign out[0] = _U1214_out;
endmodule

module array_delay_U1205 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1206_out;
wire [15:0] _U1207_out;
wire [15:0] _U1208_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1206 (
    .in(in[0]),
    .clk(clk),
    .out(_U1206_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1207 (
    .in(in[1]),
    .clk(clk),
    .out(_U1207_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1208 (
    .in(in[2]),
    .clk(clk),
    .out(_U1208_out)
);
assign out[2] = _U1208_out;
assign out[1] = _U1207_out;
assign out[0] = _U1206_out;
endmodule

module array_delay_U1175 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1176_out;
wire [15:0] _U1177_out;
wire [15:0] _U1178_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1176 (
    .in(in[0]),
    .clk(clk),
    .out(_U1176_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1177 (
    .in(in[1]),
    .clk(clk),
    .out(_U1177_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1178 (
    .in(in[2]),
    .clk(clk),
    .out(_U1178_out)
);
assign out[2] = _U1178_out;
assign out[1] = _U1177_out;
assign out[0] = _U1176_out;
endmodule

module array_delay_U1167 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1168_out;
wire [15:0] _U1169_out;
wire [15:0] _U1170_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1168 (
    .in(in[0]),
    .clk(clk),
    .out(_U1168_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1169 (
    .in(in[1]),
    .clk(clk),
    .out(_U1169_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1170 (
    .in(in[2]),
    .clk(clk),
    .out(_U1170_out)
);
assign out[2] = _U1170_out;
assign out[1] = _U1169_out;
assign out[0] = _U1168_out;
endmodule

module array_delay_U1137 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1138_out;
wire [15:0] _U1139_out;
wire [15:0] _U1140_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1138 (
    .in(in[0]),
    .clk(clk),
    .out(_U1138_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1139 (
    .in(in[1]),
    .clk(clk),
    .out(_U1139_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1140 (
    .in(in[2]),
    .clk(clk),
    .out(_U1140_out)
);
assign out[2] = _U1140_out;
assign out[1] = _U1139_out;
assign out[0] = _U1138_out;
endmodule

module array_delay_U1129 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1130_out;
wire [15:0] _U1131_out;
wire [15:0] _U1132_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1130 (
    .in(in[0]),
    .clk(clk),
    .out(_U1130_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1131 (
    .in(in[1]),
    .clk(clk),
    .out(_U1131_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1132 (
    .in(in[2]),
    .clk(clk),
    .out(_U1132_out)
);
assign out[2] = _U1132_out;
assign out[1] = _U1131_out;
assign out[0] = _U1130_out;
endmodule

module array_delay_U1099 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1100_out;
wire [15:0] _U1101_out;
wire [15:0] _U1102_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1100 (
    .in(in[0]),
    .clk(clk),
    .out(_U1100_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1101 (
    .in(in[1]),
    .clk(clk),
    .out(_U1101_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1102 (
    .in(in[2]),
    .clk(clk),
    .out(_U1102_out)
);
assign out[2] = _U1102_out;
assign out[1] = _U1101_out;
assign out[0] = _U1100_out;
endmodule

module array_delay_U1091 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1092_out;
wire [15:0] _U1093_out;
wire [15:0] _U1094_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1092 (
    .in(in[0]),
    .clk(clk),
    .out(_U1092_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1093 (
    .in(in[1]),
    .clk(clk),
    .out(_U1093_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1094 (
    .in(in[2]),
    .clk(clk),
    .out(_U1094_out)
);
assign out[2] = _U1094_out;
assign out[1] = _U1093_out;
assign out[0] = _U1092_out;
endmodule

module array_delay_U1061 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1062_out;
wire [15:0] _U1063_out;
wire [15:0] _U1064_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1062 (
    .in(in[0]),
    .clk(clk),
    .out(_U1062_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1063 (
    .in(in[1]),
    .clk(clk),
    .out(_U1063_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1064 (
    .in(in[2]),
    .clk(clk),
    .out(_U1064_out)
);
assign out[2] = _U1064_out;
assign out[1] = _U1063_out;
assign out[0] = _U1062_out;
endmodule

module array_delay_U1053 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1054_out;
wire [15:0] _U1055_out;
wire [15:0] _U1056_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1054 (
    .in(in[0]),
    .clk(clk),
    .out(_U1054_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1055 (
    .in(in[1]),
    .clk(clk),
    .out(_U1055_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1056 (
    .in(in[2]),
    .clk(clk),
    .out(_U1056_out)
);
assign out[2] = _U1056_out;
assign out[1] = _U1055_out;
assign out[0] = _U1054_out;
endmodule

module array_delay_U1023 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1024_out;
wire [15:0] _U1025_out;
wire [15:0] _U1026_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1024 (
    .in(in[0]),
    .clk(clk),
    .out(_U1024_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1025 (
    .in(in[1]),
    .clk(clk),
    .out(_U1025_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1026 (
    .in(in[2]),
    .clk(clk),
    .out(_U1026_out)
);
assign out[2] = _U1026_out;
assign out[1] = _U1025_out;
assign out[0] = _U1024_out;
endmodule

module array_delay_U1015 (
    input clk,
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
wire [15:0] _U1016_out;
wire [15:0] _U1017_out;
wire [15:0] _U1018_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1016 (
    .in(in[0]),
    .clk(clk),
    .out(_U1016_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1017 (
    .in(in[1]),
    .clk(clk),
    .out(_U1017_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1018 (
    .in(in[2]),
    .clk(clk),
    .out(_U1018_out)
);
assign out[2] = _U1018_out;
assign out[1] = _U1017_out;
assign out[0] = _U1016_out;
endmodule

module aff__U990 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U992_out;
wire [15:0] coeff_U995_out;
wire [15:0] coeff_U998_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U992 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U992_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U995 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U995_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U998 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U998_out)
);
assign out = 16'((16'((16'((16'(coeff_U992_out * d[0])) + (16'(coeff_U995_out * d[1])))) + (16'(coeff_U998_out * d[2])))) + 16'h4615);
endmodule

module affine_controller__U989 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U990 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U952 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U954_out;
wire [15:0] coeff_U957_out;
wire [15:0] coeff_U960_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U954 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U954_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U957 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U957_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U960 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U960_out)
);
assign out = 16'((16'((16'((16'(coeff_U954_out * d[0])) + (16'(coeff_U957_out * d[1])))) + (16'(coeff_U960_out * d[2])))) + 16'h4305);
endmodule

module affine_controller__U951 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U952 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U914 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U916_out;
wire [15:0] coeff_U919_out;
wire [15:0] coeff_U922_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U916 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U916_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U919 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U919_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U922 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U922_out)
);
assign out = 16'((16'((16'((16'(coeff_U916_out * d[0])) + (16'(coeff_U919_out * d[1])))) + (16'(coeff_U922_out * d[2])))) + 16'h3ff5);
endmodule

module affine_controller__U913 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U914 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U857 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U859_out;
wire [15:0] coeff_U862_out;
wire [15:0] coeff_U865_out;
wire [15:0] coeff_U868_out;
wire [15:0] coeff_U871_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U859 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U859_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U862 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U862_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U865 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U865_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U868 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U868_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U871 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U871_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U859_out * d[0])) + (16'(coeff_U862_out * d[1])))) + (16'(coeff_U865_out * d[2])))) + (16'(coeff_U868_out * d[3])))) + (16'(coeff_U871_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U856 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U857 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U800 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U802_out;
wire [15:0] coeff_U805_out;
wire [15:0] coeff_U808_out;
wire [15:0] coeff_U811_out;
wire [15:0] coeff_U814_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U802 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U802_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U805 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U805_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U808 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U808_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U811 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U811_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U814 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U814_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U802_out * d[0])) + (16'(coeff_U805_out * d[1])))) + (16'(coeff_U808_out * d[2])))) + (16'(coeff_U811_out * d[3])))) + (16'(coeff_U814_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U799 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U800 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U79 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U81_out;
wire [15:0] coeff_U84_out;
wire [15:0] coeff_U87_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U81 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U81_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U84 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U84_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U87 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U87_out)
);
assign out = 16'((16'((16'((16'(coeff_U81_out * d[0])) + (16'(coeff_U84_out * d[1])))) + (16'(coeff_U87_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U78 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U79 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U743 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U745_out;
wire [15:0] coeff_U748_out;
wire [15:0] coeff_U751_out;
wire [15:0] coeff_U754_out;
wire [15:0] coeff_U757_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U745 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U745_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U748 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U748_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U751 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U751_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U754 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U754_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U757 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U757_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U745_out * d[0])) + (16'(coeff_U748_out * d[1])))) + (16'(coeff_U751_out * d[2])))) + (16'(coeff_U754_out * d[3])))) + (16'(coeff_U757_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U742 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U743 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U686 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U688_out;
wire [15:0] coeff_U691_out;
wire [15:0] coeff_U694_out;
wire [15:0] coeff_U697_out;
wire [15:0] coeff_U700_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U688 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U688_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U691 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U691_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U694 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U694_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U697 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U697_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U700 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U700_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U688_out * d[0])) + (16'(coeff_U691_out * d[1])))) + (16'(coeff_U694_out * d[2])))) + (16'(coeff_U697_out * d[3])))) + (16'(coeff_U700_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U685 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U686 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U629 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U631_out;
wire [15:0] coeff_U634_out;
wire [15:0] coeff_U637_out;
wire [15:0] coeff_U640_out;
wire [15:0] coeff_U643_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U631 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U631_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U634 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U634_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U637 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U637_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U640 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U640_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U643 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U643_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U631_out * d[0])) + (16'(coeff_U634_out * d[1])))) + (16'(coeff_U637_out * d[2])))) + (16'(coeff_U640_out * d[3])))) + (16'(coeff_U643_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U628 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U629 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U572 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U574_out;
wire [15:0] coeff_U577_out;
wire [15:0] coeff_U580_out;
wire [15:0] coeff_U583_out;
wire [15:0] coeff_U586_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U574 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U574_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U577 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U577_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U580 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U580_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U583 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U583_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U586 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U586_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U574_out * d[0])) + (16'(coeff_U577_out * d[1])))) + (16'(coeff_U580_out * d[2])))) + (16'(coeff_U583_out * d[3])))) + (16'(coeff_U586_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U571 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U572 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U53 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U55_out;
wire [15:0] coeff_U58_out;
wire [15:0] coeff_U61_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U55 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U55_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U58 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U58_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U61 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U61_out)
);
assign out = 16'((16'((16'((16'(coeff_U55_out * d[0])) + (16'(coeff_U58_out * d[1])))) + (16'(coeff_U61_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U52 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U53 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U515 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U517_out;
wire [15:0] coeff_U520_out;
wire [15:0] coeff_U523_out;
wire [15:0] coeff_U526_out;
wire [15:0] coeff_U529_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U517 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U517_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U520 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U520_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U523 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U523_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U526 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U526_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U529 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U529_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U517_out * d[0])) + (16'(coeff_U520_out * d[1])))) + (16'(coeff_U523_out * d[2])))) + (16'(coeff_U526_out * d[3])))) + (16'(coeff_U529_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U514 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U515 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U458 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U460_out;
wire [15:0] coeff_U463_out;
wire [15:0] coeff_U466_out;
wire [15:0] coeff_U469_out;
wire [15:0] coeff_U472_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U460 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U460_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U463 (
    .in(16'h0930),
    .clk(clk),
    .out(coeff_U463_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U466 (
    .in(16'h0310),
    .clk(clk),
    .out(coeff_U466_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U469 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U469_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U472 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U472_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U460_out * d[0])) + (16'(coeff_U463_out * d[1])))) + (16'(coeff_U466_out * d[2])))) + (16'(coeff_U469_out * d[3])))) + (16'(coeff_U472_out * d[4])))) + 16'h08d5);
endmodule

module affine_controller__U457 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U458 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h001b;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h001b;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U432 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U434_out;
wire [15:0] coeff_U437_out;
wire [15:0] coeff_U440_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U434 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U434_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U437 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U437_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U440 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U440_out)
);
assign out = 16'((16'((16'((16'(coeff_U434_out * d[0])) + (16'(coeff_U437_out * d[1])))) + (16'(coeff_U440_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U431 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U432 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U406 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U408_out;
wire [15:0] coeff_U411_out;
wire [15:0] coeff_U414_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U408 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U408_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U411 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U411_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U414 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U414_out)
);
assign out = 16'((16'((16'((16'(coeff_U408_out * d[0])) + (16'(coeff_U411_out * d[1])))) + (16'(coeff_U414_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U405 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U406 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U3928 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3930_out;
wire [15:0] coeff_U3933_out;
wire [15:0] coeff_U3936_out;
wire [15:0] coeff_U3939_out;
wire [15:0] coeff_U3942_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3930 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3930_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3933 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3933_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3936 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3936_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3939 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3939_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3942 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3942_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3930_out * d[0])) + (16'(coeff_U3933_out * d[1])))) + (16'(coeff_U3936_out * d[2])))) + (16'(coeff_U3939_out * d[3])))) + (16'(coeff_U3942_out * d[4])))) + 16'h0000);
endmodule

module aff__U3905 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3907_out;
wire [15:0] coeff_U3910_out;
wire [15:0] coeff_U3913_out;
wire [15:0] coeff_U3916_out;
wire [15:0] coeff_U3919_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3907 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3907_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3910 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3910_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3913 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3913_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3916 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3916_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3919 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3919_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3907_out * d[0])) + (16'(coeff_U3910_out * d[1])))) + (16'(coeff_U3913_out * d[2])))) + (16'(coeff_U3916_out * d[3])))) + (16'(coeff_U3919_out * d[4])))) + 16'h0000);
endmodule

module aff__U3882 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3884_out;
wire [15:0] coeff_U3887_out;
wire [15:0] coeff_U3890_out;
wire [15:0] coeff_U3893_out;
wire [15:0] coeff_U3896_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3884 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3884_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3887 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3887_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3890 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3890_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3893 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3893_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3896 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3896_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3884_out * d[0])) + (16'(coeff_U3887_out * d[1])))) + (16'(coeff_U3890_out * d[2])))) + (16'(coeff_U3893_out * d[3])))) + (16'(coeff_U3896_out * d[4])))) + 16'h0000);
endmodule

module aff__U3859 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3861_out;
wire [15:0] coeff_U3864_out;
wire [15:0] coeff_U3867_out;
wire [15:0] coeff_U3870_out;
wire [15:0] coeff_U3873_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3861 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3861_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3864 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3864_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3867 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3867_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3870 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3870_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3873 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3873_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3861_out * d[0])) + (16'(coeff_U3864_out * d[1])))) + (16'(coeff_U3867_out * d[2])))) + (16'(coeff_U3870_out * d[3])))) + (16'(coeff_U3873_out * d[4])))) + 16'h0000);
endmodule

module aff__U3836 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3838_out;
wire [15:0] coeff_U3841_out;
wire [15:0] coeff_U3844_out;
wire [15:0] coeff_U3847_out;
wire [15:0] coeff_U3850_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3838 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3838_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3841 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3841_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3844 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3844_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3847 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3847_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3850 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3850_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3838_out * d[0])) + (16'(coeff_U3841_out * d[1])))) + (16'(coeff_U3844_out * d[2])))) + (16'(coeff_U3847_out * d[3])))) + (16'(coeff_U3850_out * d[4])))) + 16'h0000);
endmodule

module aff__U3813 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3815_out;
wire [15:0] coeff_U3818_out;
wire [15:0] coeff_U3821_out;
wire [15:0] coeff_U3824_out;
wire [15:0] coeff_U3827_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3815 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3815_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3818 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3818_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3821 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3821_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3824 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3824_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3827 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3827_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3815_out * d[0])) + (16'(coeff_U3818_out * d[1])))) + (16'(coeff_U3821_out * d[2])))) + (16'(coeff_U3824_out * d[3])))) + (16'(coeff_U3827_out * d[4])))) + 16'h0000);
endmodule

module aff__U380 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U382_out;
wire [15:0] coeff_U385_out;
wire [15:0] coeff_U388_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U382 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U382_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U385 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U385_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U388 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U388_out)
);
assign out = 16'((16'((16'((16'(coeff_U382_out * d[0])) + (16'(coeff_U385_out * d[1])))) + (16'(coeff_U388_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U379 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U380 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U3790 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3792_out;
wire [15:0] coeff_U3795_out;
wire [15:0] coeff_U3798_out;
wire [15:0] coeff_U3801_out;
wire [15:0] coeff_U3804_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3792 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3792_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3795 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3795_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3798 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3798_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3801 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3801_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3804 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3804_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3792_out * d[0])) + (16'(coeff_U3795_out * d[1])))) + (16'(coeff_U3798_out * d[2])))) + (16'(coeff_U3801_out * d[3])))) + (16'(coeff_U3804_out * d[4])))) + 16'h0000);
endmodule

module aff__U3767 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3769_out;
wire [15:0] coeff_U3772_out;
wire [15:0] coeff_U3775_out;
wire [15:0] coeff_U3778_out;
wire [15:0] coeff_U3781_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3769 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3769_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3772 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3772_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3775 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3775_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3778 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3778_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3781 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3781_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3769_out * d[0])) + (16'(coeff_U3772_out * d[1])))) + (16'(coeff_U3775_out * d[2])))) + (16'(coeff_U3778_out * d[3])))) + (16'(coeff_U3781_out * d[4])))) + 16'h0000);
endmodule

module aff__U3744 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3746_out;
wire [15:0] coeff_U3749_out;
wire [15:0] coeff_U3752_out;
wire [15:0] coeff_U3755_out;
wire [15:0] coeff_U3758_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3746 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3746_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3749 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3749_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3752 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3752_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3755 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3755_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3758 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3758_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3746_out * d[0])) + (16'(coeff_U3749_out * d[1])))) + (16'(coeff_U3752_out * d[2])))) + (16'(coeff_U3755_out * d[3])))) + (16'(coeff_U3758_out * d[4])))) + 16'h0000);
endmodule

module aff__U3721 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3723_out;
wire [15:0] coeff_U3726_out;
wire [15:0] coeff_U3729_out;
wire [15:0] coeff_U3732_out;
wire [15:0] coeff_U3735_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3723 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3723_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3726 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3726_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3729 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3729_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3732 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3732_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3735 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3735_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3723_out * d[0])) + (16'(coeff_U3726_out * d[1])))) + (16'(coeff_U3729_out * d[2])))) + (16'(coeff_U3732_out * d[3])))) + (16'(coeff_U3735_out * d[4])))) + 16'h0000);
endmodule

module aff__U3698 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3700_out;
wire [15:0] coeff_U3703_out;
wire [15:0] coeff_U3706_out;
wire [15:0] coeff_U3709_out;
wire [15:0] coeff_U3712_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3700 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3700_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3703 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3703_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3706 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3706_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3709 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3709_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3712 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3712_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3700_out * d[0])) + (16'(coeff_U3703_out * d[1])))) + (16'(coeff_U3706_out * d[2])))) + (16'(coeff_U3709_out * d[3])))) + (16'(coeff_U3712_out * d[4])))) + 16'h0000);
endmodule

module aff__U3675 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3677_out;
wire [15:0] coeff_U3680_out;
wire [15:0] coeff_U3683_out;
wire [15:0] coeff_U3686_out;
wire [15:0] coeff_U3689_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3677 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3677_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3680 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3680_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3683 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3683_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3686 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3686_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3689 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3689_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3677_out * d[0])) + (16'(coeff_U3680_out * d[1])))) + (16'(coeff_U3683_out * d[2])))) + (16'(coeff_U3686_out * d[3])))) + (16'(coeff_U3689_out * d[4])))) + 16'h0000);
endmodule

module aff__U3652 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3654_out;
wire [15:0] coeff_U3657_out;
wire [15:0] coeff_U3660_out;
wire [15:0] coeff_U3663_out;
wire [15:0] coeff_U3666_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3654 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3654_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3657 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3657_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3660 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3660_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3663 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3663_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3666 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3666_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3654_out * d[0])) + (16'(coeff_U3657_out * d[1])))) + (16'(coeff_U3660_out * d[2])))) + (16'(coeff_U3663_out * d[3])))) + (16'(coeff_U3666_out * d[4])))) + 16'h0000);
endmodule

module aff__U3629 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3631_out;
wire [15:0] coeff_U3634_out;
wire [15:0] coeff_U3637_out;
wire [15:0] coeff_U3640_out;
wire [15:0] coeff_U3643_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3631 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3631_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3634 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3634_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3637 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3637_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3640 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3640_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3643 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3643_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3631_out * d[0])) + (16'(coeff_U3634_out * d[1])))) + (16'(coeff_U3637_out * d[2])))) + (16'(coeff_U3640_out * d[3])))) + (16'(coeff_U3643_out * d[4])))) + 16'h0000);
endmodule

module aff__U3606 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3608_out;
wire [15:0] coeff_U3611_out;
wire [15:0] coeff_U3614_out;
wire [15:0] coeff_U3617_out;
wire [15:0] coeff_U3620_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3608 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3608_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3611 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3611_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3614 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3614_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3617 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3617_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3620 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3620_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3608_out * d[0])) + (16'(coeff_U3611_out * d[1])))) + (16'(coeff_U3614_out * d[2])))) + (16'(coeff_U3617_out * d[3])))) + (16'(coeff_U3620_out * d[4])))) + 16'h0000);
endmodule

module aff__U3583 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3585_out;
wire [15:0] coeff_U3588_out;
wire [15:0] coeff_U3591_out;
wire [15:0] coeff_U3594_out;
wire [15:0] coeff_U3597_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3585 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3585_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3588 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3588_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3591 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3591_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3594 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3594_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3597 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3597_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3585_out * d[0])) + (16'(coeff_U3588_out * d[1])))) + (16'(coeff_U3591_out * d[2])))) + (16'(coeff_U3594_out * d[3])))) + (16'(coeff_U3597_out * d[4])))) + 16'h0000);
endmodule

module aff__U3560 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3562_out;
wire [15:0] coeff_U3565_out;
wire [15:0] coeff_U3568_out;
wire [15:0] coeff_U3571_out;
wire [15:0] coeff_U3574_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3562 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3562_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3565 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3565_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3568 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3568_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3571 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3571_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3574 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3574_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3562_out * d[0])) + (16'(coeff_U3565_out * d[1])))) + (16'(coeff_U3568_out * d[2])))) + (16'(coeff_U3571_out * d[3])))) + (16'(coeff_U3574_out * d[4])))) + 16'h0000);
endmodule

module aff__U354 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U356_out;
wire [15:0] coeff_U359_out;
wire [15:0] coeff_U362_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U356 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U356_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U359 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U359_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U362 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U362_out)
);
assign out = 16'((16'((16'((16'(coeff_U356_out * d[0])) + (16'(coeff_U359_out * d[1])))) + (16'(coeff_U362_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U353 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U354 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U3537 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3539_out;
wire [15:0] coeff_U3542_out;
wire [15:0] coeff_U3545_out;
wire [15:0] coeff_U3548_out;
wire [15:0] coeff_U3551_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3539 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3539_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3542 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3542_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3545 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3545_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3548 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3548_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3551 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3551_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3539_out * d[0])) + (16'(coeff_U3542_out * d[1])))) + (16'(coeff_U3545_out * d[2])))) + (16'(coeff_U3548_out * d[3])))) + (16'(coeff_U3551_out * d[4])))) + 16'h0000);
endmodule

module aff__U3514 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3516_out;
wire [15:0] coeff_U3519_out;
wire [15:0] coeff_U3522_out;
wire [15:0] coeff_U3525_out;
wire [15:0] coeff_U3528_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3516 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3516_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3519 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3519_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3522 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3522_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3525 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3525_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3528 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3528_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3516_out * d[0])) + (16'(coeff_U3519_out * d[1])))) + (16'(coeff_U3522_out * d[2])))) + (16'(coeff_U3525_out * d[3])))) + (16'(coeff_U3528_out * d[4])))) + 16'h0000);
endmodule

module aff__U3491 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3493_out;
wire [15:0] coeff_U3496_out;
wire [15:0] coeff_U3499_out;
wire [15:0] coeff_U3502_out;
wire [15:0] coeff_U3505_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3493 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3493_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3496 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3496_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3499 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3499_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3502 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3502_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3505 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3505_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3493_out * d[0])) + (16'(coeff_U3496_out * d[1])))) + (16'(coeff_U3499_out * d[2])))) + (16'(coeff_U3502_out * d[3])))) + (16'(coeff_U3505_out * d[4])))) + 16'h0000);
endmodule

module aff__U3468 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3470_out;
wire [15:0] coeff_U3473_out;
wire [15:0] coeff_U3476_out;
wire [15:0] coeff_U3479_out;
wire [15:0] coeff_U3482_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3470 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3470_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3473 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3473_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3476 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3476_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3479 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3479_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3482 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3482_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3470_out * d[0])) + (16'(coeff_U3473_out * d[1])))) + (16'(coeff_U3476_out * d[2])))) + (16'(coeff_U3479_out * d[3])))) + (16'(coeff_U3482_out * d[4])))) + 16'h0000);
endmodule

module aff__U3445 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3447_out;
wire [15:0] coeff_U3450_out;
wire [15:0] coeff_U3453_out;
wire [15:0] coeff_U3456_out;
wire [15:0] coeff_U3459_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3447 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3447_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3450 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3450_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3453 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3453_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3456 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3456_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3459 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3459_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3447_out * d[0])) + (16'(coeff_U3450_out * d[1])))) + (16'(coeff_U3453_out * d[2])))) + (16'(coeff_U3456_out * d[3])))) + (16'(coeff_U3459_out * d[4])))) + 16'h0000);
endmodule

module aff__U3422 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3424_out;
wire [15:0] coeff_U3427_out;
wire [15:0] coeff_U3430_out;
wire [15:0] coeff_U3433_out;
wire [15:0] coeff_U3436_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3424 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3424_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3427 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3427_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3430 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3430_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3433 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3433_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3436 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3436_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3424_out * d[0])) + (16'(coeff_U3427_out * d[1])))) + (16'(coeff_U3430_out * d[2])))) + (16'(coeff_U3433_out * d[3])))) + (16'(coeff_U3436_out * d[4])))) + 16'h0000);
endmodule

module aff__U3399 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3401_out;
wire [15:0] coeff_U3404_out;
wire [15:0] coeff_U3407_out;
wire [15:0] coeff_U3410_out;
wire [15:0] coeff_U3413_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3401 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3401_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3404 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3404_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3407 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3407_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3410 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3410_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3413 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3413_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3401_out * d[0])) + (16'(coeff_U3404_out * d[1])))) + (16'(coeff_U3407_out * d[2])))) + (16'(coeff_U3410_out * d[3])))) + (16'(coeff_U3413_out * d[4])))) + 16'h0000);
endmodule

module aff__U3376 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3378_out;
wire [15:0] coeff_U3381_out;
wire [15:0] coeff_U3384_out;
wire [15:0] coeff_U3387_out;
wire [15:0] coeff_U3390_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3378 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3378_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3381 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3381_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3384 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3384_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3387 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3387_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3390 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3390_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3378_out * d[0])) + (16'(coeff_U3381_out * d[1])))) + (16'(coeff_U3384_out * d[2])))) + (16'(coeff_U3387_out * d[3])))) + (16'(coeff_U3390_out * d[4])))) + 16'h0000);
endmodule

module aff__U3353 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3355_out;
wire [15:0] coeff_U3358_out;
wire [15:0] coeff_U3361_out;
wire [15:0] coeff_U3364_out;
wire [15:0] coeff_U3367_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3355 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3355_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3358 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3358_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3361 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3361_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3364 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3364_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3367 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3367_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3355_out * d[0])) + (16'(coeff_U3358_out * d[1])))) + (16'(coeff_U3361_out * d[2])))) + (16'(coeff_U3364_out * d[3])))) + (16'(coeff_U3367_out * d[4])))) + 16'h0000);
endmodule

module aff__U3330 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3332_out;
wire [15:0] coeff_U3335_out;
wire [15:0] coeff_U3338_out;
wire [15:0] coeff_U3341_out;
wire [15:0] coeff_U3344_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3332 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3332_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3335 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3335_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3338 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3338_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3341 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3341_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3344 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3344_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3332_out * d[0])) + (16'(coeff_U3335_out * d[1])))) + (16'(coeff_U3338_out * d[2])))) + (16'(coeff_U3341_out * d[3])))) + (16'(coeff_U3344_out * d[4])))) + 16'h0000);
endmodule

module aff__U3307 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3309_out;
wire [15:0] coeff_U3312_out;
wire [15:0] coeff_U3315_out;
wire [15:0] coeff_U3318_out;
wire [15:0] coeff_U3321_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3309 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3309_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3312 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3312_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3315 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3315_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3318 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3318_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3321 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3321_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3309_out * d[0])) + (16'(coeff_U3312_out * d[1])))) + (16'(coeff_U3315_out * d[2])))) + (16'(coeff_U3318_out * d[3])))) + (16'(coeff_U3321_out * d[4])))) + 16'h0000);
endmodule

module aff__U3284 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3286_out;
wire [15:0] coeff_U3289_out;
wire [15:0] coeff_U3292_out;
wire [15:0] coeff_U3295_out;
wire [15:0] coeff_U3298_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3286 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3286_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3289 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3289_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3292 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3292_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3295 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3295_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3298 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3298_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3286_out * d[0])) + (16'(coeff_U3289_out * d[1])))) + (16'(coeff_U3292_out * d[2])))) + (16'(coeff_U3295_out * d[3])))) + (16'(coeff_U3298_out * d[4])))) + 16'h0000);
endmodule

module aff__U328 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U330_out;
wire [15:0] coeff_U333_out;
wire [15:0] coeff_U336_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U330 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U330_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U333 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U333_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U336 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U336_out)
);
assign out = 16'((16'((16'((16'(coeff_U330_out * d[0])) + (16'(coeff_U333_out * d[1])))) + (16'(coeff_U336_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U327 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U328 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U3261 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3263_out;
wire [15:0] coeff_U3266_out;
wire [15:0] coeff_U3269_out;
wire [15:0] coeff_U3272_out;
wire [15:0] coeff_U3275_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3263 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3263_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3266 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3266_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3269 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3269_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3272 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3272_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3275 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3275_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3263_out * d[0])) + (16'(coeff_U3266_out * d[1])))) + (16'(coeff_U3269_out * d[2])))) + (16'(coeff_U3272_out * d[3])))) + (16'(coeff_U3275_out * d[4])))) + 16'h0000);
endmodule

module aff__U3238 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3240_out;
wire [15:0] coeff_U3243_out;
wire [15:0] coeff_U3246_out;
wire [15:0] coeff_U3249_out;
wire [15:0] coeff_U3252_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3240 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3240_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3243 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3243_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3246 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3246_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3249 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3249_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3252 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3252_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3240_out * d[0])) + (16'(coeff_U3243_out * d[1])))) + (16'(coeff_U3246_out * d[2])))) + (16'(coeff_U3249_out * d[3])))) + (16'(coeff_U3252_out * d[4])))) + 16'h0000);
endmodule

module aff__U3215 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3217_out;
wire [15:0] coeff_U3220_out;
wire [15:0] coeff_U3223_out;
wire [15:0] coeff_U3226_out;
wire [15:0] coeff_U3229_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3217 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3217_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3220 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3220_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3223 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3223_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3226 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3226_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3229 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3229_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3217_out * d[0])) + (16'(coeff_U3220_out * d[1])))) + (16'(coeff_U3223_out * d[2])))) + (16'(coeff_U3226_out * d[3])))) + (16'(coeff_U3229_out * d[4])))) + 16'h0000);
endmodule

module aff__U3192 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3194_out;
wire [15:0] coeff_U3197_out;
wire [15:0] coeff_U3200_out;
wire [15:0] coeff_U3203_out;
wire [15:0] coeff_U3206_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3194 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3194_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3197 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3197_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3200 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3200_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3203 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3203_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3206 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3206_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3194_out * d[0])) + (16'(coeff_U3197_out * d[1])))) + (16'(coeff_U3200_out * d[2])))) + (16'(coeff_U3203_out * d[3])))) + (16'(coeff_U3206_out * d[4])))) + 16'h0000);
endmodule

module aff__U3169 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3171_out;
wire [15:0] coeff_U3174_out;
wire [15:0] coeff_U3177_out;
wire [15:0] coeff_U3180_out;
wire [15:0] coeff_U3183_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3171 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3171_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3174 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3174_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3177 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3177_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3180 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3180_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3183 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3183_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3171_out * d[0])) + (16'(coeff_U3174_out * d[1])))) + (16'(coeff_U3177_out * d[2])))) + (16'(coeff_U3180_out * d[3])))) + (16'(coeff_U3183_out * d[4])))) + 16'h0000);
endmodule

module aff__U3146 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3148_out;
wire [15:0] coeff_U3151_out;
wire [15:0] coeff_U3154_out;
wire [15:0] coeff_U3157_out;
wire [15:0] coeff_U3160_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3148 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3148_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3151 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3151_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3154 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3154_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3157 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3157_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3160 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3160_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3148_out * d[0])) + (16'(coeff_U3151_out * d[1])))) + (16'(coeff_U3154_out * d[2])))) + (16'(coeff_U3157_out * d[3])))) + (16'(coeff_U3160_out * d[4])))) + 16'h0000);
endmodule

module aff__U3123 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3125_out;
wire [15:0] coeff_U3128_out;
wire [15:0] coeff_U3131_out;
wire [15:0] coeff_U3134_out;
wire [15:0] coeff_U3137_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3125 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3125_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3128 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3128_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3131 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3131_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3134 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3134_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3137 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3137_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3125_out * d[0])) + (16'(coeff_U3128_out * d[1])))) + (16'(coeff_U3131_out * d[2])))) + (16'(coeff_U3134_out * d[3])))) + (16'(coeff_U3137_out * d[4])))) + 16'h0000);
endmodule

module aff__U3100 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3102_out;
wire [15:0] coeff_U3105_out;
wire [15:0] coeff_U3108_out;
wire [15:0] coeff_U3111_out;
wire [15:0] coeff_U3114_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3102 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3102_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3105 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3105_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3108 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3108_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3111 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3111_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3114 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3114_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3102_out * d[0])) + (16'(coeff_U3105_out * d[1])))) + (16'(coeff_U3108_out * d[2])))) + (16'(coeff_U3111_out * d[3])))) + (16'(coeff_U3114_out * d[4])))) + 16'h0000);
endmodule

module aff__U3077 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3079_out;
wire [15:0] coeff_U3082_out;
wire [15:0] coeff_U3085_out;
wire [15:0] coeff_U3088_out;
wire [15:0] coeff_U3091_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3079 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3079_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3082 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3082_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3085 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3085_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3088 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3088_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3091 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3091_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3079_out * d[0])) + (16'(coeff_U3082_out * d[1])))) + (16'(coeff_U3085_out * d[2])))) + (16'(coeff_U3088_out * d[3])))) + (16'(coeff_U3091_out * d[4])))) + 16'h0000);
endmodule

module aff__U3054 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3056_out;
wire [15:0] coeff_U3059_out;
wire [15:0] coeff_U3062_out;
wire [15:0] coeff_U3065_out;
wire [15:0] coeff_U3068_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3056 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3056_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3059 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3059_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3062 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3062_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3065 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3065_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3068 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3068_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3056_out * d[0])) + (16'(coeff_U3059_out * d[1])))) + (16'(coeff_U3062_out * d[2])))) + (16'(coeff_U3065_out * d[3])))) + (16'(coeff_U3068_out * d[4])))) + 16'h0000);
endmodule

module aff__U3031 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3033_out;
wire [15:0] coeff_U3036_out;
wire [15:0] coeff_U3039_out;
wire [15:0] coeff_U3042_out;
wire [15:0] coeff_U3045_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3033 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3033_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3036 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3036_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3039 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3039_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3042 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3042_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3045 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3045_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3033_out * d[0])) + (16'(coeff_U3036_out * d[1])))) + (16'(coeff_U3039_out * d[2])))) + (16'(coeff_U3042_out * d[3])))) + (16'(coeff_U3045_out * d[4])))) + 16'h0000);
endmodule

module aff__U302 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U304_out;
wire [15:0] coeff_U307_out;
wire [15:0] coeff_U310_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U304 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U304_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U307 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U307_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U310 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U310_out)
);
assign out = 16'((16'((16'((16'(coeff_U304_out * d[0])) + (16'(coeff_U307_out * d[1])))) + (16'(coeff_U310_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U301 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U302 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U3008 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U3010_out;
wire [15:0] coeff_U3013_out;
wire [15:0] coeff_U3016_out;
wire [15:0] coeff_U3019_out;
wire [15:0] coeff_U3022_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3010 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3010_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3013 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U3013_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3016 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U3016_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3019 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3019_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3022 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3022_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U3010_out * d[0])) + (16'(coeff_U3013_out * d[1])))) + (16'(coeff_U3016_out * d[2])))) + (16'(coeff_U3019_out * d[3])))) + (16'(coeff_U3022_out * d[4])))) + 16'h0000);
endmodule

module aff__U2985 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2987_out;
wire [15:0] coeff_U2990_out;
wire [15:0] coeff_U2993_out;
wire [15:0] coeff_U2996_out;
wire [15:0] coeff_U2999_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2987 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2987_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2990 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2990_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2993 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2993_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2996 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2996_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2999 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2999_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2987_out * d[0])) + (16'(coeff_U2990_out * d[1])))) + (16'(coeff_U2993_out * d[2])))) + (16'(coeff_U2996_out * d[3])))) + (16'(coeff_U2999_out * d[4])))) + 16'h0000);
endmodule

module aff__U2962 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2964_out;
wire [15:0] coeff_U2967_out;
wire [15:0] coeff_U2970_out;
wire [15:0] coeff_U2973_out;
wire [15:0] coeff_U2976_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2964 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2964_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2967 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2967_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2970 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2970_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2973 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2973_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2976 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2976_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2964_out * d[0])) + (16'(coeff_U2967_out * d[1])))) + (16'(coeff_U2970_out * d[2])))) + (16'(coeff_U2973_out * d[3])))) + (16'(coeff_U2976_out * d[4])))) + 16'h0000);
endmodule

module aff__U2939 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2941_out;
wire [15:0] coeff_U2944_out;
wire [15:0] coeff_U2947_out;
wire [15:0] coeff_U2950_out;
wire [15:0] coeff_U2953_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2941 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2941_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2944 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2944_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2947 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2947_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2950 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2950_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2953 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2953_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2941_out * d[0])) + (16'(coeff_U2944_out * d[1])))) + (16'(coeff_U2947_out * d[2])))) + (16'(coeff_U2950_out * d[3])))) + (16'(coeff_U2953_out * d[4])))) + 16'h0000);
endmodule

module aff__U2916 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2918_out;
wire [15:0] coeff_U2921_out;
wire [15:0] coeff_U2924_out;
wire [15:0] coeff_U2927_out;
wire [15:0] coeff_U2930_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2918 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2918_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2921 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2921_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2924 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2924_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2927 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2927_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2930 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2930_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2918_out * d[0])) + (16'(coeff_U2921_out * d[1])))) + (16'(coeff_U2924_out * d[2])))) + (16'(coeff_U2927_out * d[3])))) + (16'(coeff_U2930_out * d[4])))) + 16'h0000);
endmodule

module aff__U2893 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2895_out;
wire [15:0] coeff_U2898_out;
wire [15:0] coeff_U2901_out;
wire [15:0] coeff_U2904_out;
wire [15:0] coeff_U2907_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2895 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2895_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2898 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2898_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2901 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2901_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2904 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2904_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2907 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2907_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2895_out * d[0])) + (16'(coeff_U2898_out * d[1])))) + (16'(coeff_U2901_out * d[2])))) + (16'(coeff_U2904_out * d[3])))) + (16'(coeff_U2907_out * d[4])))) + 16'h0000);
endmodule

module aff__U2870 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2872_out;
wire [15:0] coeff_U2875_out;
wire [15:0] coeff_U2878_out;
wire [15:0] coeff_U2881_out;
wire [15:0] coeff_U2884_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2872 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2872_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2875 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2875_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2878 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2878_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2881 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2881_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2884 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2884_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2872_out * d[0])) + (16'(coeff_U2875_out * d[1])))) + (16'(coeff_U2878_out * d[2])))) + (16'(coeff_U2881_out * d[3])))) + (16'(coeff_U2884_out * d[4])))) + 16'h0000);
endmodule

module aff__U2847 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2849_out;
wire [15:0] coeff_U2852_out;
wire [15:0] coeff_U2855_out;
wire [15:0] coeff_U2858_out;
wire [15:0] coeff_U2861_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2849 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2849_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2852 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2852_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2855 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2855_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2858 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2858_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2861 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2861_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2849_out * d[0])) + (16'(coeff_U2852_out * d[1])))) + (16'(coeff_U2855_out * d[2])))) + (16'(coeff_U2858_out * d[3])))) + (16'(coeff_U2861_out * d[4])))) + 16'h0000);
endmodule

module aff__U2824 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2826_out;
wire [15:0] coeff_U2829_out;
wire [15:0] coeff_U2832_out;
wire [15:0] coeff_U2835_out;
wire [15:0] coeff_U2838_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2826 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2826_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2829 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2829_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2832 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2832_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2835 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2835_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2838 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2838_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2826_out * d[0])) + (16'(coeff_U2829_out * d[1])))) + (16'(coeff_U2832_out * d[2])))) + (16'(coeff_U2835_out * d[3])))) + (16'(coeff_U2838_out * d[4])))) + 16'h0000);
endmodule

module aff__U2801 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2803_out;
wire [15:0] coeff_U2806_out;
wire [15:0] coeff_U2809_out;
wire [15:0] coeff_U2812_out;
wire [15:0] coeff_U2815_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2803 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2803_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2806 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2806_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2809 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2809_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2812 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2812_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2815 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2815_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2803_out * d[0])) + (16'(coeff_U2806_out * d[1])))) + (16'(coeff_U2809_out * d[2])))) + (16'(coeff_U2812_out * d[3])))) + (16'(coeff_U2815_out * d[4])))) + 16'h0000);
endmodule

module aff__U2778 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2780_out;
wire [15:0] coeff_U2783_out;
wire [15:0] coeff_U2786_out;
wire [15:0] coeff_U2789_out;
wire [15:0] coeff_U2792_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2780 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2780_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2783 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2783_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2786 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2786_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2789 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2789_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2792 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2792_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2780_out * d[0])) + (16'(coeff_U2783_out * d[1])))) + (16'(coeff_U2786_out * d[2])))) + (16'(coeff_U2789_out * d[3])))) + (16'(coeff_U2792_out * d[4])))) + 16'h0000);
endmodule

module aff__U276 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U278_out;
wire [15:0] coeff_U281_out;
wire [15:0] coeff_U284_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U278 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U278_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U281 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U281_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U284 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U284_out)
);
assign out = 16'((16'((16'((16'(coeff_U278_out * d[0])) + (16'(coeff_U281_out * d[1])))) + (16'(coeff_U284_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U275 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U276 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U2755 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2757_out;
wire [15:0] coeff_U2760_out;
wire [15:0] coeff_U2763_out;
wire [15:0] coeff_U2766_out;
wire [15:0] coeff_U2769_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2757 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2757_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2760 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2760_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2763 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2763_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2766 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2766_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2769 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2769_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2757_out * d[0])) + (16'(coeff_U2760_out * d[1])))) + (16'(coeff_U2763_out * d[2])))) + (16'(coeff_U2766_out * d[3])))) + (16'(coeff_U2769_out * d[4])))) + 16'h0000);
endmodule

module aff__U2732 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2734_out;
wire [15:0] coeff_U2737_out;
wire [15:0] coeff_U2740_out;
wire [15:0] coeff_U2743_out;
wire [15:0] coeff_U2746_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2734 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2734_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2737 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2737_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2740 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2740_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2743 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2743_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2746 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2746_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2734_out * d[0])) + (16'(coeff_U2737_out * d[1])))) + (16'(coeff_U2740_out * d[2])))) + (16'(coeff_U2743_out * d[3])))) + (16'(coeff_U2746_out * d[4])))) + 16'h0000);
endmodule

module aff__U2709 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2711_out;
wire [15:0] coeff_U2714_out;
wire [15:0] coeff_U2717_out;
wire [15:0] coeff_U2720_out;
wire [15:0] coeff_U2723_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2711 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2711_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2714 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2714_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2717 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2717_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2720 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2720_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2723 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2723_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2711_out * d[0])) + (16'(coeff_U2714_out * d[1])))) + (16'(coeff_U2717_out * d[2])))) + (16'(coeff_U2720_out * d[3])))) + (16'(coeff_U2723_out * d[4])))) + 16'h0000);
endmodule

module aff__U27 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U29_out;
wire [15:0] coeff_U32_out;
wire [15:0] coeff_U35_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U29 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U29_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U32 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U32_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U35 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U35_out)
);
assign out = 16'((16'((16'((16'(coeff_U29_out * d[0])) + (16'(coeff_U32_out * d[1])))) + (16'(coeff_U35_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U26 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U27 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U2686 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2688_out;
wire [15:0] coeff_U2691_out;
wire [15:0] coeff_U2694_out;
wire [15:0] coeff_U2697_out;
wire [15:0] coeff_U2700_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2688 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2688_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2691 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2691_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2694 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2694_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2697 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2697_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2700 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2700_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2688_out * d[0])) + (16'(coeff_U2691_out * d[1])))) + (16'(coeff_U2694_out * d[2])))) + (16'(coeff_U2697_out * d[3])))) + (16'(coeff_U2700_out * d[4])))) + 16'h0000);
endmodule

module aff__U2663 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2665_out;
wire [15:0] coeff_U2668_out;
wire [15:0] coeff_U2671_out;
wire [15:0] coeff_U2674_out;
wire [15:0] coeff_U2677_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2665 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2665_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2668 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2668_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2671 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2671_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2674 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2674_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2677 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2677_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2665_out * d[0])) + (16'(coeff_U2668_out * d[1])))) + (16'(coeff_U2671_out * d[2])))) + (16'(coeff_U2674_out * d[3])))) + (16'(coeff_U2677_out * d[4])))) + 16'h0000);
endmodule

module aff__U2640 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2642_out;
wire [15:0] coeff_U2645_out;
wire [15:0] coeff_U2648_out;
wire [15:0] coeff_U2651_out;
wire [15:0] coeff_U2654_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2642 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2642_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2645 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2645_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2648 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2648_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2651 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2651_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2654 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2654_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2642_out * d[0])) + (16'(coeff_U2645_out * d[1])))) + (16'(coeff_U2648_out * d[2])))) + (16'(coeff_U2651_out * d[3])))) + (16'(coeff_U2654_out * d[4])))) + 16'h0000);
endmodule

module aff__U2617 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2619_out;
wire [15:0] coeff_U2622_out;
wire [15:0] coeff_U2625_out;
wire [15:0] coeff_U2628_out;
wire [15:0] coeff_U2631_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2619 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2619_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2622 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2622_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2625 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2625_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2628 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2628_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2631 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2631_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2619_out * d[0])) + (16'(coeff_U2622_out * d[1])))) + (16'(coeff_U2625_out * d[2])))) + (16'(coeff_U2628_out * d[3])))) + (16'(coeff_U2631_out * d[4])))) + 16'h0000);
endmodule

module aff__U2594 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2596_out;
wire [15:0] coeff_U2599_out;
wire [15:0] coeff_U2602_out;
wire [15:0] coeff_U2605_out;
wire [15:0] coeff_U2608_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2596 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2596_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2599 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2599_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2602 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2602_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2605 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2605_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2608 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2608_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2596_out * d[0])) + (16'(coeff_U2599_out * d[1])))) + (16'(coeff_U2602_out * d[2])))) + (16'(coeff_U2605_out * d[3])))) + (16'(coeff_U2608_out * d[4])))) + 16'h0000);
endmodule

module aff__U2571 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2573_out;
wire [15:0] coeff_U2576_out;
wire [15:0] coeff_U2579_out;
wire [15:0] coeff_U2582_out;
wire [15:0] coeff_U2585_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2573 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2573_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2576 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2576_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2579 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2579_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2582 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2582_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2585 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2585_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2573_out * d[0])) + (16'(coeff_U2576_out * d[1])))) + (16'(coeff_U2579_out * d[2])))) + (16'(coeff_U2582_out * d[3])))) + (16'(coeff_U2585_out * d[4])))) + 16'h0000);
endmodule

module aff__U2548 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2550_out;
wire [15:0] coeff_U2553_out;
wire [15:0] coeff_U2556_out;
wire [15:0] coeff_U2559_out;
wire [15:0] coeff_U2562_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2550 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2550_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2553 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2553_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2556 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2556_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2559 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2559_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2562 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2562_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2550_out * d[0])) + (16'(coeff_U2553_out * d[1])))) + (16'(coeff_U2556_out * d[2])))) + (16'(coeff_U2559_out * d[3])))) + (16'(coeff_U2562_out * d[4])))) + 16'h0000);
endmodule

module aff__U2525 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2527_out;
wire [15:0] coeff_U2530_out;
wire [15:0] coeff_U2533_out;
wire [15:0] coeff_U2536_out;
wire [15:0] coeff_U2539_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2527 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2527_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2530 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2530_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2533 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2533_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2536 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2536_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2539 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2539_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2527_out * d[0])) + (16'(coeff_U2530_out * d[1])))) + (16'(coeff_U2533_out * d[2])))) + (16'(coeff_U2536_out * d[3])))) + (16'(coeff_U2539_out * d[4])))) + 16'h0000);
endmodule

module aff__U2502 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2504_out;
wire [15:0] coeff_U2507_out;
wire [15:0] coeff_U2510_out;
wire [15:0] coeff_U2513_out;
wire [15:0] coeff_U2516_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2504 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2504_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2507 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2507_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2510 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2510_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2513 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2513_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2516 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2516_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2504_out * d[0])) + (16'(coeff_U2507_out * d[1])))) + (16'(coeff_U2510_out * d[2])))) + (16'(coeff_U2513_out * d[3])))) + (16'(coeff_U2516_out * d[4])))) + 16'h0000);
endmodule

module aff__U250 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U252_out;
wire [15:0] coeff_U255_out;
wire [15:0] coeff_U258_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U252 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U252_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U255 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U255_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U258 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U258_out)
);
assign out = 16'((16'((16'((16'(coeff_U252_out * d[0])) + (16'(coeff_U255_out * d[1])))) + (16'(coeff_U258_out * d[2])))) + 16'h05c5);
endmodule

module affine_controller__U249 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U250 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U2479 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2481_out;
wire [15:0] coeff_U2484_out;
wire [15:0] coeff_U2487_out;
wire [15:0] coeff_U2490_out;
wire [15:0] coeff_U2493_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2481 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2481_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2484 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2484_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2487 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2487_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2490 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2490_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2493 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2493_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2481_out * d[0])) + (16'(coeff_U2484_out * d[1])))) + (16'(coeff_U2487_out * d[2])))) + (16'(coeff_U2490_out * d[3])))) + (16'(coeff_U2493_out * d[4])))) + 16'h0000);
endmodule

module aff__U2456 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2458_out;
wire [15:0] coeff_U2461_out;
wire [15:0] coeff_U2464_out;
wire [15:0] coeff_U2467_out;
wire [15:0] coeff_U2470_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2458 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2458_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2461 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2461_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2464 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2464_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2467 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2467_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2470 (
    .in(16'h0008),
    .clk(clk),
    .out(coeff_U2470_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2458_out * d[0])) + (16'(coeff_U2461_out * d[1])))) + (16'(coeff_U2464_out * d[2])))) + (16'(coeff_U2467_out * d[3])))) + (16'(coeff_U2470_out * d[4])))) + 16'h0000);
endmodule

module aff__U2433 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2435_out;
wire [15:0] coeff_U2438_out;
wire [15:0] coeff_U2441_out;
wire [15:0] coeff_U2444_out;
wire [15:0] coeff_U2447_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2435 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2435_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2438 (
    .in(16'h0003),
    .clk(clk),
    .out(coeff_U2438_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2441 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2441_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2444 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2444_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2447 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2447_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2435_out * d[0])) + (16'(coeff_U2438_out * d[1])))) + (16'(coeff_U2441_out * d[2])))) + (16'(coeff_U2444_out * d[3])))) + (16'(coeff_U2447_out * d[4])))) + 16'h0000);
endmodule

module hw_kernel_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input op_hcompute_conv_stencil_10_read_ren,
    input [15:0] op_hcompute_conv_stencil_10_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_10_read [7:0],
    input op_hcompute_conv_stencil_11_read_ren,
    input [15:0] op_hcompute_conv_stencil_11_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_11_read [7:0],
    input op_hcompute_conv_stencil_12_read_ren,
    input [15:0] op_hcompute_conv_stencil_12_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_12_read [7:0],
    input op_hcompute_conv_stencil_13_read_ren,
    input [15:0] op_hcompute_conv_stencil_13_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_13_read [7:0],
    input op_hcompute_conv_stencil_14_read_ren,
    input [15:0] op_hcompute_conv_stencil_14_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_14_read [7:0],
    input op_hcompute_conv_stencil_15_read_ren,
    input [15:0] op_hcompute_conv_stencil_15_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_15_read [7:0],
    input op_hcompute_conv_stencil_8_read_ren,
    input [15:0] op_hcompute_conv_stencil_8_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_8_read [7:0],
    input op_hcompute_conv_stencil_9_read_ren,
    input [15:0] op_hcompute_conv_stencil_9_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_9_read [7:0],
    input op_hcompute_hw_kernel_global_wrapper_stencil_write_wen,
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire and_all__U3953_out;
wire and_all__U3956_out;
wire and_all__U3959_out;
wire and_all__U3962_out;
wire and_all__U3965_out;
wire and_all__U3968_out;
wire and_all__U3971_out;
wire and_all__U3974_out;
wire and_all__U3977_out;
wire and_all__U3980_out;
wire and_all__U3983_out;
wire and_all__U3986_out;
wire and_all__U3989_out;
wire and_all__U3992_out;
wire and_all__U3995_out;
wire and_all__U3998_out;
wire and_all__U4001_out;
wire and_all__U4004_out;
wire and_all__U4007_out;
wire and_all__U4010_out;
wire and_all__U4013_out;
wire and_all__U4016_out;
wire and_all__U4019_out;
wire and_all__U4022_out;
wire and_all__U4025_out;
wire and_all__U4028_out;
wire and_all__U4031_out;
wire and_all__U4034_out;
wire and_all__U4037_out;
wire and_all__U4040_out;
wire and_all__U4043_out;
wire and_all__U4046_out;
wire and_all__U4049_out;
wire and_all__U4052_out;
wire and_all__U4055_out;
wire and_all__U4058_out;
wire and_all__U4061_out;
wire and_all__U4064_out;
wire and_all__U4067_out;
wire and_all__U4070_out;
wire and_all__U4073_out;
wire and_all__U4076_out;
wire and_all__U4079_out;
wire and_all__U4082_out;
wire and_all__U4085_out;
wire and_all__U4088_out;
wire and_all__U4091_out;
wire and_all__U4094_out;
wire and_all__U4097_out;
wire and_all__U4100_out;
wire and_all__U4103_out;
wire and_all__U4106_out;
wire and_all__U4109_out;
wire and_all__U4112_out;
wire and_all__U4115_out;
wire and_all__U4118_out;
wire and_all__U4121_out;
wire and_all__U4124_out;
wire and_all__U4127_out;
wire and_all__U4130_out;
wire and_all__U4133_out;
wire and_all__U4136_out;
wire and_all__U4139_out;
wire and_all__U4142_out;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_10_chain_data_out;
wire [15:0] bank_10_data_out_0;
wire [15:0] bank_11_chain_data_out;
wire [15:0] bank_11_data_out_0;
wire [15:0] bank_12_chain_data_out;
wire [15:0] bank_12_data_out_0;
wire [15:0] bank_13_chain_data_out;
wire [15:0] bank_13_data_out_0;
wire [15:0] bank_14_chain_data_out;
wire [15:0] bank_14_data_out_0;
wire [15:0] bank_15_chain_data_out;
wire [15:0] bank_15_data_out_0;
wire [15:0] bank_16_chain_data_out;
wire [15:0] bank_16_data_out_0;
wire [15:0] bank_17_chain_data_out;
wire [15:0] bank_17_data_out_0;
wire [15:0] bank_18_chain_data_out;
wire [15:0] bank_18_data_out_0;
wire [15:0] bank_19_chain_data_out;
wire [15:0] bank_19_data_out_0;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_20_chain_data_out;
wire [15:0] bank_20_data_out_0;
wire [15:0] bank_21_chain_data_out;
wire [15:0] bank_21_data_out_0;
wire [15:0] bank_22_chain_data_out;
wire [15:0] bank_22_data_out_0;
wire [15:0] bank_23_chain_data_out;
wire [15:0] bank_23_data_out_0;
wire [15:0] bank_24_chain_data_out;
wire [15:0] bank_24_data_out_0;
wire [15:0] bank_25_chain_data_out;
wire [15:0] bank_25_data_out_0;
wire [15:0] bank_26_chain_data_out;
wire [15:0] bank_26_data_out_0;
wire [15:0] bank_27_chain_data_out;
wire [15:0] bank_27_data_out_0;
wire [15:0] bank_28_chain_data_out;
wire [15:0] bank_28_data_out_0;
wire [15:0] bank_29_chain_data_out;
wire [15:0] bank_29_data_out_0;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_30_chain_data_out;
wire [15:0] bank_30_data_out_0;
wire [15:0] bank_31_chain_data_out;
wire [15:0] bank_31_data_out_0;
wire [15:0] bank_32_chain_data_out;
wire [15:0] bank_32_data_out_0;
wire [15:0] bank_33_chain_data_out;
wire [15:0] bank_33_data_out_0;
wire [15:0] bank_34_chain_data_out;
wire [15:0] bank_34_data_out_0;
wire [15:0] bank_35_chain_data_out;
wire [15:0] bank_35_data_out_0;
wire [15:0] bank_36_chain_data_out;
wire [15:0] bank_36_data_out_0;
wire [15:0] bank_37_chain_data_out;
wire [15:0] bank_37_data_out_0;
wire [15:0] bank_38_chain_data_out;
wire [15:0] bank_38_data_out_0;
wire [15:0] bank_39_chain_data_out;
wire [15:0] bank_39_data_out_0;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_40_chain_data_out;
wire [15:0] bank_40_data_out_0;
wire [15:0] bank_41_chain_data_out;
wire [15:0] bank_41_data_out_0;
wire [15:0] bank_42_chain_data_out;
wire [15:0] bank_42_data_out_0;
wire [15:0] bank_43_chain_data_out;
wire [15:0] bank_43_data_out_0;
wire [15:0] bank_44_chain_data_out;
wire [15:0] bank_44_data_out_0;
wire [15:0] bank_45_chain_data_out;
wire [15:0] bank_45_data_out_0;
wire [15:0] bank_46_chain_data_out;
wire [15:0] bank_46_data_out_0;
wire [15:0] bank_47_chain_data_out;
wire [15:0] bank_47_data_out_0;
wire [15:0] bank_48_chain_data_out;
wire [15:0] bank_48_data_out_0;
wire [15:0] bank_49_chain_data_out;
wire [15:0] bank_49_data_out_0;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_50_chain_data_out;
wire [15:0] bank_50_data_out_0;
wire [15:0] bank_51_chain_data_out;
wire [15:0] bank_51_data_out_0;
wire [15:0] bank_52_chain_data_out;
wire [15:0] bank_52_data_out_0;
wire [15:0] bank_53_chain_data_out;
wire [15:0] bank_53_data_out_0;
wire [15:0] bank_54_chain_data_out;
wire [15:0] bank_54_data_out_0;
wire [15:0] bank_55_chain_data_out;
wire [15:0] bank_55_data_out_0;
wire [15:0] bank_56_chain_data_out;
wire [15:0] bank_56_data_out_0;
wire [15:0] bank_57_chain_data_out;
wire [15:0] bank_57_data_out_0;
wire [15:0] bank_58_chain_data_out;
wire [15:0] bank_58_data_out_0;
wire [15:0] bank_59_chain_data_out;
wire [15:0] bank_59_data_out_0;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_60_chain_data_out;
wire [15:0] bank_60_data_out_0;
wire [15:0] bank_61_chain_data_out;
wire [15:0] bank_61_data_out_0;
wire [15:0] bank_62_chain_data_out;
wire [15:0] bank_62_data_out_0;
wire [15:0] bank_63_chain_data_out;
wire [15:0] bank_63_data_out_0;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_8_chain_data_out;
wire [15:0] bank_8_data_out_0;
wire [15:0] bank_9_chain_data_out;
wire [15:0] bank_9_data_out_0;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out;
assign and_all__U3953_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0000);
assign and_all__U3956_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0001);
assign and_all__U3959_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0002);
assign and_all__U3962_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0003);
assign and_all__U3965_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0004);
assign and_all__U3968_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0005);
assign and_all__U3971_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0006);
assign and_all__U3974_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0007);
assign and_all__U3977_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0008);
assign and_all__U3980_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0009);
assign and_all__U3983_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h000a);
assign and_all__U3986_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h000b);
assign and_all__U3989_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h000c);
assign and_all__U3992_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h000d);
assign and_all__U3995_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h000e);
assign and_all__U3998_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h000f);
assign and_all__U4001_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0010);
assign and_all__U4004_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0011);
assign and_all__U4007_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0012);
assign and_all__U4010_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0013);
assign and_all__U4013_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0014);
assign and_all__U4016_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0015);
assign and_all__U4019_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0016);
assign and_all__U4022_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0017);
assign and_all__U4025_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0018);
assign and_all__U4028_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0019);
assign and_all__U4031_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h001a);
assign and_all__U4034_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h001b);
assign and_all__U4037_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h001c);
assign and_all__U4040_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h001d);
assign and_all__U4043_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h001e);
assign and_all__U4046_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h001f);
assign and_all__U4049_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0020);
assign and_all__U4052_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0021);
assign and_all__U4055_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0022);
assign and_all__U4058_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0023);
assign and_all__U4061_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0024);
assign and_all__U4064_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0025);
assign and_all__U4067_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0026);
assign and_all__U4070_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0027);
assign and_all__U4073_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0028);
assign and_all__U4076_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0029);
assign and_all__U4079_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h002a);
assign and_all__U4082_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h002b);
assign and_all__U4085_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h002c);
assign and_all__U4088_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h002d);
assign and_all__U4091_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h002e);
assign and_all__U4094_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h002f);
assign and_all__U4097_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0030);
assign and_all__U4100_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0031);
assign and_all__U4103_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0032);
assign and_all__U4106_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0033);
assign and_all__U4109_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0034);
assign and_all__U4112_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0035);
assign and_all__U4115_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0036);
assign and_all__U4118_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0037);
assign and_all__U4121_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0038);
assign and_all__U4124_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h0039);
assign and_all__U4127_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h003a);
assign and_all__U4130_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h003b);
assign and_all__U4133_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h003c);
assign and_all__U4136_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h003d);
assign and_all__U4139_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h003e);
assign and_all__U4142_out = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out == 16'h003f);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3953_out),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3956_out),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_10 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_10_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3983_out),
    .data_out_0(bank_10_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_11 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_11_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3986_out),
    .data_out_0(bank_11_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_12 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_12_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3989_out),
    .data_out_0(bank_12_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_13 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_13_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3992_out),
    .data_out_0(bank_13_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_14 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_14_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3995_out),
    .data_out_0(bank_14_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_15 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_15_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3998_out),
    .data_out_0(bank_15_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_16 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_16_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4001_out),
    .data_out_0(bank_16_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_17 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_17_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4004_out),
    .data_out_0(bank_17_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_18 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_18_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4007_out),
    .data_out_0(bank_18_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_19 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_19_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4010_out),
    .data_out_0(bank_19_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3959_out),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_20 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_20_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4013_out),
    .data_out_0(bank_20_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_21 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_21_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4016_out),
    .data_out_0(bank_21_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_22 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_22_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4019_out),
    .data_out_0(bank_22_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_23 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_23_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4022_out),
    .data_out_0(bank_23_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_24__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_24 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_24_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4025_out),
    .data_out_0(bank_24_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_25__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_25 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_25_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4028_out),
    .data_out_0(bank_25_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_26__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_26 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_26_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4031_out),
    .data_out_0(bank_26_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_27__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_27 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_27_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4034_out),
    .data_out_0(bank_27_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_28__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_28 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_28_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4037_out),
    .data_out_0(bank_28_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_29__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_29 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_29_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4040_out),
    .data_out_0(bank_29_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3962_out),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_30__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_30 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_30_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4043_out),
    .data_out_0(bank_30_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_31__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_31 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_31_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4046_out),
    .data_out_0(bank_31_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_32__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_32 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_32_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4049_out),
    .data_out_0(bank_32_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_33__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_33 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_33_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4052_out),
    .data_out_0(bank_33_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_34__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_34 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_34_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4055_out),
    .data_out_0(bank_34_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_35__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_35 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_35_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4058_out),
    .data_out_0(bank_35_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_36__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_36 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_36_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4061_out),
    .data_out_0(bank_36_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_37__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_37 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_37_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4064_out),
    .data_out_0(bank_37_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_38__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_38 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_38_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4067_out),
    .data_out_0(bank_38_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_39__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_39 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_39_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4070_out),
    .data_out_0(bank_39_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3965_out),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_40__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_40 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_40_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4073_out),
    .data_out_0(bank_40_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_41__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_41 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_41_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4076_out),
    .data_out_0(bank_41_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_42__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_42 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_42_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4079_out),
    .data_out_0(bank_42_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_43__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_43 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_43_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4082_out),
    .data_out_0(bank_43_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_44__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_44 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_44_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4085_out),
    .data_out_0(bank_44_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_45__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_45 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_45_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4088_out),
    .data_out_0(bank_45_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_46__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_46 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_46_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4091_out),
    .data_out_0(bank_46_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_47__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_47 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_47_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4094_out),
    .data_out_0(bank_47_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_48__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_48 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_48_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4097_out),
    .data_out_0(bank_48_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_49__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_49 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_49_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4100_out),
    .data_out_0(bank_49_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3968_out),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_50__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_50 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_50_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4103_out),
    .data_out_0(bank_50_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_51__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_51 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_51_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4106_out),
    .data_out_0(bank_51_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_52__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_52 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_52_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4109_out),
    .data_out_0(bank_52_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_53__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_53 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_53_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4112_out),
    .data_out_0(bank_53_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_54__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_54 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_54_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4115_out),
    .data_out_0(bank_54_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_55__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_55 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_55_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4118_out),
    .data_out_0(bank_55_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_56__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_56 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_56_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4121_out),
    .data_out_0(bank_56_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_57__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_57 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_57_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4124_out),
    .data_out_0(bank_57_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_58__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_58 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_58_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4127_out),
    .data_out_0(bank_58_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_59__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_59 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_59_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4130_out),
    .data_out_0(bank_59_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3971_out),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_60__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_60 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_60_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4133_out),
    .data_out_0(bank_60_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_61__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_61 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_61_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4136_out),
    .data_out_0(bank_61_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_62__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_62 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_62_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4139_out),
    .data_out_0(bank_62_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_63__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_63 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_63_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U4142_out),
    .data_out_0(bank_63_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3974_out),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_8 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_8_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3977_out),
    .data_out_0(bank_8_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_9 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_9_chain_data_out),
    .data_in_0(op_hcompute_hw_kernel_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out),
    .wen_0(and_all__U3980_out),
    .data_out_0(bank_9_data_out_0),
    .read_addr_0(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .chain_chain_en(1'b0)
);
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d [4:0];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[0];
aff__U2456 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478 (
    .clk(clk),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_d),
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2478_out)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net = bank_2_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net = bank_10_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net = bank_18_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net = bank_26_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net = bank_34_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net = bank_42_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net = bank_58_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net = bank_50_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net = bank_3_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net = bank_11_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net = bank_19_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net = bank_27_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net = bank_35_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net = bank_43_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net = bank_59_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net = bank_51_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net = bank_4_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net = bank_12_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net = bank_20_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net = bank_28_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net = bank_36_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net = bank_44_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net = bank_60_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net = bank_52_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net = bank_5_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net = bank_13_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net = bank_21_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net = bank_29_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net = bank_37_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net = bank_45_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net = bank_61_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net = bank_53_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net = bank_6_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net = bank_14_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net = bank_22_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net = bank_30_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net = bank_38_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net = bank_46_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net = bank_62_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net = bank_54_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net = bank_7_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net = bank_15_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net = bank_23_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net = bank_31_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net = bank_39_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net = bank_47_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net = bank_63_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net = bank_55_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net = bank_0_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net = bank_8_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net = bank_16_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net = bank_24_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net = bank_32_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net = bank_40_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net = bank_56_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net = bank_48_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net = bank_9_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net = bank_17_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net = bank_25_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net = bank_33_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net = bank_41_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net = bank_57_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net = bank_49_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net = bank_1_data_out_0;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2479 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_U2501_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2502 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_U2524_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2525 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_U2547_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2548 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_U2570_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2571 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_U2593_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2594 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_U2616_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2617 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_U2639_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2640 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_U2662_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2663 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_U2685_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2686 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_U2708_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2709 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_U2731_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2732 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_U2754_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2755 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_U2777_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2778 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_U2800_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2801 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_U2823_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U2824 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_U2846_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2847 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_U2869_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2870 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_U2892_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2893 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_U2915_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2916 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_U2938_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2939 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_U2961_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2962 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_U2984_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U2985 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_U3007_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U3008 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_U3030_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3031 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_U3053_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3054 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_U3076_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3077 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_U3099_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3100 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_U3122_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3123 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_U3145_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3146 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_U3168_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3169 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_U3191_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U3192 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_U3214_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3215 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_U3237_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3238 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_U3260_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3261 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_U3283_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3284 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_U3306_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3307 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_U3329_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3330 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_U3352_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3353 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_U3375_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U3376 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_U3398_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3399 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_U3421_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3422 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_U3444_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3445 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_U3467_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3468 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_U3490_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3491 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_U3513_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3514 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_U3536_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3537 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_U3559_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U3560 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_U3582_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3583 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_U3605_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3606 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_U3628_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3629 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_U3651_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3652 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_U3674_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3675 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_U3697_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3698 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_U3720_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3721 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_U3743_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U3744 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_U3766_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3767 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_U3789_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3790 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_U3812_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3813 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_U3835_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3836 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_U3858_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3859 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_U3881_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3882 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_U3904_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3905 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_U3927_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U3928 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_U3950_out)
);
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d [4:0];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[0];
aff__U2433 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455 (
    .clk(clk),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_d),
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_16_U2455_out)
);
assign op_hcompute_conv_stencil_10_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_183_net;
assign op_hcompute_conv_stencil_10_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_182_net;
assign op_hcompute_conv_stencil_10_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_181_net;
assign op_hcompute_conv_stencil_10_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_180_net;
assign op_hcompute_conv_stencil_10_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_179_net;
assign op_hcompute_conv_stencil_10_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_178_net;
assign op_hcompute_conv_stencil_10_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_177_net;
assign op_hcompute_conv_stencil_10_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_176_net;
assign op_hcompute_conv_stencil_11_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_165_net;
assign op_hcompute_conv_stencil_11_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_164_net;
assign op_hcompute_conv_stencil_11_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_163_net;
assign op_hcompute_conv_stencil_11_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_162_net;
assign op_hcompute_conv_stencil_11_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_161_net;
assign op_hcompute_conv_stencil_11_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_160_net;
assign op_hcompute_conv_stencil_11_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_159_net;
assign op_hcompute_conv_stencil_11_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_158_net;
assign op_hcompute_conv_stencil_12_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_147_net;
assign op_hcompute_conv_stencil_12_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_146_net;
assign op_hcompute_conv_stencil_12_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_145_net;
assign op_hcompute_conv_stencil_12_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_144_net;
assign op_hcompute_conv_stencil_12_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_143_net;
assign op_hcompute_conv_stencil_12_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_142_net;
assign op_hcompute_conv_stencil_12_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_141_net;
assign op_hcompute_conv_stencil_12_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_140_net;
assign op_hcompute_conv_stencil_13_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_129_net;
assign op_hcompute_conv_stencil_13_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_128_net;
assign op_hcompute_conv_stencil_13_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_127_net;
assign op_hcompute_conv_stencil_13_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_126_net;
assign op_hcompute_conv_stencil_13_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_125_net;
assign op_hcompute_conv_stencil_13_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_124_net;
assign op_hcompute_conv_stencil_13_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_123_net;
assign op_hcompute_conv_stencil_13_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_122_net;
assign op_hcompute_conv_stencil_14_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_111_net;
assign op_hcompute_conv_stencil_14_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_110_net;
assign op_hcompute_conv_stencil_14_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_109_net;
assign op_hcompute_conv_stencil_14_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_108_net;
assign op_hcompute_conv_stencil_14_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_107_net;
assign op_hcompute_conv_stencil_14_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_106_net;
assign op_hcompute_conv_stencil_14_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_105_net;
assign op_hcompute_conv_stencil_14_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_104_net;
assign op_hcompute_conv_stencil_15_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_93_net;
assign op_hcompute_conv_stencil_15_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_92_net;
assign op_hcompute_conv_stencil_15_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_91_net;
assign op_hcompute_conv_stencil_15_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_90_net;
assign op_hcompute_conv_stencil_15_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_89_net;
assign op_hcompute_conv_stencil_15_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_88_net;
assign op_hcompute_conv_stencil_15_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_87_net;
assign op_hcompute_conv_stencil_15_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_86_net;
assign op_hcompute_conv_stencil_8_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_69_net;
assign op_hcompute_conv_stencil_8_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_68_net;
assign op_hcompute_conv_stencil_8_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_67_net;
assign op_hcompute_conv_stencil_8_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_66_net;
assign op_hcompute_conv_stencil_8_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_65_net;
assign op_hcompute_conv_stencil_8_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_64_net;
assign op_hcompute_conv_stencil_8_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_63_net;
assign op_hcompute_conv_stencil_8_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_62_net;
assign op_hcompute_conv_stencil_9_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_51_net;
assign op_hcompute_conv_stencil_9_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_50_net;
assign op_hcompute_conv_stencil_9_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_49_net;
assign op_hcompute_conv_stencil_9_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_48_net;
assign op_hcompute_conv_stencil_9_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_47_net;
assign op_hcompute_conv_stencil_9_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_46_net;
assign op_hcompute_conv_stencil_9_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_45_net;
assign op_hcompute_conv_stencil_9_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_44_net;
endmodule

module aff__U2346 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2348_out;
wire [15:0] coeff_U2351_out;
wire [15:0] coeff_U2354_out;
wire [15:0] coeff_U2357_out;
wire [15:0] coeff_U2360_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2348 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2348_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2351 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2351_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2354 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2354_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2357 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2357_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2360 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2360_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2348_out * d[0])) + (16'(coeff_U2351_out * d[1])))) + (16'(coeff_U2354_out * d[2])))) + (16'(coeff_U2357_out * d[3])))) + (16'(coeff_U2360_out * d[4])))) + 16'h0000);
endmodule

module aff__U2323 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2325_out;
wire [15:0] coeff_U2328_out;
wire [15:0] coeff_U2331_out;
wire [15:0] coeff_U2334_out;
wire [15:0] coeff_U2337_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2325 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2325_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2328 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2328_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2331 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2331_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2334 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2334_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2337 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2337_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2325_out * d[0])) + (16'(coeff_U2328_out * d[1])))) + (16'(coeff_U2331_out * d[2])))) + (16'(coeff_U2334_out * d[3])))) + (16'(coeff_U2337_out * d[4])))) + 16'h0000);
endmodule

module aff__U2300 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2302_out;
wire [15:0] coeff_U2305_out;
wire [15:0] coeff_U2308_out;
wire [15:0] coeff_U2311_out;
wire [15:0] coeff_U2314_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2302 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2302_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2305 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2305_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2308 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2308_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2311 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2311_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2314 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2314_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2302_out * d[0])) + (16'(coeff_U2305_out * d[1])))) + (16'(coeff_U2308_out * d[2])))) + (16'(coeff_U2311_out * d[3])))) + (16'(coeff_U2314_out * d[4])))) + 16'h0000);
endmodule

module aff__U2277 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2279_out;
wire [15:0] coeff_U2282_out;
wire [15:0] coeff_U2285_out;
wire [15:0] coeff_U2288_out;
wire [15:0] coeff_U2291_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2279 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2279_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2282 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2282_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2285 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2285_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2288 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2288_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2291 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2291_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2279_out * d[0])) + (16'(coeff_U2282_out * d[1])))) + (16'(coeff_U2285_out * d[2])))) + (16'(coeff_U2288_out * d[3])))) + (16'(coeff_U2291_out * d[4])))) + 16'h0000);
endmodule

module aff__U2254 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2256_out;
wire [15:0] coeff_U2259_out;
wire [15:0] coeff_U2262_out;
wire [15:0] coeff_U2265_out;
wire [15:0] coeff_U2268_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2256 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2256_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2259 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2259_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2262 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2262_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2265 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2265_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2268 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2268_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2256_out * d[0])) + (16'(coeff_U2259_out * d[1])))) + (16'(coeff_U2262_out * d[2])))) + (16'(coeff_U2265_out * d[3])))) + (16'(coeff_U2268_out * d[4])))) + 16'h0000);
endmodule

module aff__U2231 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2233_out;
wire [15:0] coeff_U2236_out;
wire [15:0] coeff_U2239_out;
wire [15:0] coeff_U2242_out;
wire [15:0] coeff_U2245_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2233 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2233_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2236 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2236_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2239 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2239_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2242 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2242_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2245 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2245_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2233_out * d[0])) + (16'(coeff_U2236_out * d[1])))) + (16'(coeff_U2239_out * d[2])))) + (16'(coeff_U2242_out * d[3])))) + (16'(coeff_U2245_out * d[4])))) + 16'h0000);
endmodule

module aff__U2208 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2210_out;
wire [15:0] coeff_U2213_out;
wire [15:0] coeff_U2216_out;
wire [15:0] coeff_U2219_out;
wire [15:0] coeff_U2222_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2210 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2210_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2213 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2213_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2216 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2216_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2219 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2219_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2222 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2222_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2210_out * d[0])) + (16'(coeff_U2213_out * d[1])))) + (16'(coeff_U2216_out * d[2])))) + (16'(coeff_U2219_out * d[3])))) + (16'(coeff_U2222_out * d[4])))) + 16'h0000);
endmodule

module aff__U2185 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U2187_out;
wire [15:0] coeff_U2190_out;
wire [15:0] coeff_U2193_out;
wire [15:0] coeff_U2196_out;
wire [15:0] coeff_U2199_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2187 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2187_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2190 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2190_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2193 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2193_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2196 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2196_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2199 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2199_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U2187_out * d[0])) + (16'(coeff_U2190_out * d[1])))) + (16'(coeff_U2193_out * d[2])))) + (16'(coeff_U2196_out * d[3])))) + (16'(coeff_U2199_out * d[4])))) + 16'h0000);
endmodule

module aff__U2170 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2172_out;
wire [15:0] coeff_U2175_out;
wire [15:0] coeff_U2178_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2172 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2172_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2175 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2175_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2178 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2178_out)
);
assign out = 16'((16'((16'((16'(coeff_U2172_out * d[0])) + (16'(coeff_U2175_out * d[1])))) + (16'(coeff_U2178_out * d[2])))) + 16'h0000);
endmodule

module aff__U2155 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2157_out;
wire [15:0] coeff_U2160_out;
wire [15:0] coeff_U2163_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2157 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2157_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2160 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2160_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2163 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2163_out)
);
assign out = 16'((16'((16'((16'(coeff_U2157_out * d[0])) + (16'(coeff_U2160_out * d[1])))) + (16'(coeff_U2163_out * d[2])))) + 16'h0000);
endmodule

module aff__U2140 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2142_out;
wire [15:0] coeff_U2145_out;
wire [15:0] coeff_U2148_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2142 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2142_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2145 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2145_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2148 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2148_out)
);
assign out = 16'((16'((16'((16'(coeff_U2142_out * d[0])) + (16'(coeff_U2145_out * d[1])))) + (16'(coeff_U2148_out * d[2])))) + 16'h0000);
endmodule

module aff__U2125 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2127_out;
wire [15:0] coeff_U2130_out;
wire [15:0] coeff_U2133_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2127 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2127_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2130 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2130_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2133 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2133_out)
);
assign out = 16'((16'((16'((16'(coeff_U2127_out * d[0])) + (16'(coeff_U2130_out * d[1])))) + (16'(coeff_U2133_out * d[2])))) + 16'h0000);
endmodule

module aff__U2110 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2112_out;
wire [15:0] coeff_U2115_out;
wire [15:0] coeff_U2118_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2112 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2112_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2115 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2115_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2118 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2118_out)
);
assign out = 16'((16'((16'((16'(coeff_U2112_out * d[0])) + (16'(coeff_U2115_out * d[1])))) + (16'(coeff_U2118_out * d[2])))) + 16'h0000);
endmodule

module aff__U2095 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2097_out;
wire [15:0] coeff_U2100_out;
wire [15:0] coeff_U2103_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2097 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2097_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2100 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2100_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2103 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2103_out)
);
assign out = 16'((16'((16'((16'(coeff_U2097_out * d[0])) + (16'(coeff_U2100_out * d[1])))) + (16'(coeff_U2103_out * d[2])))) + 16'h0000);
endmodule

module aff__U209 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U211_out;
wire [15:0] coeff_U214_out;
wire [15:0] coeff_U217_out;
wire [15:0] coeff_U220_out;
wire [15:0] coeff_U223_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U211 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U211_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U214 (
    .in(16'h00c0),
    .clk(clk),
    .out(coeff_U214_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U217 (
    .in(16'h0040),
    .clk(clk),
    .out(coeff_U217_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U220 (
    .in(16'h0008),
    .clk(clk),
    .out(coeff_U220_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U223 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U223_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U211_out * d[0])) + (16'(coeff_U214_out * d[1])))) + (16'(coeff_U217_out * d[2])))) + (16'(coeff_U220_out * d[3])))) + (16'(coeff_U223_out * d[4])))) + 16'h0385);
endmodule

module affine_controller__U208 (
    input clk,
    output valid,
    output [15:0] d [4:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire d_3_at_max_out;
wire [15:0] d_3_next_value_out;
wire [15:0] d_3_reg_out;
wire d_4_at_max_out;
wire [15:0] d_4_next_value_out;
wire [15:0] d_4_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [4:0];
assign affine_func_d[4] = d_4_reg_out;
assign affine_func_d[3] = d_3_reg_out;
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U209 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (((1'b1 & d_1_at_max_out) & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h0002;
assign d_1_next_value_out = ((1'b1 & d_2_at_max_out) & d_3_at_max_out) & d_4_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h0002;
assign d_2_next_value_out = (1'b1 & d_3_at_max_out) & d_4_at_max_out ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign d_3_at_max_out = d_3_reg_out == 16'h0007;
assign d_3_next_value_out = 1'b1 & d_4_at_max_out ? d_3_at_max_out ? 16'h0000 : 16'(d_3_reg_out + 16'h0001) : d_3_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_3_reg (
    .in(d_3_next_value_out),
    .clk(clk),
    .out(d_3_reg_out),
    .en(cmp_time_out)
);
assign d_4_at_max_out = d_4_reg_out == 16'h0007;
assign d_4_next_value_out = 1'b1 ? d_4_at_max_out ? 16'h0000 : 16'(d_4_reg_out + 16'h0001) : d_4_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_4_reg (
    .in(d_4_next_value_out),
    .clk(clk),
    .out(d_4_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[4] = d_4_reg_out;
assign d[3] = d_3_reg_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U2080 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2082_out;
wire [15:0] coeff_U2085_out;
wire [15:0] coeff_U2088_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2082 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2082_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2085 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2085_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2088 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2088_out)
);
assign out = 16'((16'((16'((16'(coeff_U2082_out * d[0])) + (16'(coeff_U2085_out * d[1])))) + (16'(coeff_U2088_out * d[2])))) + 16'h0000);
endmodule

module aff__U2065 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U2067_out;
wire [15:0] coeff_U2070_out;
wire [15:0] coeff_U2073_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2067 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U2067_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2070 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U2070_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U2073 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U2073_out)
);
assign out = 16'((16'((16'((16'(coeff_U2067_out * d[0])) + (16'(coeff_U2070_out * d[1])))) + (16'(coeff_U2073_out * d[2])))) + 16'h0000);
endmodule

module hw_input_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input op_hcompute_conv_stencil_10_read_ren,
    input [15:0] op_hcompute_conv_stencil_10_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_10_read [7:0],
    input op_hcompute_conv_stencil_11_read_ren,
    input [15:0] op_hcompute_conv_stencil_11_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_11_read [7:0],
    input op_hcompute_conv_stencil_12_read_ren,
    input [15:0] op_hcompute_conv_stencil_12_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_12_read [7:0],
    input op_hcompute_conv_stencil_13_read_ren,
    input [15:0] op_hcompute_conv_stencil_13_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_13_read [7:0],
    input op_hcompute_conv_stencil_14_read_ren,
    input [15:0] op_hcompute_conv_stencil_14_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_14_read [7:0],
    input op_hcompute_conv_stencil_15_read_ren,
    input [15:0] op_hcompute_conv_stencil_15_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_15_read [7:0],
    input op_hcompute_conv_stencil_8_read_ren,
    input [15:0] op_hcompute_conv_stencil_8_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_8_read [7:0],
    input op_hcompute_conv_stencil_9_read_ren,
    input [15:0] op_hcompute_conv_stencil_9_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_9_read [7:0],
    input op_hcompute_hw_input_global_wrapper_stencil_1_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_2_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_3_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_4_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_5_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_6_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_7_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_write [0:0],
    input op_hcompute_hw_input_global_wrapper_stencil_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_out_0;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_out;
wire [15:0] sr_end_U1835_out;
wire [15:0] sr_end_U1839_out;
wire [15:0] sr_end_U1843_out;
wire [15:0] sr_end_U1847_out;
wire [15:0] sr_end_U1851_out;
wire [15:0] sr_end_U1855_out;
wire [15:0] sr_end_U1859_out;
wire [15:0] sr_end_U1863_out;
wire [15:0] sr_end_U1867_out;
wire [15:0] sr_end_U1871_out;
wire [15:0] sr_end_U1875_out;
wire [15:0] sr_end_U1879_out;
wire [15:0] sr_end_U1883_out;
wire [15:0] sr_end_U1887_out;
wire [15:0] sr_end_U1891_out;
wire [15:0] sr_end_U1895_out;
wire [15:0] sr_end_U1899_out;
wire [15:0] sr_end_U1903_out;
wire [15:0] sr_end_U1907_out;
wire [15:0] sr_end_U1911_out;
wire [15:0] sr_end_U1915_out;
wire [15:0] sr_end_U1919_out;
wire [15:0] sr_end_U1923_out;
wire [15:0] sr_end_U1927_out;
wire [15:0] sr_end_U1931_out;
wire [15:0] sr_end_U1935_out;
wire [15:0] sr_end_U1939_out;
wire [15:0] sr_end_U1943_out;
wire [15:0] sr_end_U1947_out;
wire [15:0] sr_end_U1951_out;
wire [15:0] sr_end_U1955_out;
wire [15:0] sr_end_U1959_out;
wire [15:0] sr_end_U1963_out;
wire [15:0] sr_end_U1967_out;
wire [15:0] sr_end_U1971_out;
wire [15:0] sr_end_U1975_out;
wire [15:0] sr_end_U1979_out;
wire [15:0] sr_end_U1983_out;
wire [15:0] sr_end_U1987_out;
wire [15:0] sr_end_U1991_out;
wire [15:0] sr_end_U1995_out;
wire [15:0] sr_end_U1999_out;
wire [15:0] sr_end_U2003_out;
wire [15:0] sr_end_U2007_out;
wire [15:0] sr_end_U2011_out;
wire [15:0] sr_end_U2015_out;
wire [15:0] sr_end_U2019_out;
wire [15:0] sr_end_U2023_out;
wire [15:0] sr_end_U2027_out;
wire [15:0] sr_end_U2031_out;
wire [15:0] sr_end_U2035_out;
wire [15:0] sr_end_U2039_out;
wire [15:0] sr_end_U2043_out;
wire [15:0] sr_end_U2047_out;
wire [15:0] sr_end_U2051_out;
wire [15:0] sr_end_U2055_out;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_write_wen),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_1_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_1_write_wen),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_2_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_2_write_wen),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_3_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_3_write_wen),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_4_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_4_write_wen),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_5_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_5_write_wen),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_6_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_6_write_wen),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(op_hcompute_hw_input_global_wrapper_stencil_7_write[0]),
    .write_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_out),
    .wen_0(op_hcompute_hw_input_global_wrapper_stencil_7_write_wen),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .chain_chain_en(1'b0)
);
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net = bank_0_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net = bank_1_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net = bank_2_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net = bank_3_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net = bank_4_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net = bank_5_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net = bank_7_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net = bank_6_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net = sr_end_U1835_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net = sr_end_U1863_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net = sr_end_U1891_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net = sr_end_U1919_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net = sr_end_U1947_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net = sr_end_U1975_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net = sr_end_U2003_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net = sr_end_U2031_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net = sr_end_U1839_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net = sr_end_U1867_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net = sr_end_U1895_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net = sr_end_U1923_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net = sr_end_U1951_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net = sr_end_U1979_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net = sr_end_U2007_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net = sr_end_U2035_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net = sr_end_U1843_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net = sr_end_U1871_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net = sr_end_U1899_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net = sr_end_U1927_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net = sr_end_U1955_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net = sr_end_U1983_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net = sr_end_U2011_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net = sr_end_U2039_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net = sr_end_U1959_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net = sr_end_U1987_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net = sr_end_U2015_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net = sr_end_U2043_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net = sr_end_U1847_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net = sr_end_U1875_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net = sr_end_U1903_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net = sr_end_U1931_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net = sr_end_U1851_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net = sr_end_U1879_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net = sr_end_U1907_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net = sr_end_U1935_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net = sr_end_U1963_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net = sr_end_U1991_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net = sr_end_U2019_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net = sr_end_U2047_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net = sr_end_U1855_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net = sr_end_U1883_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net = sr_end_U1911_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net = sr_end_U1939_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net = sr_end_U1967_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net = sr_end_U1995_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net = sr_end_U2023_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net = sr_end_U2051_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net = sr_end_U1887_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net = sr_end_U1915_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net = sr_end_U1943_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net = sr_end_U1971_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net = sr_end_U1999_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net = sr_end_U2027_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net = sr_end_U2055_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net = sr_end_U1859_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2185 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_U2207_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2208 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_U2230_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2231 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_U2253_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2254 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_U2276_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2277 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_U2299_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2300 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_U2322_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2323 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_U2345_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d [4:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U2346 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_U2368_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_d[2] = op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_d[1] = op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_d[0] = op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars[0];
aff__U2065 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_30_U2079_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_d[2] = op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_d[1] = op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_d[0] = op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars[0];
aff__U2080 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_28_U2094_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[0];
aff__U2095 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_32_U2109_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_d[2] = op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_d[1] = op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_d[0] = op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars[0];
aff__U2110 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_26_U2124_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_d[2] = op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_d[1] = op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_d[0] = op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars[0];
aff__U2125 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_24_U2139_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_d[2] = op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_d[1] = op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_d[0] = op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars[0];
aff__U2140 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_22_U2154_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_d[2] = op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_d[1] = op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_d[0] = op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars[0];
aff__U2155 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_20_U2169_out)
);
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_d [2:0];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_d[2] = op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_d[1] = op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_d[0] = op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars[0];
aff__U2170 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184 (
    .clk(clk),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_d),
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_18_U2184_out)
);
sr_end_U1835_pt__U1836 sr_end_U1835 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1835_out)
);
sr_end_U1839_pt__U1840 sr_end_U1839 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1839_out)
);
sr_end_U1843_pt__U1844 sr_end_U1843 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1843_out)
);
sr_end_U1847_pt__U1848 sr_end_U1847 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1847_out)
);
sr_end_U1851_pt__U1852 sr_end_U1851 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1851_out)
);
sr_end_U1855_pt__U1856 sr_end_U1855 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1855_out)
);
sr_end_U1859_pt__U1860 sr_end_U1859 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net),
    .out(sr_end_U1859_out)
);
sr_end_U1863_pt__U1864 sr_end_U1863 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1863_out)
);
sr_end_U1867_pt__U1868 sr_end_U1867 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1867_out)
);
sr_end_U1871_pt__U1872 sr_end_U1871 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1871_out)
);
sr_end_U1875_pt__U1876 sr_end_U1875 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1875_out)
);
sr_end_U1879_pt__U1880 sr_end_U1879 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1879_out)
);
sr_end_U1883_pt__U1884 sr_end_U1883 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1883_out)
);
sr_end_U1887_pt__U1888 sr_end_U1887 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net),
    .out(sr_end_U1887_out)
);
sr_end_U1891_pt__U1892 sr_end_U1891 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1891_out)
);
sr_end_U1895_pt__U1896 sr_end_U1895 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1895_out)
);
sr_end_U1899_pt__U1900 sr_end_U1899 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1899_out)
);
sr_end_U1903_pt__U1904 sr_end_U1903 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1903_out)
);
sr_end_U1907_pt__U1908 sr_end_U1907 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1907_out)
);
sr_end_U1911_pt__U1912 sr_end_U1911 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1911_out)
);
sr_end_U1915_pt__U1916 sr_end_U1915 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net),
    .out(sr_end_U1915_out)
);
sr_end_U1919_pt__U1920 sr_end_U1919 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1919_out)
);
sr_end_U1923_pt__U1924 sr_end_U1923 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1923_out)
);
sr_end_U1927_pt__U1928 sr_end_U1927 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1927_out)
);
sr_end_U1931_pt__U1932 sr_end_U1931 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1931_out)
);
sr_end_U1935_pt__U1936 sr_end_U1935 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1935_out)
);
sr_end_U1939_pt__U1940 sr_end_U1939 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1939_out)
);
sr_end_U1943_pt__U1944 sr_end_U1943 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net),
    .out(sr_end_U1943_out)
);
sr_end_U1947_pt__U1948 sr_end_U1947 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1947_out)
);
sr_end_U1951_pt__U1952 sr_end_U1951 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1951_out)
);
sr_end_U1955_pt__U1956 sr_end_U1955 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1955_out)
);
sr_end_U1959_pt__U1960 sr_end_U1959 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1959_out)
);
sr_end_U1963_pt__U1964 sr_end_U1963 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1963_out)
);
sr_end_U1967_pt__U1968 sr_end_U1967 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1967_out)
);
sr_end_U1971_pt__U1972 sr_end_U1971 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net),
    .out(sr_end_U1971_out)
);
sr_end_U1975_pt__U1976 sr_end_U1975 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1975_out)
);
sr_end_U1979_pt__U1980 sr_end_U1979 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1979_out)
);
sr_end_U1983_pt__U1984 sr_end_U1983 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1983_out)
);
sr_end_U1987_pt__U1988 sr_end_U1987 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1987_out)
);
sr_end_U1991_pt__U1992 sr_end_U1991 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1991_out)
);
sr_end_U1995_pt__U1996 sr_end_U1995 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1995_out)
);
sr_end_U1999_pt__U2000 sr_end_U1999 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net),
    .out(sr_end_U1999_out)
);
sr_end_U2003_pt__U2004 sr_end_U2003 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2003_out)
);
sr_end_U2007_pt__U2008 sr_end_U2007 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2007_out)
);
sr_end_U2011_pt__U2012 sr_end_U2011 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2011_out)
);
sr_end_U2015_pt__U2016 sr_end_U2015 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2015_out)
);
sr_end_U2019_pt__U2020 sr_end_U2019 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2019_out)
);
sr_end_U2023_pt__U2024 sr_end_U2023 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2023_out)
);
sr_end_U2027_pt__U2028 sr_end_U2027 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net),
    .out(sr_end_U2027_out)
);
sr_end_U2031_pt__U2032 sr_end_U2031 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2031_out)
);
sr_end_U2035_pt__U2036 sr_end_U2035 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2035_out)
);
sr_end_U2039_pt__U2040 sr_end_U2039 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2039_out)
);
sr_end_U2043_pt__U2044 sr_end_U2043 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2043_out)
);
sr_end_U2047_pt__U2048 sr_end_U2047 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2047_out)
);
sr_end_U2051_pt__U2052 sr_end_U2051 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2051_out)
);
sr_end_U2055_pt__U2056 sr_end_U2055 (
    .in(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net),
    .out(sr_end_U2055_out)
);
assign op_hcompute_conv_stencil_10_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_175_net;
assign op_hcompute_conv_stencil_10_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_174_net;
assign op_hcompute_conv_stencil_10_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_173_net;
assign op_hcompute_conv_stencil_10_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_172_net;
assign op_hcompute_conv_stencil_10_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_171_net;
assign op_hcompute_conv_stencil_10_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_170_net;
assign op_hcompute_conv_stencil_10_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_169_net;
assign op_hcompute_conv_stencil_10_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_168_net;
assign op_hcompute_conv_stencil_11_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_157_net;
assign op_hcompute_conv_stencil_11_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_156_net;
assign op_hcompute_conv_stencil_11_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_155_net;
assign op_hcompute_conv_stencil_11_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_154_net;
assign op_hcompute_conv_stencil_11_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_153_net;
assign op_hcompute_conv_stencil_11_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_152_net;
assign op_hcompute_conv_stencil_11_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_151_net;
assign op_hcompute_conv_stencil_11_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_150_net;
assign op_hcompute_conv_stencil_12_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_139_net;
assign op_hcompute_conv_stencil_12_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_138_net;
assign op_hcompute_conv_stencil_12_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_137_net;
assign op_hcompute_conv_stencil_12_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_136_net;
assign op_hcompute_conv_stencil_12_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_135_net;
assign op_hcompute_conv_stencil_12_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_134_net;
assign op_hcompute_conv_stencil_12_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_133_net;
assign op_hcompute_conv_stencil_12_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_132_net;
assign op_hcompute_conv_stencil_13_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_121_net;
assign op_hcompute_conv_stencil_13_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_120_net;
assign op_hcompute_conv_stencil_13_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_119_net;
assign op_hcompute_conv_stencil_13_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_118_net;
assign op_hcompute_conv_stencil_13_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_117_net;
assign op_hcompute_conv_stencil_13_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_116_net;
assign op_hcompute_conv_stencil_13_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_115_net;
assign op_hcompute_conv_stencil_13_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_114_net;
assign op_hcompute_conv_stencil_14_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_103_net;
assign op_hcompute_conv_stencil_14_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_102_net;
assign op_hcompute_conv_stencil_14_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_101_net;
assign op_hcompute_conv_stencil_14_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_100_net;
assign op_hcompute_conv_stencil_14_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_99_net;
assign op_hcompute_conv_stencil_14_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_98_net;
assign op_hcompute_conv_stencil_14_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_97_net;
assign op_hcompute_conv_stencil_14_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_96_net;
assign op_hcompute_conv_stencil_15_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_85_net;
assign op_hcompute_conv_stencil_15_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_84_net;
assign op_hcompute_conv_stencil_15_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_83_net;
assign op_hcompute_conv_stencil_15_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_82_net;
assign op_hcompute_conv_stencil_15_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_81_net;
assign op_hcompute_conv_stencil_15_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_80_net;
assign op_hcompute_conv_stencil_15_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_79_net;
assign op_hcompute_conv_stencil_15_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_78_net;
assign op_hcompute_conv_stencil_8_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_61_net;
assign op_hcompute_conv_stencil_8_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_60_net;
assign op_hcompute_conv_stencil_8_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_59_net;
assign op_hcompute_conv_stencil_8_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_58_net;
assign op_hcompute_conv_stencil_8_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_57_net;
assign op_hcompute_conv_stencil_8_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_56_net;
assign op_hcompute_conv_stencil_8_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_55_net;
assign op_hcompute_conv_stencil_8_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_54_net;
assign op_hcompute_conv_stencil_9_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_43_net;
assign op_hcompute_conv_stencil_9_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_42_net;
assign op_hcompute_conv_stencil_9_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_41_net;
assign op_hcompute_conv_stencil_9_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_40_net;
assign op_hcompute_conv_stencil_9_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_39_net;
assign op_hcompute_conv_stencil_9_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_38_net;
assign op_hcompute_conv_stencil_9_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_37_net;
assign op_hcompute_conv_stencil_9_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_36_net;
endmodule

module aff__U183 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U185_out;
wire [15:0] coeff_U188_out;
wire [15:0] coeff_U191_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U185 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U185_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U188 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U188_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U191 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U191_out)
);
assign out = 16'((16'((16'((16'(coeff_U185_out * d[0])) + (16'(coeff_U188_out * d[1])))) + (16'(coeff_U191_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U182 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U183 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1818 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1820_out;
wire [15:0] coeff_U1823_out;
wire [15:0] coeff_U1826_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1820 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1820_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1823 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1823_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1826 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1826_out)
);
assign out = 16'((16'((16'((16'(coeff_U1820_out * d[0])) + (16'(coeff_U1823_out * d[1])))) + (16'(coeff_U1826_out * d[2])))) + 16'h0000);
endmodule

module aff__U1803 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1805_out;
wire [15:0] coeff_U1808_out;
wire [15:0] coeff_U1811_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1805 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1805_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1808 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1808_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1811 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1811_out)
);
assign out = 16'((16'((16'((16'(coeff_U1805_out * d[0])) + (16'(coeff_U1808_out * d[1])))) + (16'(coeff_U1811_out * d[2])))) + 16'h0000);
endmodule

module aff__U1788 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1790_out;
wire [15:0] coeff_U1793_out;
wire [15:0] coeff_U1796_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1790 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1790_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1793 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1793_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1796 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1796_out)
);
assign out = 16'((16'((16'((16'(coeff_U1790_out * d[0])) + (16'(coeff_U1793_out * d[1])))) + (16'(coeff_U1796_out * d[2])))) + 16'h0000);
endmodule

module aff__U1773 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1775_out;
wire [15:0] coeff_U1778_out;
wire [15:0] coeff_U1781_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1775 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1775_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1778 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1778_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1781 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1781_out)
);
assign out = 16'((16'((16'((16'(coeff_U1775_out * d[0])) + (16'(coeff_U1778_out * d[1])))) + (16'(coeff_U1781_out * d[2])))) + 16'h0000);
endmodule

module aff__U1758 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1760_out;
wire [15:0] coeff_U1763_out;
wire [15:0] coeff_U1766_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1760 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1760_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1763 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1763_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1766 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1766_out)
);
assign out = 16'((16'((16'((16'(coeff_U1760_out * d[0])) + (16'(coeff_U1763_out * d[1])))) + (16'(coeff_U1766_out * d[2])))) + 16'h0000);
endmodule

module aff__U1743 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1745_out;
wire [15:0] coeff_U1748_out;
wire [15:0] coeff_U1751_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1745 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1745_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1748 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1748_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1751 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1751_out)
);
assign out = 16'((16'((16'((16'(coeff_U1745_out * d[0])) + (16'(coeff_U1748_out * d[1])))) + (16'(coeff_U1751_out * d[2])))) + 16'h0000);
endmodule

module aff__U1728 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1730_out;
wire [15:0] coeff_U1733_out;
wire [15:0] coeff_U1736_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1730 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1730_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1733 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1733_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1736 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1736_out)
);
assign out = 16'((16'((16'((16'(coeff_U1730_out * d[0])) + (16'(coeff_U1733_out * d[1])))) + (16'(coeff_U1736_out * d[2])))) + 16'h0000);
endmodule

module aff__U1713 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1715_out;
wire [15:0] coeff_U1718_out;
wire [15:0] coeff_U1721_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1715 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1715_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1718 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1718_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1721 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1721_out)
);
assign out = 16'((16'((16'((16'(coeff_U1715_out * d[0])) + (16'(coeff_U1718_out * d[1])))) + (16'(coeff_U1721_out * d[2])))) + 16'h0000);
endmodule

module aff__U1690 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1692_out;
wire [15:0] coeff_U1695_out;
wire [15:0] coeff_U1698_out;
wire [15:0] coeff_U1701_out;
wire [15:0] coeff_U1704_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1692 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1692_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1695 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1695_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1698 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1698_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1701 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1701_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1704 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1704_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1692_out * d[0])) + (16'(coeff_U1695_out * d[1])))) + (16'(coeff_U1698_out * d[2])))) + (16'(coeff_U1701_out * d[3])))) + (16'(coeff_U1704_out * d[4])))) + 16'h0000);
endmodule

module aff__U1667 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1669_out;
wire [15:0] coeff_U1672_out;
wire [15:0] coeff_U1675_out;
wire [15:0] coeff_U1678_out;
wire [15:0] coeff_U1681_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1669 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1669_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1672 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1672_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1675 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1675_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1678 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1678_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1681 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1681_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1669_out * d[0])) + (16'(coeff_U1672_out * d[1])))) + (16'(coeff_U1675_out * d[2])))) + (16'(coeff_U1678_out * d[3])))) + (16'(coeff_U1681_out * d[4])))) + 16'h0000);
endmodule

module aff__U1644 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1646_out;
wire [15:0] coeff_U1649_out;
wire [15:0] coeff_U1652_out;
wire [15:0] coeff_U1655_out;
wire [15:0] coeff_U1658_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1646 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1646_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1649 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1649_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1652 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1652_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1655 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1655_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1658 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1658_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1646_out * d[0])) + (16'(coeff_U1649_out * d[1])))) + (16'(coeff_U1652_out * d[2])))) + (16'(coeff_U1655_out * d[3])))) + (16'(coeff_U1658_out * d[4])))) + 16'h0000);
endmodule

module aff__U1621 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1623_out;
wire [15:0] coeff_U1626_out;
wire [15:0] coeff_U1629_out;
wire [15:0] coeff_U1632_out;
wire [15:0] coeff_U1635_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1623 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1623_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1626 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1626_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1629 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1629_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1632 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1632_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1635 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1635_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1623_out * d[0])) + (16'(coeff_U1626_out * d[1])))) + (16'(coeff_U1629_out * d[2])))) + (16'(coeff_U1632_out * d[3])))) + (16'(coeff_U1635_out * d[4])))) + 16'h0000);
endmodule

module aff__U1598 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1600_out;
wire [15:0] coeff_U1603_out;
wire [15:0] coeff_U1606_out;
wire [15:0] coeff_U1609_out;
wire [15:0] coeff_U1612_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1600 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1600_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1603 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1603_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1606 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1606_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1609 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1609_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1612 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1612_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1600_out * d[0])) + (16'(coeff_U1603_out * d[1])))) + (16'(coeff_U1606_out * d[2])))) + (16'(coeff_U1609_out * d[3])))) + (16'(coeff_U1612_out * d[4])))) + 16'h0000);
endmodule

module aff__U1575 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1577_out;
wire [15:0] coeff_U1580_out;
wire [15:0] coeff_U1583_out;
wire [15:0] coeff_U1586_out;
wire [15:0] coeff_U1589_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1577 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1577_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1580 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1580_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1583 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1583_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1586 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1586_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1589 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1589_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1577_out * d[0])) + (16'(coeff_U1580_out * d[1])))) + (16'(coeff_U1583_out * d[2])))) + (16'(coeff_U1586_out * d[3])))) + (16'(coeff_U1589_out * d[4])))) + 16'h0000);
endmodule

module aff__U157 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U159_out;
wire [15:0] coeff_U162_out;
wire [15:0] coeff_U165_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U159 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U159_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U162 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U162_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U165 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U165_out)
);
assign out = 16'((16'((16'((16'(coeff_U159_out * d[0])) + (16'(coeff_U162_out * d[1])))) + (16'(coeff_U165_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U156 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U157 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1552 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1554_out;
wire [15:0] coeff_U1557_out;
wire [15:0] coeff_U1560_out;
wire [15:0] coeff_U1563_out;
wire [15:0] coeff_U1566_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1554 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1554_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1557 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1557_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1560 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1560_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1563 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1563_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1566 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1566_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1554_out * d[0])) + (16'(coeff_U1557_out * d[1])))) + (16'(coeff_U1560_out * d[2])))) + (16'(coeff_U1563_out * d[3])))) + (16'(coeff_U1566_out * d[4])))) + 16'h0000);
endmodule

module aff__U1529 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1531_out;
wire [15:0] coeff_U1534_out;
wire [15:0] coeff_U1537_out;
wire [15:0] coeff_U1540_out;
wire [15:0] coeff_U1543_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1531 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1531_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1534 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1534_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1537 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1537_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1540 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1540_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1543 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1543_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1531_out * d[0])) + (16'(coeff_U1534_out * d[1])))) + (16'(coeff_U1537_out * d[2])))) + (16'(coeff_U1540_out * d[3])))) + (16'(coeff_U1543_out * d[4])))) + 16'h0000);
endmodule

module aff__U1506 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1508_out;
wire [15:0] coeff_U1511_out;
wire [15:0] coeff_U1514_out;
wire [15:0] coeff_U1517_out;
wire [15:0] coeff_U1520_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1508 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1508_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1511 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1511_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1514 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1514_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1517 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1517_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1520 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1520_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1508_out * d[0])) + (16'(coeff_U1511_out * d[1])))) + (16'(coeff_U1514_out * d[2])))) + (16'(coeff_U1517_out * d[3])))) + (16'(coeff_U1520_out * d[4])))) + 16'h0000);
endmodule

module aff__U1483 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1485_out;
wire [15:0] coeff_U1488_out;
wire [15:0] coeff_U1491_out;
wire [15:0] coeff_U1494_out;
wire [15:0] coeff_U1497_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1485 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1485_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1488 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1488_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1491 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1491_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1494 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1494_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1497 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1497_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1485_out * d[0])) + (16'(coeff_U1488_out * d[1])))) + (16'(coeff_U1491_out * d[2])))) + (16'(coeff_U1494_out * d[3])))) + (16'(coeff_U1497_out * d[4])))) + 16'h0000);
endmodule

module aff__U1468 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1470_out;
wire [15:0] coeff_U1473_out;
wire [15:0] coeff_U1476_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1470 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1470_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1473 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1473_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1476 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1476_out)
);
assign out = 16'((16'((16'((16'(coeff_U1470_out * d[0])) + (16'(coeff_U1473_out * d[1])))) + (16'(coeff_U1476_out * d[2])))) + 16'h0000);
endmodule

module aff__U1453 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1455_out;
wire [15:0] coeff_U1458_out;
wire [15:0] coeff_U1461_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1455 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1455_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1458 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1458_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1461 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1461_out)
);
assign out = 16'((16'((16'((16'(coeff_U1455_out * d[0])) + (16'(coeff_U1458_out * d[1])))) + (16'(coeff_U1461_out * d[2])))) + 16'h0000);
endmodule

module aff__U1438 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1440_out;
wire [15:0] coeff_U1443_out;
wire [15:0] coeff_U1446_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1440 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1440_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1443 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1443_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1446 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1446_out)
);
assign out = 16'((16'((16'((16'(coeff_U1440_out * d[0])) + (16'(coeff_U1443_out * d[1])))) + (16'(coeff_U1446_out * d[2])))) + 16'h0000);
endmodule

module aff__U1423 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1425_out;
wire [15:0] coeff_U1428_out;
wire [15:0] coeff_U1431_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1425 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1425_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1428 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1428_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1431 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1431_out)
);
assign out = 16'((16'((16'((16'(coeff_U1425_out * d[0])) + (16'(coeff_U1428_out * d[1])))) + (16'(coeff_U1431_out * d[2])))) + 16'h0000);
endmodule

module aff__U1408 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1410_out;
wire [15:0] coeff_U1413_out;
wire [15:0] coeff_U1416_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1410 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1410_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1413 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1413_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1416 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1416_out)
);
assign out = 16'((16'((16'((16'(coeff_U1410_out * d[0])) + (16'(coeff_U1413_out * d[1])))) + (16'(coeff_U1416_out * d[2])))) + 16'h0000);
endmodule

module aff__U1393 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1395_out;
wire [15:0] coeff_U1398_out;
wire [15:0] coeff_U1401_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1395 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1395_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1398 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1398_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1401 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1401_out)
);
assign out = 16'((16'((16'((16'(coeff_U1395_out * d[0])) + (16'(coeff_U1398_out * d[1])))) + (16'(coeff_U1401_out * d[2])))) + 16'h0000);
endmodule

module aff__U1378 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1380_out;
wire [15:0] coeff_U1383_out;
wire [15:0] coeff_U1386_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1380 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1380_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1383 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1383_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1386 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1386_out)
);
assign out = 16'((16'((16'((16'(coeff_U1380_out * d[0])) + (16'(coeff_U1383_out * d[1])))) + (16'(coeff_U1386_out * d[2])))) + 16'h0000);
endmodule

module aff__U1363 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1365_out;
wire [15:0] coeff_U1368_out;
wire [15:0] coeff_U1371_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1365 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1365_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1368 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1368_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1371 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1371_out)
);
assign out = 16'((16'((16'((16'(coeff_U1365_out * d[0])) + (16'(coeff_U1368_out * d[1])))) + (16'(coeff_U1371_out * d[2])))) + 16'h0000);
endmodule

module aff__U1340 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1342_out;
wire [15:0] coeff_U1345_out;
wire [15:0] coeff_U1348_out;
wire [15:0] coeff_U1351_out;
wire [15:0] coeff_U1354_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1342 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1342_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1345 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1345_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1348 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1348_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1351 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1351_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1354 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1354_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1342_out * d[0])) + (16'(coeff_U1345_out * d[1])))) + (16'(coeff_U1348_out * d[2])))) + (16'(coeff_U1351_out * d[3])))) + (16'(coeff_U1354_out * d[4])))) + 16'h0000);
endmodule

module aff__U1317 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1319_out;
wire [15:0] coeff_U1322_out;
wire [15:0] coeff_U1325_out;
wire [15:0] coeff_U1328_out;
wire [15:0] coeff_U1331_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1319 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1319_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1322 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1322_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1325 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1325_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1328 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1328_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1331 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1331_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1319_out * d[0])) + (16'(coeff_U1322_out * d[1])))) + (16'(coeff_U1325_out * d[2])))) + (16'(coeff_U1328_out * d[3])))) + (16'(coeff_U1331_out * d[4])))) + 16'h0000);
endmodule

module aff__U131 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U133_out;
wire [15:0] coeff_U136_out;
wire [15:0] coeff_U139_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U133 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U133_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U136 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U136_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U139 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U139_out)
);
assign out = 16'((16'((16'((16'(coeff_U133_out * d[0])) + (16'(coeff_U136_out * d[1])))) + (16'(coeff_U139_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U130 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U131 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1294 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1296_out;
wire [15:0] coeff_U1299_out;
wire [15:0] coeff_U1302_out;
wire [15:0] coeff_U1305_out;
wire [15:0] coeff_U1308_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1296 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1296_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1299 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1299_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1302 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1302_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1305 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1305_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1308 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1308_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1296_out * d[0])) + (16'(coeff_U1299_out * d[1])))) + (16'(coeff_U1302_out * d[2])))) + (16'(coeff_U1305_out * d[3])))) + (16'(coeff_U1308_out * d[4])))) + 16'h0000);
endmodule

module aff__U1271 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1273_out;
wire [15:0] coeff_U1276_out;
wire [15:0] coeff_U1279_out;
wire [15:0] coeff_U1282_out;
wire [15:0] coeff_U1285_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1273 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1273_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1276 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1276_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1279 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1279_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1282 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1282_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1285 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1285_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1273_out * d[0])) + (16'(coeff_U1276_out * d[1])))) + (16'(coeff_U1279_out * d[2])))) + (16'(coeff_U1282_out * d[3])))) + (16'(coeff_U1285_out * d[4])))) + 16'h0000);
endmodule

module aff__U1248 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1250_out;
wire [15:0] coeff_U1253_out;
wire [15:0] coeff_U1256_out;
wire [15:0] coeff_U1259_out;
wire [15:0] coeff_U1262_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1250 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1250_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1253 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1253_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1256 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1256_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1259 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1259_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1262 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1262_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1250_out * d[0])) + (16'(coeff_U1253_out * d[1])))) + (16'(coeff_U1256_out * d[2])))) + (16'(coeff_U1259_out * d[3])))) + (16'(coeff_U1262_out * d[4])))) + 16'h0000);
endmodule

module aff__U1225 (
    input clk,
    input [15:0] d [4:0],
    output [15:0] out
);
wire [15:0] coeff_U1227_out;
wire [15:0] coeff_U1230_out;
wire [15:0] coeff_U1233_out;
wire [15:0] coeff_U1236_out;
wire [15:0] coeff_U1239_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1227 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1227_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1230 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1230_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1233 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1233_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1236 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1236_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1239 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1239_out)
);
assign out = 16'((16'((16'((16'((16'((16'(coeff_U1227_out * d[0])) + (16'(coeff_U1230_out * d[1])))) + (16'(coeff_U1233_out * d[2])))) + (16'(coeff_U1236_out * d[3])))) + (16'(coeff_U1239_out * d[4])))) + 16'h0000);
endmodule

module conv_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input op_hcompute_conv_stencil_10_read_ren,
    input [15:0] op_hcompute_conv_stencil_10_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_10_read [0:0],
    input op_hcompute_conv_stencil_10_write_wen,
    input [15:0] op_hcompute_conv_stencil_10_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_10_write [0:0],
    input op_hcompute_conv_stencil_11_read_ren,
    input [15:0] op_hcompute_conv_stencil_11_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_11_read [0:0],
    input op_hcompute_conv_stencil_11_write_wen,
    input [15:0] op_hcompute_conv_stencil_11_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_11_write [0:0],
    input op_hcompute_conv_stencil_12_read_ren,
    input [15:0] op_hcompute_conv_stencil_12_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_12_read [0:0],
    input op_hcompute_conv_stencil_12_write_wen,
    input [15:0] op_hcompute_conv_stencil_12_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_12_write [0:0],
    input op_hcompute_conv_stencil_13_read_ren,
    input [15:0] op_hcompute_conv_stencil_13_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_13_read [0:0],
    input op_hcompute_conv_stencil_13_write_wen,
    input [15:0] op_hcompute_conv_stencil_13_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_13_write [0:0],
    input op_hcompute_conv_stencil_14_read_ren,
    input [15:0] op_hcompute_conv_stencil_14_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_14_read [0:0],
    input op_hcompute_conv_stencil_14_write_wen,
    input [15:0] op_hcompute_conv_stencil_14_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_14_write [0:0],
    input op_hcompute_conv_stencil_15_read_ren,
    input [15:0] op_hcompute_conv_stencil_15_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_15_read [0:0],
    input op_hcompute_conv_stencil_15_write_wen,
    input [15:0] op_hcompute_conv_stencil_15_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_15_write [0:0],
    input op_hcompute_conv_stencil_1_write_wen,
    input [15:0] op_hcompute_conv_stencil_1_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_1_write [0:0],
    input op_hcompute_conv_stencil_2_write_wen,
    input [15:0] op_hcompute_conv_stencil_2_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_2_write [0:0],
    input op_hcompute_conv_stencil_3_write_wen,
    input [15:0] op_hcompute_conv_stencil_3_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_3_write [0:0],
    input op_hcompute_conv_stencil_4_write_wen,
    input [15:0] op_hcompute_conv_stencil_4_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_4_write [0:0],
    input op_hcompute_conv_stencil_5_write_wen,
    input [15:0] op_hcompute_conv_stencil_5_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_5_write [0:0],
    input op_hcompute_conv_stencil_6_write_wen,
    input [15:0] op_hcompute_conv_stencil_6_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_6_write [0:0],
    input op_hcompute_conv_stencil_7_write_wen,
    input [15:0] op_hcompute_conv_stencil_7_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_7_write [0:0],
    input op_hcompute_conv_stencil_8_read_ren,
    input [15:0] op_hcompute_conv_stencil_8_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_8_read [0:0],
    input op_hcompute_conv_stencil_8_write_wen,
    input [15:0] op_hcompute_conv_stencil_8_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_8_write [0:0],
    input op_hcompute_conv_stencil_9_read_ren,
    input [15:0] op_hcompute_conv_stencil_9_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_9_read [0:0],
    input op_hcompute_conv_stencil_9_write_wen,
    input [15:0] op_hcompute_conv_stencil_9_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_9_write [0:0],
    input op_hcompute_conv_stencil_write_wen,
    input [15:0] op_hcompute_conv_stencil_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_write [0:0],
    input op_hcompute_hw_output_stencil_1_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_1_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_1_read [0:0],
    input op_hcompute_hw_output_stencil_2_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_2_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_2_read [0:0],
    input op_hcompute_hw_output_stencil_3_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_3_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_3_read [0:0],
    input op_hcompute_hw_output_stencil_4_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_4_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_4_read [0:0],
    input op_hcompute_hw_output_stencil_5_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_5_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_5_read [0:0],
    input op_hcompute_hw_output_stencil_6_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_6_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_6_read [0:0],
    input op_hcompute_hw_output_stencil_7_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_7_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_7_read [0:0],
    input op_hcompute_hw_output_stencil_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_read_ctrl_vars [2:0],
    output [15:0] op_hcompute_hw_output_stencil_read [0:0]
);
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_data_out_1;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_data_out_1;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_data_out_1;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_data_out_1;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_data_out_1;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_data_out_1;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_data_out_1;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_data_out_1;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_10_167_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_11_149_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_12_131_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_13_113_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_14_95_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_15_77_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_8_53_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_9_35_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_15_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_13_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_2_11_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_3_9_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_4_7_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_5_5_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_6_3_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_7_1_net;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_out;
cgralib_Mem_amber__IDconv_stencil_0__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_out),
    .wen_0(op_hcompute_conv_stencil_write_wen),
    .data_in_1(op_hcompute_conv_stencil_8_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_out),
    .wen_1(op_hcompute_conv_stencil_8_write_wen),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_out),
    .ren_0(op_hcompute_conv_stencil_8_read_ren),
    .data_out_1(bank_0_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_out),
    .ren_1(op_hcompute_hw_output_stencil_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_1__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_1_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_out),
    .wen_0(op_hcompute_conv_stencil_1_write_wen),
    .data_in_1(op_hcompute_conv_stencil_9_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_out),
    .wen_1(op_hcompute_conv_stencil_9_write_wen),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_out),
    .ren_0(op_hcompute_conv_stencil_9_read_ren),
    .data_out_1(bank_1_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_out),
    .ren_1(op_hcompute_hw_output_stencil_1_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_2__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_10_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_out),
    .wen_0(op_hcompute_conv_stencil_10_write_wen),
    .data_in_1(op_hcompute_conv_stencil_2_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_out),
    .wen_1(op_hcompute_conv_stencil_2_write_wen),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_out),
    .ren_0(op_hcompute_conv_stencil_10_read_ren),
    .data_out_1(bank_2_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_out),
    .ren_1(op_hcompute_hw_output_stencil_2_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_3__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_11_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_out),
    .wen_0(op_hcompute_conv_stencil_11_write_wen),
    .data_in_1(op_hcompute_conv_stencil_3_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_out),
    .wen_1(op_hcompute_conv_stencil_3_write_wen),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_out),
    .ren_0(op_hcompute_conv_stencil_11_read_ren),
    .data_out_1(bank_3_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_out),
    .ren_1(op_hcompute_hw_output_stencil_3_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_4__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_12_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_out),
    .wen_0(op_hcompute_conv_stencil_12_write_wen),
    .data_in_1(op_hcompute_conv_stencil_4_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_out),
    .wen_1(op_hcompute_conv_stencil_4_write_wen),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_out),
    .ren_0(op_hcompute_conv_stencil_12_read_ren),
    .data_out_1(bank_4_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_out),
    .ren_1(op_hcompute_hw_output_stencil_4_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_5__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_13_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_out),
    .wen_0(op_hcompute_conv_stencil_13_write_wen),
    .data_in_1(op_hcompute_conv_stencil_5_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_out),
    .wen_1(op_hcompute_conv_stencil_5_write_wen),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_out),
    .ren_0(op_hcompute_conv_stencil_13_read_ren),
    .data_out_1(bank_5_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_out),
    .ren_1(op_hcompute_hw_output_stencil_5_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_6__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_14_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_out),
    .wen_0(op_hcompute_conv_stencil_14_write_wen),
    .data_in_1(op_hcompute_conv_stencil_6_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_out),
    .wen_1(op_hcompute_conv_stencil_6_write_wen),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_out),
    .ren_0(op_hcompute_conv_stencil_14_read_ren),
    .data_out_1(bank_6_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_out),
    .ren_1(op_hcompute_hw_output_stencil_6_read_ren),
    .chain_chain_en(1'b0)
);
cgralib_Mem_amber__IDconv_stencil_7__ctrl_width16__has_chain_enTrue__has_external_addrgenTrue__has_flushFalse__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(rst_n),
    .clk_en(1'b1),
    .clk(clk),
    .chain_data_in(16'h0000),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(op_hcompute_conv_stencil_15_write[0]),
    .write_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_out),
    .wen_0(op_hcompute_conv_stencil_15_write_wen),
    .data_in_1(op_hcompute_conv_stencil_7_write[0]),
    .write_addr_1(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_out),
    .wen_1(op_hcompute_conv_stencil_7_write_wen),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_out),
    .ren_0(op_hcompute_conv_stencil_15_read_ren),
    .data_out_1(bank_7_data_out_1),
    .read_addr_1(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_out),
    .ren_1(op_hcompute_hw_output_stencil_7_read_ren),
    .chain_chain_en(1'b0)
);
assign conv_stencil_op_hcompute_conv_stencil_10_167_net = bank_2_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_11_149_net = bank_3_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_12_131_net = bank_4_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_13_113_net = bank_5_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_14_95_net = bank_6_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_15_77_net = bank_7_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_8_53_net = bank_0_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_9_35_net = bank_1_data_out_0;
assign conv_stencil_op_hcompute_hw_output_stencil_15_net = bank_0_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_1_13_net = bank_1_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_2_11_net = bank_2_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_3_9_net = bank_3_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_4_7_net = bank_4_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_5_5_net = bank_5_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_6_3_net = bank_6_data_out_1;
assign conv_stencil_op_hcompute_hw_output_stencil_7_1_net = bank_7_data_out_1;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d[4] = op_hcompute_conv_stencil_10_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d[3] = op_hcompute_conv_stencil_10_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d[2] = op_hcompute_conv_stencil_10_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d[1] = op_hcompute_conv_stencil_10_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d[0] = op_hcompute_conv_stencil_10_write_ctrl_vars[0];
aff__U1225 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_166_U1247_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d[4] = op_hcompute_conv_stencil_10_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d[3] = op_hcompute_conv_stencil_10_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d[2] = op_hcompute_conv_stencil_10_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d[1] = op_hcompute_conv_stencil_10_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d[0] = op_hcompute_conv_stencil_10_read_ctrl_vars[0];
aff__U1529 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_10_167_U1551_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d[4] = op_hcompute_conv_stencil_11_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d[3] = op_hcompute_conv_stencil_11_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d[2] = op_hcompute_conv_stencil_11_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d[1] = op_hcompute_conv_stencil_11_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d[0] = op_hcompute_conv_stencil_11_write_ctrl_vars[0];
aff__U1248 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_148_U1270_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d[4] = op_hcompute_conv_stencil_11_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d[3] = op_hcompute_conv_stencil_11_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d[2] = op_hcompute_conv_stencil_11_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d[1] = op_hcompute_conv_stencil_11_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d[0] = op_hcompute_conv_stencil_11_read_ctrl_vars[0];
aff__U1552 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_11_149_U1574_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d[4] = op_hcompute_conv_stencil_12_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d[3] = op_hcompute_conv_stencil_12_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d[2] = op_hcompute_conv_stencil_12_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d[1] = op_hcompute_conv_stencil_12_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d[0] = op_hcompute_conv_stencil_12_write_ctrl_vars[0];
aff__U1271 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_130_U1293_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d[4] = op_hcompute_conv_stencil_12_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d[3] = op_hcompute_conv_stencil_12_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d[2] = op_hcompute_conv_stencil_12_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d[1] = op_hcompute_conv_stencil_12_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d[0] = op_hcompute_conv_stencil_12_read_ctrl_vars[0];
aff__U1575 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_12_131_U1597_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d[4] = op_hcompute_conv_stencil_13_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d[3] = op_hcompute_conv_stencil_13_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d[2] = op_hcompute_conv_stencil_13_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d[1] = op_hcompute_conv_stencil_13_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d[0] = op_hcompute_conv_stencil_13_write_ctrl_vars[0];
aff__U1294 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_112_U1316_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d[4] = op_hcompute_conv_stencil_13_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d[3] = op_hcompute_conv_stencil_13_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d[2] = op_hcompute_conv_stencil_13_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d[1] = op_hcompute_conv_stencil_13_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d[0] = op_hcompute_conv_stencil_13_read_ctrl_vars[0];
aff__U1598 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_13_113_U1620_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d[4] = op_hcompute_conv_stencil_14_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d[3] = op_hcompute_conv_stencil_14_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d[2] = op_hcompute_conv_stencil_14_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d[1] = op_hcompute_conv_stencil_14_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d[0] = op_hcompute_conv_stencil_14_write_ctrl_vars[0];
aff__U1317 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_94_U1339_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d[4] = op_hcompute_conv_stencil_14_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d[3] = op_hcompute_conv_stencil_14_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d[2] = op_hcompute_conv_stencil_14_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d[1] = op_hcompute_conv_stencil_14_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d[0] = op_hcompute_conv_stencil_14_read_ctrl_vars[0];
aff__U1621 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_14_95_U1643_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d[4] = op_hcompute_conv_stencil_15_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d[3] = op_hcompute_conv_stencil_15_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d[2] = op_hcompute_conv_stencil_15_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d[1] = op_hcompute_conv_stencil_15_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d[0] = op_hcompute_conv_stencil_15_write_ctrl_vars[0];
aff__U1340 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_76_U1362_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d[4] = op_hcompute_conv_stencil_15_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d[3] = op_hcompute_conv_stencil_15_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d[2] = op_hcompute_conv_stencil_15_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d[1] = op_hcompute_conv_stencil_15_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d[0] = op_hcompute_conv_stencil_15_read_ctrl_vars[0];
aff__U1644 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_15_77_U1666_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_d[2] = op_hcompute_conv_stencil_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_d[1] = op_hcompute_conv_stencil_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_d[0] = op_hcompute_conv_stencil_write_ctrl_vars[0];
aff__U1363 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_185_U1377_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_d[2] = op_hcompute_conv_stencil_1_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_d[1] = op_hcompute_conv_stencil_1_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_d[0] = op_hcompute_conv_stencil_1_write_ctrl_vars[0];
aff__U1378 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_184_U1392_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_d[2] = op_hcompute_conv_stencil_2_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_d[1] = op_hcompute_conv_stencil_2_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_d[0] = op_hcompute_conv_stencil_2_write_ctrl_vars[0];
aff__U1393 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_75_U1407_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_d[2] = op_hcompute_conv_stencil_3_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_d[1] = op_hcompute_conv_stencil_3_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_d[0] = op_hcompute_conv_stencil_3_write_ctrl_vars[0];
aff__U1408 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_74_U1422_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_d[2] = op_hcompute_conv_stencil_4_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_d[1] = op_hcompute_conv_stencil_4_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_d[0] = op_hcompute_conv_stencil_4_write_ctrl_vars[0];
aff__U1423 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_73_U1437_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_d[2] = op_hcompute_conv_stencil_5_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_d[1] = op_hcompute_conv_stencil_5_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_d[0] = op_hcompute_conv_stencil_5_write_ctrl_vars[0];
aff__U1438 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_72_U1452_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_d[2] = op_hcompute_conv_stencil_6_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_d[1] = op_hcompute_conv_stencil_6_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_d[0] = op_hcompute_conv_stencil_6_write_ctrl_vars[0];
aff__U1453 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_6_71_U1467_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_d[2] = op_hcompute_conv_stencil_7_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_d[1] = op_hcompute_conv_stencil_7_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_d[0] = op_hcompute_conv_stencil_7_write_ctrl_vars[0];
aff__U1468 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_7_70_U1482_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d[4] = op_hcompute_conv_stencil_8_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d[3] = op_hcompute_conv_stencil_8_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d[2] = op_hcompute_conv_stencil_8_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d[1] = op_hcompute_conv_stencil_8_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d[0] = op_hcompute_conv_stencil_8_write_ctrl_vars[0];
aff__U1483 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_52_U1505_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d[4] = op_hcompute_conv_stencil_8_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d[3] = op_hcompute_conv_stencil_8_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d[2] = op_hcompute_conv_stencil_8_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d[1] = op_hcompute_conv_stencil_8_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d[0] = op_hcompute_conv_stencil_8_read_ctrl_vars[0];
aff__U1667 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_8_53_U1689_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d[4] = op_hcompute_conv_stencil_9_write_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d[3] = op_hcompute_conv_stencil_9_write_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d[2] = op_hcompute_conv_stencil_9_write_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d[1] = op_hcompute_conv_stencil_9_write_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d[0] = op_hcompute_conv_stencil_9_write_ctrl_vars[0];
aff__U1506 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_34_U1528_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d [4:0];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d[4] = op_hcompute_conv_stencil_9_read_ctrl_vars[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d[3] = op_hcompute_conv_stencil_9_read_ctrl_vars[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d[2] = op_hcompute_conv_stencil_9_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d[1] = op_hcompute_conv_stencil_9_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d[0] = op_hcompute_conv_stencil_9_read_ctrl_vars[0];
aff__U1690 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_9_35_U1712_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_d[2] = op_hcompute_hw_output_stencil_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_d[1] = op_hcompute_hw_output_stencil_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_d[0] = op_hcompute_hw_output_stencil_read_ctrl_vars[0];
aff__U1713 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_15_U1727_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_d[2] = op_hcompute_hw_output_stencil_1_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_d[1] = op_hcompute_hw_output_stencil_1_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_d[0] = op_hcompute_hw_output_stencil_1_read_ctrl_vars[0];
aff__U1728 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_13_U1742_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_d[2] = op_hcompute_hw_output_stencil_2_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_d[1] = op_hcompute_hw_output_stencil_2_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_d[0] = op_hcompute_hw_output_stencil_2_read_ctrl_vars[0];
aff__U1743 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_2_11_U1757_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_d[2] = op_hcompute_hw_output_stencil_3_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_d[1] = op_hcompute_hw_output_stencil_3_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_d[0] = op_hcompute_hw_output_stencil_3_read_ctrl_vars[0];
aff__U1758 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_3_9_U1772_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_d[2] = op_hcompute_hw_output_stencil_4_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_d[1] = op_hcompute_hw_output_stencil_4_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_d[0] = op_hcompute_hw_output_stencil_4_read_ctrl_vars[0];
aff__U1773 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_4_7_U1787_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_d[2] = op_hcompute_hw_output_stencil_5_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_d[1] = op_hcompute_hw_output_stencil_5_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_d[0] = op_hcompute_hw_output_stencil_5_read_ctrl_vars[0];
aff__U1788 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_5_5_U1802_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_d[2] = op_hcompute_hw_output_stencil_6_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_d[1] = op_hcompute_hw_output_stencil_6_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_d[0] = op_hcompute_hw_output_stencil_6_read_ctrl_vars[0];
aff__U1803 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_6_3_U1817_out)
);
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_d [2:0];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_d[2] = op_hcompute_hw_output_stencil_7_read_ctrl_vars[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_d[1] = op_hcompute_hw_output_stencil_7_read_ctrl_vars[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_d[0] = op_hcompute_hw_output_stencil_7_read_ctrl_vars[0];
aff__U1818 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832 (
    .clk(clk),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_d),
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_7_1_U1832_out)
);
assign op_hcompute_conv_stencil_10_read[0] = conv_stencil_op_hcompute_conv_stencil_10_167_net;
assign op_hcompute_conv_stencil_11_read[0] = conv_stencil_op_hcompute_conv_stencil_11_149_net;
assign op_hcompute_conv_stencil_12_read[0] = conv_stencil_op_hcompute_conv_stencil_12_131_net;
assign op_hcompute_conv_stencil_13_read[0] = conv_stencil_op_hcompute_conv_stencil_13_113_net;
assign op_hcompute_conv_stencil_14_read[0] = conv_stencil_op_hcompute_conv_stencil_14_95_net;
assign op_hcompute_conv_stencil_15_read[0] = conv_stencil_op_hcompute_conv_stencil_15_77_net;
assign op_hcompute_conv_stencil_8_read[0] = conv_stencil_op_hcompute_conv_stencil_8_53_net;
assign op_hcompute_conv_stencil_9_read[0] = conv_stencil_op_hcompute_conv_stencil_9_35_net;
assign op_hcompute_hw_output_stencil_1_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_13_net;
assign op_hcompute_hw_output_stencil_2_read[0] = conv_stencil_op_hcompute_hw_output_stencil_2_11_net;
assign op_hcompute_hw_output_stencil_3_read[0] = conv_stencil_op_hcompute_hw_output_stencil_3_9_net;
assign op_hcompute_hw_output_stencil_4_read[0] = conv_stencil_op_hcompute_hw_output_stencil_4_7_net;
assign op_hcompute_hw_output_stencil_5_read[0] = conv_stencil_op_hcompute_hw_output_stencil_5_5_net;
assign op_hcompute_hw_output_stencil_6_read[0] = conv_stencil_op_hcompute_hw_output_stencil_6_3_net;
assign op_hcompute_hw_output_stencil_7_read[0] = conv_stencil_op_hcompute_hw_output_stencil_7_1_net;
assign op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_15_net;
endmodule

module aff__U1180 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1182_out;
wire [15:0] coeff_U1185_out;
wire [15:0] coeff_U1188_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1182 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1182_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1185 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1185_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1188 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1188_out)
);
assign out = 16'((16'((16'((16'(coeff_U1182_out * d[0])) + (16'(coeff_U1185_out * d[1])))) + (16'(coeff_U1188_out * d[2])))) + 16'h5565);
endmodule

module affine_controller__U1179 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U1180 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1142 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1144_out;
wire [15:0] coeff_U1147_out;
wire [15:0] coeff_U1150_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1144 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1144_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1147 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1147_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1150 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1150_out)
);
assign out = 16'((16'((16'((16'(coeff_U1144_out * d[0])) + (16'(coeff_U1147_out * d[1])))) + (16'(coeff_U1150_out * d[2])))) + 16'h5255);
endmodule

module affine_controller__U1141 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U1142 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1104 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1106_out;
wire [15:0] coeff_U1109_out;
wire [15:0] coeff_U1112_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1106 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1106_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1109 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1109_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1112 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1112_out)
);
assign out = 16'((16'((16'((16'(coeff_U1106_out * d[0])) + (16'(coeff_U1109_out * d[1])))) + (16'(coeff_U1112_out * d[2])))) + 16'h4f45);
endmodule

module affine_controller__U1103 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U1104 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1066 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1068_out;
wire [15:0] coeff_U1071_out;
wire [15:0] coeff_U1074_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1068 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1068_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1071 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1071_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1074 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1074_out)
);
assign out = 16'((16'((16'((16'(coeff_U1068_out * d[0])) + (16'(coeff_U1071_out * d[1])))) + (16'(coeff_U1074_out * d[2])))) + 16'h4c35);
endmodule

module affine_controller__U1065 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U1066 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U105 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U107_out;
wire [15:0] coeff_U110_out;
wire [15:0] coeff_U113_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U107 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U107_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U110 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U110_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U113 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U113_out)
);
assign out = 16'((16'((16'((16'(coeff_U107_out * d[0])) + (16'(coeff_U110_out * d[1])))) + (16'(coeff_U113_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U104 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U105 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1028 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U1030_out;
wire [15:0] coeff_U1033_out;
wire [15:0] coeff_U1036_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1030 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U1030_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1033 (
    .in(16'h001c),
    .clk(clk),
    .out(coeff_U1033_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U1036 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U1036_out)
);
assign out = 16'((16'((16'((16'(coeff_U1030_out * d[0])) + (16'(coeff_U1033_out * d[1])))) + (16'(coeff_U1036_out * d[2])))) + 16'h4925);
endmodule

module affine_controller__U1027 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U1028 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001b;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001b;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module aff__U1 (
    input clk,
    input [15:0] d [2:0],
    output [15:0] out
);
wire [15:0] coeff_U3_out;
wire [15:0] coeff_U6_out;
wire [15:0] coeff_U9_out;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U3 (
    .in(16'h0000),
    .clk(clk),
    .out(coeff_U3_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U6 (
    .in(16'h001e),
    .clk(clk),
    .out(coeff_U6_out)
);
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) coeff_U9 (
    .in(16'h0001),
    .clk(clk),
    .out(coeff_U9_out)
);
assign out = 16'((16'((16'((16'(coeff_U3_out * d[0])) + (16'(coeff_U6_out * d[1])))) + (16'(coeff_U9_out * d[2])))) + 16'h0001);
endmodule

module affine_controller__U0 (
    input clk,
    output valid,
    output [15:0] d [2:0]
);
wire [15:0] affine_func_out;
wire cmp_time_out;
wire [15:0] cycle_time_out;
wire [15:0] d_0_next_value_out;
wire [15:0] d_0_reg_out;
wire d_1_at_max_out;
wire [15:0] d_1_next_value_out;
wire [15:0] d_1_reg_out;
wire d_2_at_max_out;
wire [15:0] d_2_next_value_out;
wire [15:0] d_2_reg_out;
wire [15:0] inc_time_out;
wire [15:0] affine_func_d [2:0];
assign affine_func_d[2] = d_2_reg_out;
assign affine_func_d[1] = d_1_reg_out;
assign affine_func_d[0] = d_0_reg_out;
aff__U1 affine_func (
    .clk(clk),
    .d(affine_func_d),
    .out(affine_func_out)
);
assign cmp_time_out = (16'(affine_func_out - cycle_time_out)) == 16'h0000;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) cycle_time (
    .in(inc_time_out),
    .clk(clk),
    .out(cycle_time_out)
);
assign d_0_next_value_out = (1'b1 & d_1_at_max_out) & d_2_at_max_out ? d_0_reg_out == 16'h0000 ? 16'h0000 : 16'(d_0_reg_out + 16'h0001) : d_0_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_0_reg (
    .in(d_0_next_value_out),
    .clk(clk),
    .out(d_0_reg_out),
    .en(cmp_time_out)
);
assign d_1_at_max_out = d_1_reg_out == 16'h001d;
assign d_1_next_value_out = 1'b1 & d_2_at_max_out ? d_1_at_max_out ? 16'h0000 : 16'(d_1_reg_out + 16'h0001) : d_1_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_1_reg (
    .in(d_1_next_value_out),
    .clk(clk),
    .out(d_1_reg_out),
    .en(cmp_time_out)
);
assign d_2_at_max_out = d_2_reg_out == 16'h001d;
assign d_2_next_value_out = 1'b1 ? d_2_at_max_out ? 16'h0000 : 16'(d_2_reg_out + 16'h0001) : d_2_reg_out;
mantle_reg__has_clrFalse__has_enTrue__has_rstFalse__width16 #(
    .init(16'h0000)
) d_2_reg (
    .in(d_2_next_value_out),
    .clk(clk),
    .out(d_2_reg_out),
    .en(cmp_time_out)
);
assign inc_time_out = 16'(cycle_time_out + 16'h0001);
assign valid = cmp_time_out;
assign d[2] = d_2_reg_out;
assign d[1] = d_1_reg_out;
assign d[0] = d_0_reg_out;
endmodule

module resnet88 (
    input clk,
    input rst_n,
    input flush,
    output hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en,
    input [15:0] hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en,
    input [15:0] hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read [0:0],
    output hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en,
    input [15:0] hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read [0:0],
    output hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en,
    input [15:0] hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read [0:0],
    output hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en,
    input [15:0] hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read [0:0],
    output hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en,
    input [15:0] hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read [0:0],
    output hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en,
    input [15:0] hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read [0:0],
    output hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en,
    input [15:0] hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read [0:0],
    output hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid,
    output [15:0] hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write [0:0],
    output hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid,
    output [15:0] hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write [0:0],
    output hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid,
    output [15:0] hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write [0:0],
    output hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid,
    output [15:0] hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write [0:0],
    output hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid,
    output [15:0] hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write [0:0],
    output hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid,
    output [15:0] hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write [0:0],
    output hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid,
    output [15:0] hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write [0:0],
    output hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid,
    output [15:0] hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write [0:0]
);
wire [15:0] arr__U1014_out [2:0];
wire [15:0] arr__U1022_out [2:0];
wire [15:0] arr__U1052_out [2:0];
wire [15:0] arr__U1060_out [2:0];
wire [15:0] arr__U1090_out [2:0];
wire [15:0] arr__U1098_out [2:0];
wire [15:0] arr__U1128_out [2:0];
wire [15:0] arr__U1136_out [2:0];
wire [15:0] arr__U1166_out [2:0];
wire [15:0] arr__U1174_out [2:0];
wire [15:0] arr__U1204_out [2:0];
wire [15:0] arr__U1212_out [2:0];
wire [15:0] arr__U497_out [4:0];
wire [15:0] arr__U507_out [4:0];
wire [15:0] arr__U554_out [4:0];
wire [15:0] arr__U564_out [4:0];
wire [15:0] arr__U611_out [4:0];
wire [15:0] arr__U621_out [4:0];
wire [15:0] arr__U668_out [4:0];
wire [15:0] arr__U678_out [4:0];
wire [15:0] arr__U725_out [4:0];
wire [15:0] arr__U735_out [4:0];
wire [15:0] arr__U782_out [4:0];
wire [15:0] arr__U792_out [4:0];
wire [15:0] arr__U839_out [4:0];
wire [15:0] arr__U849_out [4:0];
wire [15:0] arr__U896_out [4:0];
wire [15:0] arr__U906_out [4:0];
wire [15:0] arr__U938_out [2:0];
wire [15:0] arr__U946_out [2:0];
wire [15:0] arr__U976_out [2:0];
wire [15:0] arr__U984_out [2:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_10_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_11_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_12_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_13_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_14_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_15_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_8_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_9_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_2_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_3_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_4_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_5_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_6_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_7_read [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire delay_reg__U1012_out;
wire delay_reg__U1020_out;
wire delay_reg__U1050_out;
wire delay_reg__U1058_out;
wire delay_reg__U1088_out;
wire delay_reg__U1096_out;
wire delay_reg__U1126_out;
wire delay_reg__U1134_out;
wire delay_reg__U1164_out;
wire delay_reg__U1172_out;
wire delay_reg__U1202_out;
wire delay_reg__U1210_out;
wire delay_reg__U495_out;
wire delay_reg__U505_out;
wire delay_reg__U552_out;
wire delay_reg__U562_out;
wire delay_reg__U609_out;
wire delay_reg__U619_out;
wire delay_reg__U666_out;
wire delay_reg__U676_out;
wire delay_reg__U723_out;
wire delay_reg__U733_out;
wire delay_reg__U780_out;
wire delay_reg__U790_out;
wire delay_reg__U837_out;
wire delay_reg__U847_out;
wire delay_reg__U894_out;
wire delay_reg__U904_out;
wire delay_reg__U936_out;
wire delay_reg__U944_out;
wire delay_reg__U974_out;
wire delay_reg__U982_out;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read [7:0];
wire [15:0] op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire [15:0] op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire [15:0] op_hcompute_conv_stencil_10_conv_stencil_op_hcompute_conv_stencil_10_write [0:0];
wire op_hcompute_conv_stencil_10_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_10_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_10_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_10_port_controller_d [4:0];
wire op_hcompute_conv_stencil_10_read_start_out;
wire [15:0] op_hcompute_conv_stencil_10_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_10_write_start_out;
wire [15:0] op_hcompute_conv_stencil_10_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_conv_stencil_11_conv_stencil_op_hcompute_conv_stencil_11_write [0:0];
wire op_hcompute_conv_stencil_11_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_11_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_11_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_11_port_controller_d [4:0];
wire op_hcompute_conv_stencil_11_read_start_out;
wire [15:0] op_hcompute_conv_stencil_11_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_11_write_start_out;
wire [15:0] op_hcompute_conv_stencil_11_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_conv_stencil_12_conv_stencil_op_hcompute_conv_stencil_12_write [0:0];
wire op_hcompute_conv_stencil_12_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_12_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_12_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_12_port_controller_d [4:0];
wire op_hcompute_conv_stencil_12_read_start_out;
wire [15:0] op_hcompute_conv_stencil_12_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_12_write_start_out;
wire [15:0] op_hcompute_conv_stencil_12_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_conv_stencil_13_conv_stencil_op_hcompute_conv_stencil_13_write [0:0];
wire op_hcompute_conv_stencil_13_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_13_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_13_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_13_port_controller_d [4:0];
wire op_hcompute_conv_stencil_13_read_start_out;
wire [15:0] op_hcompute_conv_stencil_13_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_13_write_start_out;
wire [15:0] op_hcompute_conv_stencil_13_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_conv_stencil_14_conv_stencil_op_hcompute_conv_stencil_14_write [0:0];
wire op_hcompute_conv_stencil_14_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_14_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_14_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_14_port_controller_d [4:0];
wire op_hcompute_conv_stencil_14_read_start_out;
wire [15:0] op_hcompute_conv_stencil_14_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_14_write_start_out;
wire [15:0] op_hcompute_conv_stencil_14_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_conv_stencil_15_conv_stencil_op_hcompute_conv_stencil_15_write [0:0];
wire op_hcompute_conv_stencil_15_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_15_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_15_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_15_port_controller_d [4:0];
wire op_hcompute_conv_stencil_15_read_start_out;
wire [15:0] op_hcompute_conv_stencil_15_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_15_write_start_out;
wire [15:0] op_hcompute_conv_stencil_15_write_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_1_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_1_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_1_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_1_port_controller_d [2:0];
wire op_hcompute_conv_stencil_1_read_start_out;
wire [15:0] op_hcompute_conv_stencil_1_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_1_write_start_out;
wire [15:0] op_hcompute_conv_stencil_1_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire op_hcompute_conv_stencil_2_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_2_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_2_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_2_port_controller_d [2:0];
wire op_hcompute_conv_stencil_2_read_start_out;
wire [15:0] op_hcompute_conv_stencil_2_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_2_write_start_out;
wire [15:0] op_hcompute_conv_stencil_2_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire op_hcompute_conv_stencil_3_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_3_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_3_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_3_port_controller_d [2:0];
wire op_hcompute_conv_stencil_3_read_start_out;
wire [15:0] op_hcompute_conv_stencil_3_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_3_write_start_out;
wire [15:0] op_hcompute_conv_stencil_3_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire op_hcompute_conv_stencil_4_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_4_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_4_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_4_port_controller_d [2:0];
wire op_hcompute_conv_stencil_4_read_start_out;
wire [15:0] op_hcompute_conv_stencil_4_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_4_write_start_out;
wire [15:0] op_hcompute_conv_stencil_4_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire op_hcompute_conv_stencil_5_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_5_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_5_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_5_port_controller_d [2:0];
wire op_hcompute_conv_stencil_5_read_start_out;
wire [15:0] op_hcompute_conv_stencil_5_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_5_write_start_out;
wire [15:0] op_hcompute_conv_stencil_5_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_6_conv_stencil_op_hcompute_conv_stencil_6_write [0:0];
wire op_hcompute_conv_stencil_6_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_6_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_6_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_6_port_controller_d [2:0];
wire op_hcompute_conv_stencil_6_read_start_out;
wire [15:0] op_hcompute_conv_stencil_6_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_6_write_start_out;
wire [15:0] op_hcompute_conv_stencil_6_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_7_conv_stencil_op_hcompute_conv_stencil_7_write [0:0];
wire op_hcompute_conv_stencil_7_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_7_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_7_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_7_port_controller_d [2:0];
wire op_hcompute_conv_stencil_7_read_start_out;
wire [15:0] op_hcompute_conv_stencil_7_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_7_write_start_out;
wire [15:0] op_hcompute_conv_stencil_7_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_conv_stencil_8_conv_stencil_op_hcompute_conv_stencil_8_write [0:0];
wire op_hcompute_conv_stencil_8_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_8_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_8_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_8_port_controller_d [4:0];
wire op_hcompute_conv_stencil_8_read_start_out;
wire [15:0] op_hcompute_conv_stencil_8_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_8_write_start_out;
wire [15:0] op_hcompute_conv_stencil_8_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_conv_stencil_9_conv_stencil_op_hcompute_conv_stencil_9_write [0:0];
wire op_hcompute_conv_stencil_9_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_9_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_9_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_9_port_controller_d [4:0];
wire op_hcompute_conv_stencil_9_read_start_out;
wire [15:0] op_hcompute_conv_stencil_9_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_9_write_start_out;
wire [15:0] op_hcompute_conv_stencil_9_write_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_port_controller_d [2:0];
wire op_hcompute_conv_stencil_read_start_out;
wire [15:0] op_hcompute_conv_stencil_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_write_start_out;
wire [15:0] op_hcompute_conv_stencil_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_1_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_2_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_3_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_4_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_5_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_6_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_7_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_port_controller_d [2:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out [4:0];
wire [15:0] op_hcompute_hw_output_stencil_hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write [0:0];
wire [15:0] op_hcompute_hw_output_stencil_1_hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write [0:0];
wire op_hcompute_hw_output_stencil_1_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_1_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_1_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_1_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_1_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_1_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_1_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_2_hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write [0:0];
wire op_hcompute_hw_output_stencil_2_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_2_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_2_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_2_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_2_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_2_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_2_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_3_hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write [0:0];
wire op_hcompute_hw_output_stencil_3_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_3_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_3_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_3_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_3_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_3_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_3_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_4_hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write [0:0];
wire op_hcompute_hw_output_stencil_4_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_4_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_4_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_4_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_4_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_4_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_4_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_5_hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write [0:0];
wire op_hcompute_hw_output_stencil_5_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_5_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_5_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_5_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_5_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_5_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_5_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_6_hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write [0:0];
wire op_hcompute_hw_output_stencil_6_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_6_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_6_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_6_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_6_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_6_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_6_write_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_7_hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write [0:0];
wire op_hcompute_hw_output_stencil_7_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_7_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_7_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_7_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_7_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_7_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_7_write_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_out [2:0];
wire op_hcompute_hw_output_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_port_controller_d [2:0];
wire op_hcompute_hw_output_stencil_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_out [2:0];
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_out [2:0];
wire [15:0] arr__U1014_in [2:0];
assign arr__U1014_in[2] = op_hcompute_hw_output_stencil_2_port_controller_d[2];
assign arr__U1014_in[1] = op_hcompute_hw_output_stencil_2_port_controller_d[1];
assign arr__U1014_in[0] = op_hcompute_hw_output_stencil_2_port_controller_d[0];
array_delay_U1015 arr__U1014 (
    .clk(clk),
    .in(arr__U1014_in),
    .out(arr__U1014_out)
);
wire [15:0] arr__U1022_in [2:0];
assign arr__U1022_in[2] = op_hcompute_hw_output_stencil_2_port_controller_d[2];
assign arr__U1022_in[1] = op_hcompute_hw_output_stencil_2_port_controller_d[1];
assign arr__U1022_in[0] = op_hcompute_hw_output_stencil_2_port_controller_d[0];
array_delay_U1023 arr__U1022 (
    .clk(clk),
    .in(arr__U1022_in),
    .out(arr__U1022_out)
);
wire [15:0] arr__U1052_in [2:0];
assign arr__U1052_in[2] = op_hcompute_hw_output_stencil_3_port_controller_d[2];
assign arr__U1052_in[1] = op_hcompute_hw_output_stencil_3_port_controller_d[1];
assign arr__U1052_in[0] = op_hcompute_hw_output_stencil_3_port_controller_d[0];
array_delay_U1053 arr__U1052 (
    .clk(clk),
    .in(arr__U1052_in),
    .out(arr__U1052_out)
);
wire [15:0] arr__U1060_in [2:0];
assign arr__U1060_in[2] = op_hcompute_hw_output_stencil_3_port_controller_d[2];
assign arr__U1060_in[1] = op_hcompute_hw_output_stencil_3_port_controller_d[1];
assign arr__U1060_in[0] = op_hcompute_hw_output_stencil_3_port_controller_d[0];
array_delay_U1061 arr__U1060 (
    .clk(clk),
    .in(arr__U1060_in),
    .out(arr__U1060_out)
);
wire [15:0] arr__U1090_in [2:0];
assign arr__U1090_in[2] = op_hcompute_hw_output_stencil_4_port_controller_d[2];
assign arr__U1090_in[1] = op_hcompute_hw_output_stencil_4_port_controller_d[1];
assign arr__U1090_in[0] = op_hcompute_hw_output_stencil_4_port_controller_d[0];
array_delay_U1091 arr__U1090 (
    .clk(clk),
    .in(arr__U1090_in),
    .out(arr__U1090_out)
);
wire [15:0] arr__U1098_in [2:0];
assign arr__U1098_in[2] = op_hcompute_hw_output_stencil_4_port_controller_d[2];
assign arr__U1098_in[1] = op_hcompute_hw_output_stencil_4_port_controller_d[1];
assign arr__U1098_in[0] = op_hcompute_hw_output_stencil_4_port_controller_d[0];
array_delay_U1099 arr__U1098 (
    .clk(clk),
    .in(arr__U1098_in),
    .out(arr__U1098_out)
);
wire [15:0] arr__U1128_in [2:0];
assign arr__U1128_in[2] = op_hcompute_hw_output_stencil_5_port_controller_d[2];
assign arr__U1128_in[1] = op_hcompute_hw_output_stencil_5_port_controller_d[1];
assign arr__U1128_in[0] = op_hcompute_hw_output_stencil_5_port_controller_d[0];
array_delay_U1129 arr__U1128 (
    .clk(clk),
    .in(arr__U1128_in),
    .out(arr__U1128_out)
);
wire [15:0] arr__U1136_in [2:0];
assign arr__U1136_in[2] = op_hcompute_hw_output_stencil_5_port_controller_d[2];
assign arr__U1136_in[1] = op_hcompute_hw_output_stencil_5_port_controller_d[1];
assign arr__U1136_in[0] = op_hcompute_hw_output_stencil_5_port_controller_d[0];
array_delay_U1137 arr__U1136 (
    .clk(clk),
    .in(arr__U1136_in),
    .out(arr__U1136_out)
);
wire [15:0] arr__U1166_in [2:0];
assign arr__U1166_in[2] = op_hcompute_hw_output_stencil_6_port_controller_d[2];
assign arr__U1166_in[1] = op_hcompute_hw_output_stencil_6_port_controller_d[1];
assign arr__U1166_in[0] = op_hcompute_hw_output_stencil_6_port_controller_d[0];
array_delay_U1167 arr__U1166 (
    .clk(clk),
    .in(arr__U1166_in),
    .out(arr__U1166_out)
);
wire [15:0] arr__U1174_in [2:0];
assign arr__U1174_in[2] = op_hcompute_hw_output_stencil_6_port_controller_d[2];
assign arr__U1174_in[1] = op_hcompute_hw_output_stencil_6_port_controller_d[1];
assign arr__U1174_in[0] = op_hcompute_hw_output_stencil_6_port_controller_d[0];
array_delay_U1175 arr__U1174 (
    .clk(clk),
    .in(arr__U1174_in),
    .out(arr__U1174_out)
);
wire [15:0] arr__U1204_in [2:0];
assign arr__U1204_in[2] = op_hcompute_hw_output_stencil_7_port_controller_d[2];
assign arr__U1204_in[1] = op_hcompute_hw_output_stencil_7_port_controller_d[1];
assign arr__U1204_in[0] = op_hcompute_hw_output_stencil_7_port_controller_d[0];
array_delay_U1205 arr__U1204 (
    .clk(clk),
    .in(arr__U1204_in),
    .out(arr__U1204_out)
);
wire [15:0] arr__U1212_in [2:0];
assign arr__U1212_in[2] = op_hcompute_hw_output_stencil_7_port_controller_d[2];
assign arr__U1212_in[1] = op_hcompute_hw_output_stencil_7_port_controller_d[1];
assign arr__U1212_in[0] = op_hcompute_hw_output_stencil_7_port_controller_d[0];
array_delay_U1213 arr__U1212 (
    .clk(clk),
    .in(arr__U1212_in),
    .out(arr__U1212_out)
);
wire [15:0] arr__U497_in [4:0];
assign arr__U497_in[4] = op_hcompute_conv_stencil_8_port_controller_d[4];
assign arr__U497_in[3] = op_hcompute_conv_stencil_8_port_controller_d[3];
assign arr__U497_in[2] = op_hcompute_conv_stencil_8_port_controller_d[2];
assign arr__U497_in[1] = op_hcompute_conv_stencil_8_port_controller_d[1];
assign arr__U497_in[0] = op_hcompute_conv_stencil_8_port_controller_d[0];
array_delay_U498 arr__U497 (
    .clk(clk),
    .in(arr__U497_in),
    .out(arr__U497_out)
);
wire [15:0] arr__U507_in [4:0];
assign arr__U507_in[4] = op_hcompute_conv_stencil_8_port_controller_d[4];
assign arr__U507_in[3] = op_hcompute_conv_stencil_8_port_controller_d[3];
assign arr__U507_in[2] = op_hcompute_conv_stencil_8_port_controller_d[2];
assign arr__U507_in[1] = op_hcompute_conv_stencil_8_port_controller_d[1];
assign arr__U507_in[0] = op_hcompute_conv_stencil_8_port_controller_d[0];
array_delay_U508 arr__U507 (
    .clk(clk),
    .in(arr__U507_in),
    .out(arr__U507_out)
);
wire [15:0] arr__U554_in [4:0];
assign arr__U554_in[4] = op_hcompute_conv_stencil_9_port_controller_d[4];
assign arr__U554_in[3] = op_hcompute_conv_stencil_9_port_controller_d[3];
assign arr__U554_in[2] = op_hcompute_conv_stencil_9_port_controller_d[2];
assign arr__U554_in[1] = op_hcompute_conv_stencil_9_port_controller_d[1];
assign arr__U554_in[0] = op_hcompute_conv_stencil_9_port_controller_d[0];
array_delay_U555 arr__U554 (
    .clk(clk),
    .in(arr__U554_in),
    .out(arr__U554_out)
);
wire [15:0] arr__U564_in [4:0];
assign arr__U564_in[4] = op_hcompute_conv_stencil_9_port_controller_d[4];
assign arr__U564_in[3] = op_hcompute_conv_stencil_9_port_controller_d[3];
assign arr__U564_in[2] = op_hcompute_conv_stencil_9_port_controller_d[2];
assign arr__U564_in[1] = op_hcompute_conv_stencil_9_port_controller_d[1];
assign arr__U564_in[0] = op_hcompute_conv_stencil_9_port_controller_d[0];
array_delay_U565 arr__U564 (
    .clk(clk),
    .in(arr__U564_in),
    .out(arr__U564_out)
);
wire [15:0] arr__U611_in [4:0];
assign arr__U611_in[4] = op_hcompute_conv_stencil_10_port_controller_d[4];
assign arr__U611_in[3] = op_hcompute_conv_stencil_10_port_controller_d[3];
assign arr__U611_in[2] = op_hcompute_conv_stencil_10_port_controller_d[2];
assign arr__U611_in[1] = op_hcompute_conv_stencil_10_port_controller_d[1];
assign arr__U611_in[0] = op_hcompute_conv_stencil_10_port_controller_d[0];
array_delay_U612 arr__U611 (
    .clk(clk),
    .in(arr__U611_in),
    .out(arr__U611_out)
);
wire [15:0] arr__U621_in [4:0];
assign arr__U621_in[4] = op_hcompute_conv_stencil_10_port_controller_d[4];
assign arr__U621_in[3] = op_hcompute_conv_stencil_10_port_controller_d[3];
assign arr__U621_in[2] = op_hcompute_conv_stencil_10_port_controller_d[2];
assign arr__U621_in[1] = op_hcompute_conv_stencil_10_port_controller_d[1];
assign arr__U621_in[0] = op_hcompute_conv_stencil_10_port_controller_d[0];
array_delay_U622 arr__U621 (
    .clk(clk),
    .in(arr__U621_in),
    .out(arr__U621_out)
);
wire [15:0] arr__U668_in [4:0];
assign arr__U668_in[4] = op_hcompute_conv_stencil_11_port_controller_d[4];
assign arr__U668_in[3] = op_hcompute_conv_stencil_11_port_controller_d[3];
assign arr__U668_in[2] = op_hcompute_conv_stencil_11_port_controller_d[2];
assign arr__U668_in[1] = op_hcompute_conv_stencil_11_port_controller_d[1];
assign arr__U668_in[0] = op_hcompute_conv_stencil_11_port_controller_d[0];
array_delay_U669 arr__U668 (
    .clk(clk),
    .in(arr__U668_in),
    .out(arr__U668_out)
);
wire [15:0] arr__U678_in [4:0];
assign arr__U678_in[4] = op_hcompute_conv_stencil_11_port_controller_d[4];
assign arr__U678_in[3] = op_hcompute_conv_stencil_11_port_controller_d[3];
assign arr__U678_in[2] = op_hcompute_conv_stencil_11_port_controller_d[2];
assign arr__U678_in[1] = op_hcompute_conv_stencil_11_port_controller_d[1];
assign arr__U678_in[0] = op_hcompute_conv_stencil_11_port_controller_d[0];
array_delay_U679 arr__U678 (
    .clk(clk),
    .in(arr__U678_in),
    .out(arr__U678_out)
);
wire [15:0] arr__U725_in [4:0];
assign arr__U725_in[4] = op_hcompute_conv_stencil_12_port_controller_d[4];
assign arr__U725_in[3] = op_hcompute_conv_stencil_12_port_controller_d[3];
assign arr__U725_in[2] = op_hcompute_conv_stencil_12_port_controller_d[2];
assign arr__U725_in[1] = op_hcompute_conv_stencil_12_port_controller_d[1];
assign arr__U725_in[0] = op_hcompute_conv_stencil_12_port_controller_d[0];
array_delay_U726 arr__U725 (
    .clk(clk),
    .in(arr__U725_in),
    .out(arr__U725_out)
);
wire [15:0] arr__U735_in [4:0];
assign arr__U735_in[4] = op_hcompute_conv_stencil_12_port_controller_d[4];
assign arr__U735_in[3] = op_hcompute_conv_stencil_12_port_controller_d[3];
assign arr__U735_in[2] = op_hcompute_conv_stencil_12_port_controller_d[2];
assign arr__U735_in[1] = op_hcompute_conv_stencil_12_port_controller_d[1];
assign arr__U735_in[0] = op_hcompute_conv_stencil_12_port_controller_d[0];
array_delay_U736 arr__U735 (
    .clk(clk),
    .in(arr__U735_in),
    .out(arr__U735_out)
);
wire [15:0] arr__U782_in [4:0];
assign arr__U782_in[4] = op_hcompute_conv_stencil_13_port_controller_d[4];
assign arr__U782_in[3] = op_hcompute_conv_stencil_13_port_controller_d[3];
assign arr__U782_in[2] = op_hcompute_conv_stencil_13_port_controller_d[2];
assign arr__U782_in[1] = op_hcompute_conv_stencil_13_port_controller_d[1];
assign arr__U782_in[0] = op_hcompute_conv_stencil_13_port_controller_d[0];
array_delay_U783 arr__U782 (
    .clk(clk),
    .in(arr__U782_in),
    .out(arr__U782_out)
);
wire [15:0] arr__U792_in [4:0];
assign arr__U792_in[4] = op_hcompute_conv_stencil_13_port_controller_d[4];
assign arr__U792_in[3] = op_hcompute_conv_stencil_13_port_controller_d[3];
assign arr__U792_in[2] = op_hcompute_conv_stencil_13_port_controller_d[2];
assign arr__U792_in[1] = op_hcompute_conv_stencil_13_port_controller_d[1];
assign arr__U792_in[0] = op_hcompute_conv_stencil_13_port_controller_d[0];
array_delay_U793 arr__U792 (
    .clk(clk),
    .in(arr__U792_in),
    .out(arr__U792_out)
);
wire [15:0] arr__U839_in [4:0];
assign arr__U839_in[4] = op_hcompute_conv_stencil_14_port_controller_d[4];
assign arr__U839_in[3] = op_hcompute_conv_stencil_14_port_controller_d[3];
assign arr__U839_in[2] = op_hcompute_conv_stencil_14_port_controller_d[2];
assign arr__U839_in[1] = op_hcompute_conv_stencil_14_port_controller_d[1];
assign arr__U839_in[0] = op_hcompute_conv_stencil_14_port_controller_d[0];
array_delay_U840 arr__U839 (
    .clk(clk),
    .in(arr__U839_in),
    .out(arr__U839_out)
);
wire [15:0] arr__U849_in [4:0];
assign arr__U849_in[4] = op_hcompute_conv_stencil_14_port_controller_d[4];
assign arr__U849_in[3] = op_hcompute_conv_stencil_14_port_controller_d[3];
assign arr__U849_in[2] = op_hcompute_conv_stencil_14_port_controller_d[2];
assign arr__U849_in[1] = op_hcompute_conv_stencil_14_port_controller_d[1];
assign arr__U849_in[0] = op_hcompute_conv_stencil_14_port_controller_d[0];
array_delay_U850 arr__U849 (
    .clk(clk),
    .in(arr__U849_in),
    .out(arr__U849_out)
);
wire [15:0] arr__U896_in [4:0];
assign arr__U896_in[4] = op_hcompute_conv_stencil_15_port_controller_d[4];
assign arr__U896_in[3] = op_hcompute_conv_stencil_15_port_controller_d[3];
assign arr__U896_in[2] = op_hcompute_conv_stencil_15_port_controller_d[2];
assign arr__U896_in[1] = op_hcompute_conv_stencil_15_port_controller_d[1];
assign arr__U896_in[0] = op_hcompute_conv_stencil_15_port_controller_d[0];
array_delay_U897 arr__U896 (
    .clk(clk),
    .in(arr__U896_in),
    .out(arr__U896_out)
);
wire [15:0] arr__U906_in [4:0];
assign arr__U906_in[4] = op_hcompute_conv_stencil_15_port_controller_d[4];
assign arr__U906_in[3] = op_hcompute_conv_stencil_15_port_controller_d[3];
assign arr__U906_in[2] = op_hcompute_conv_stencil_15_port_controller_d[2];
assign arr__U906_in[1] = op_hcompute_conv_stencil_15_port_controller_d[1];
assign arr__U906_in[0] = op_hcompute_conv_stencil_15_port_controller_d[0];
array_delay_U907 arr__U906 (
    .clk(clk),
    .in(arr__U906_in),
    .out(arr__U906_out)
);
wire [15:0] arr__U938_in [2:0];
assign arr__U938_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U938_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U938_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U939 arr__U938 (
    .clk(clk),
    .in(arr__U938_in),
    .out(arr__U938_out)
);
wire [15:0] arr__U946_in [2:0];
assign arr__U946_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U946_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U946_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U947 arr__U946 (
    .clk(clk),
    .in(arr__U946_in),
    .out(arr__U946_out)
);
wire [15:0] arr__U976_in [2:0];
assign arr__U976_in[2] = op_hcompute_hw_output_stencil_1_port_controller_d[2];
assign arr__U976_in[1] = op_hcompute_hw_output_stencil_1_port_controller_d[1];
assign arr__U976_in[0] = op_hcompute_hw_output_stencil_1_port_controller_d[0];
array_delay_U977 arr__U976 (
    .clk(clk),
    .in(arr__U976_in),
    .out(arr__U976_out)
);
wire [15:0] arr__U984_in [2:0];
assign arr__U984_in[2] = op_hcompute_hw_output_stencil_1_port_controller_d[2];
assign arr__U984_in[1] = op_hcompute_hw_output_stencil_1_port_controller_d[1];
assign arr__U984_in[0] = op_hcompute_hw_output_stencil_1_port_controller_d[0];
array_delay_U985 arr__U984 (
    .clk(clk),
    .in(arr__U984_in),
    .out(arr__U984_out)
);
wire [15:0] conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[4] = op_hcompute_conv_stencil_10_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[3] = op_hcompute_conv_stencil_10_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[2] = op_hcompute_conv_stencil_10_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[1] = op_hcompute_conv_stencil_10_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[0] = op_hcompute_conv_stencil_10_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars[4] = op_hcompute_conv_stencil_10_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars[3] = op_hcompute_conv_stencil_10_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars[2] = op_hcompute_conv_stencil_10_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars[1] = op_hcompute_conv_stencil_10_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars[0] = op_hcompute_conv_stencil_10_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_10_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_10_write[0] = op_hcompute_conv_stencil_10_conv_stencil_op_hcompute_conv_stencil_10_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[4] = op_hcompute_conv_stencil_11_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[3] = op_hcompute_conv_stencil_11_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[2] = op_hcompute_conv_stencil_11_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[1] = op_hcompute_conv_stencil_11_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[0] = op_hcompute_conv_stencil_11_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars[4] = op_hcompute_conv_stencil_11_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars[3] = op_hcompute_conv_stencil_11_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars[2] = op_hcompute_conv_stencil_11_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars[1] = op_hcompute_conv_stencil_11_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars[0] = op_hcompute_conv_stencil_11_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_11_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_11_write[0] = op_hcompute_conv_stencil_11_conv_stencil_op_hcompute_conv_stencil_11_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[4] = op_hcompute_conv_stencil_12_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[3] = op_hcompute_conv_stencil_12_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[2] = op_hcompute_conv_stencil_12_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[1] = op_hcompute_conv_stencil_12_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[0] = op_hcompute_conv_stencil_12_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars[4] = op_hcompute_conv_stencil_12_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars[3] = op_hcompute_conv_stencil_12_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars[2] = op_hcompute_conv_stencil_12_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars[1] = op_hcompute_conv_stencil_12_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars[0] = op_hcompute_conv_stencil_12_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_12_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_12_write[0] = op_hcompute_conv_stencil_12_conv_stencil_op_hcompute_conv_stencil_12_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[4] = op_hcompute_conv_stencil_13_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[3] = op_hcompute_conv_stencil_13_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[2] = op_hcompute_conv_stencil_13_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[1] = op_hcompute_conv_stencil_13_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[0] = op_hcompute_conv_stencil_13_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars[4] = op_hcompute_conv_stencil_13_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars[3] = op_hcompute_conv_stencil_13_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars[2] = op_hcompute_conv_stencil_13_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars[1] = op_hcompute_conv_stencil_13_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars[0] = op_hcompute_conv_stencil_13_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_13_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_13_write[0] = op_hcompute_conv_stencil_13_conv_stencil_op_hcompute_conv_stencil_13_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[4] = op_hcompute_conv_stencil_14_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[3] = op_hcompute_conv_stencil_14_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[2] = op_hcompute_conv_stencil_14_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[1] = op_hcompute_conv_stencil_14_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[0] = op_hcompute_conv_stencil_14_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars[4] = op_hcompute_conv_stencil_14_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars[3] = op_hcompute_conv_stencil_14_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars[2] = op_hcompute_conv_stencil_14_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars[1] = op_hcompute_conv_stencil_14_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars[0] = op_hcompute_conv_stencil_14_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_14_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_14_write[0] = op_hcompute_conv_stencil_14_conv_stencil_op_hcompute_conv_stencil_14_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[4] = op_hcompute_conv_stencil_15_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[3] = op_hcompute_conv_stencil_15_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[2] = op_hcompute_conv_stencil_15_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[1] = op_hcompute_conv_stencil_15_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[0] = op_hcompute_conv_stencil_15_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars[4] = op_hcompute_conv_stencil_15_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars[3] = op_hcompute_conv_stencil_15_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars[2] = op_hcompute_conv_stencil_15_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars[1] = op_hcompute_conv_stencil_15_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars[0] = op_hcompute_conv_stencil_15_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_15_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_15_write[0] = op_hcompute_conv_stencil_15_conv_stencil_op_hcompute_conv_stencil_15_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars[2] = op_hcompute_conv_stencil_1_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars[1] = op_hcompute_conv_stencil_1_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars[0] = op_hcompute_conv_stencil_1_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars[2] = op_hcompute_conv_stencil_2_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars[1] = op_hcompute_conv_stencil_2_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars[0] = op_hcompute_conv_stencil_2_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[2] = op_hcompute_conv_stencil_3_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[1] = op_hcompute_conv_stencil_3_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[0] = op_hcompute_conv_stencil_3_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[2] = op_hcompute_conv_stencil_4_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[1] = op_hcompute_conv_stencil_4_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[0] = op_hcompute_conv_stencil_4_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[2] = op_hcompute_conv_stencil_5_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[1] = op_hcompute_conv_stencil_5_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[0] = op_hcompute_conv_stencil_5_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_6_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_6_write_ctrl_vars[2] = op_hcompute_conv_stencil_6_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_6_write_ctrl_vars[1] = op_hcompute_conv_stencil_6_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_6_write_ctrl_vars[0] = op_hcompute_conv_stencil_6_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_6_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_6_write[0] = op_hcompute_conv_stencil_6_conv_stencil_op_hcompute_conv_stencil_6_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_7_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_7_write_ctrl_vars[2] = op_hcompute_conv_stencil_7_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_7_write_ctrl_vars[1] = op_hcompute_conv_stencil_7_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_7_write_ctrl_vars[0] = op_hcompute_conv_stencil_7_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_7_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_7_write[0] = op_hcompute_conv_stencil_7_conv_stencil_op_hcompute_conv_stencil_7_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[4] = op_hcompute_conv_stencil_8_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[3] = op_hcompute_conv_stencil_8_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[2] = op_hcompute_conv_stencil_8_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[1] = op_hcompute_conv_stencil_8_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[0] = op_hcompute_conv_stencil_8_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars[4] = op_hcompute_conv_stencil_8_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars[3] = op_hcompute_conv_stencil_8_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars[2] = op_hcompute_conv_stencil_8_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars[1] = op_hcompute_conv_stencil_8_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars[0] = op_hcompute_conv_stencil_8_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_8_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_8_write[0] = op_hcompute_conv_stencil_8_conv_stencil_op_hcompute_conv_stencil_8_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[4] = op_hcompute_conv_stencil_9_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[3] = op_hcompute_conv_stencil_9_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[2] = op_hcompute_conv_stencil_9_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[1] = op_hcompute_conv_stencil_9_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[0] = op_hcompute_conv_stencil_9_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars [4:0];
assign conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars[4] = op_hcompute_conv_stencil_9_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars[3] = op_hcompute_conv_stencil_9_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars[2] = op_hcompute_conv_stencil_9_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars[1] = op_hcompute_conv_stencil_9_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars[0] = op_hcompute_conv_stencil_9_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_9_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_9_write[0] = op_hcompute_conv_stencil_9_conv_stencil_op_hcompute_conv_stencil_9_write[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars[2] = op_hcompute_conv_stencil_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars[1] = op_hcompute_conv_stencil_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars[0] = op_hcompute_conv_stencil_write_start_control_vars_out[0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0];
assign conv_stencil_op_hcompute_conv_stencil_write[0] = op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_1_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_1_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_1_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_1_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_1_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_1_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_2_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_2_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_2_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_2_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_2_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_2_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_2_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_3_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_3_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_3_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_3_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_3_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_3_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_3_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_4_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_4_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_4_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_4_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_4_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_4_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_4_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_5_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_5_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_5_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_5_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_5_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_5_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_5_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_6_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_6_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_6_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_6_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_6_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_6_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_6_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_7_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_7_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_7_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_7_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_7_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_7_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_7_port_controller_d[0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars [2:0];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
conv_stencil_ub conv_stencil (
    .clk(clk),
    .flush(flush),
    .rst_n(rst_n),
    .op_hcompute_conv_stencil_10_read_ren(op_hcompute_conv_stencil_10_read_start_out),
    .op_hcompute_conv_stencil_10_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars),
    .op_hcompute_conv_stencil_10_read(conv_stencil_op_hcompute_conv_stencil_10_read),
    .op_hcompute_conv_stencil_10_write_wen(op_hcompute_conv_stencil_10_write_start_out),
    .op_hcompute_conv_stencil_10_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_10_write_ctrl_vars),
    .op_hcompute_conv_stencil_10_write(conv_stencil_op_hcompute_conv_stencil_10_write),
    .op_hcompute_conv_stencil_11_read_ren(op_hcompute_conv_stencil_11_read_start_out),
    .op_hcompute_conv_stencil_11_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars),
    .op_hcompute_conv_stencil_11_read(conv_stencil_op_hcompute_conv_stencil_11_read),
    .op_hcompute_conv_stencil_11_write_wen(op_hcompute_conv_stencil_11_write_start_out),
    .op_hcompute_conv_stencil_11_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_11_write_ctrl_vars),
    .op_hcompute_conv_stencil_11_write(conv_stencil_op_hcompute_conv_stencil_11_write),
    .op_hcompute_conv_stencil_12_read_ren(op_hcompute_conv_stencil_12_read_start_out),
    .op_hcompute_conv_stencil_12_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars),
    .op_hcompute_conv_stencil_12_read(conv_stencil_op_hcompute_conv_stencil_12_read),
    .op_hcompute_conv_stencil_12_write_wen(op_hcompute_conv_stencil_12_write_start_out),
    .op_hcompute_conv_stencil_12_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_12_write_ctrl_vars),
    .op_hcompute_conv_stencil_12_write(conv_stencil_op_hcompute_conv_stencil_12_write),
    .op_hcompute_conv_stencil_13_read_ren(op_hcompute_conv_stencil_13_read_start_out),
    .op_hcompute_conv_stencil_13_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars),
    .op_hcompute_conv_stencil_13_read(conv_stencil_op_hcompute_conv_stencil_13_read),
    .op_hcompute_conv_stencil_13_write_wen(op_hcompute_conv_stencil_13_write_start_out),
    .op_hcompute_conv_stencil_13_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_13_write_ctrl_vars),
    .op_hcompute_conv_stencil_13_write(conv_stencil_op_hcompute_conv_stencil_13_write),
    .op_hcompute_conv_stencil_14_read_ren(op_hcompute_conv_stencil_14_read_start_out),
    .op_hcompute_conv_stencil_14_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars),
    .op_hcompute_conv_stencil_14_read(conv_stencil_op_hcompute_conv_stencil_14_read),
    .op_hcompute_conv_stencil_14_write_wen(op_hcompute_conv_stencil_14_write_start_out),
    .op_hcompute_conv_stencil_14_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_14_write_ctrl_vars),
    .op_hcompute_conv_stencil_14_write(conv_stencil_op_hcompute_conv_stencil_14_write),
    .op_hcompute_conv_stencil_15_read_ren(op_hcompute_conv_stencil_15_read_start_out),
    .op_hcompute_conv_stencil_15_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars),
    .op_hcompute_conv_stencil_15_read(conv_stencil_op_hcompute_conv_stencil_15_read),
    .op_hcompute_conv_stencil_15_write_wen(op_hcompute_conv_stencil_15_write_start_out),
    .op_hcompute_conv_stencil_15_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_15_write_ctrl_vars),
    .op_hcompute_conv_stencil_15_write(conv_stencil_op_hcompute_conv_stencil_15_write),
    .op_hcompute_conv_stencil_1_write_wen(op_hcompute_conv_stencil_1_write_start_out),
    .op_hcompute_conv_stencil_1_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars),
    .op_hcompute_conv_stencil_1_write(conv_stencil_op_hcompute_conv_stencil_1_write),
    .op_hcompute_conv_stencil_2_write_wen(op_hcompute_conv_stencil_2_write_start_out),
    .op_hcompute_conv_stencil_2_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars),
    .op_hcompute_conv_stencil_2_write(conv_stencil_op_hcompute_conv_stencil_2_write),
    .op_hcompute_conv_stencil_3_write_wen(op_hcompute_conv_stencil_3_write_start_out),
    .op_hcompute_conv_stencil_3_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars),
    .op_hcompute_conv_stencil_3_write(conv_stencil_op_hcompute_conv_stencil_3_write),
    .op_hcompute_conv_stencil_4_write_wen(op_hcompute_conv_stencil_4_write_start_out),
    .op_hcompute_conv_stencil_4_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars),
    .op_hcompute_conv_stencil_4_write(conv_stencil_op_hcompute_conv_stencil_4_write),
    .op_hcompute_conv_stencil_5_write_wen(op_hcompute_conv_stencil_5_write_start_out),
    .op_hcompute_conv_stencil_5_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars),
    .op_hcompute_conv_stencil_5_write(conv_stencil_op_hcompute_conv_stencil_5_write),
    .op_hcompute_conv_stencil_6_write_wen(op_hcompute_conv_stencil_6_write_start_out),
    .op_hcompute_conv_stencil_6_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_6_write_ctrl_vars),
    .op_hcompute_conv_stencil_6_write(conv_stencil_op_hcompute_conv_stencil_6_write),
    .op_hcompute_conv_stencil_7_write_wen(op_hcompute_conv_stencil_7_write_start_out),
    .op_hcompute_conv_stencil_7_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_7_write_ctrl_vars),
    .op_hcompute_conv_stencil_7_write(conv_stencil_op_hcompute_conv_stencil_7_write),
    .op_hcompute_conv_stencil_8_read_ren(op_hcompute_conv_stencil_8_read_start_out),
    .op_hcompute_conv_stencil_8_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars),
    .op_hcompute_conv_stencil_8_read(conv_stencil_op_hcompute_conv_stencil_8_read),
    .op_hcompute_conv_stencil_8_write_wen(op_hcompute_conv_stencil_8_write_start_out),
    .op_hcompute_conv_stencil_8_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_8_write_ctrl_vars),
    .op_hcompute_conv_stencil_8_write(conv_stencil_op_hcompute_conv_stencil_8_write),
    .op_hcompute_conv_stencil_9_read_ren(op_hcompute_conv_stencil_9_read_start_out),
    .op_hcompute_conv_stencil_9_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars),
    .op_hcompute_conv_stencil_9_read(conv_stencil_op_hcompute_conv_stencil_9_read),
    .op_hcompute_conv_stencil_9_write_wen(op_hcompute_conv_stencil_9_write_start_out),
    .op_hcompute_conv_stencil_9_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_9_write_ctrl_vars),
    .op_hcompute_conv_stencil_9_write(conv_stencil_op_hcompute_conv_stencil_9_write),
    .op_hcompute_conv_stencil_write_wen(op_hcompute_conv_stencil_write_start_out),
    .op_hcompute_conv_stencil_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars),
    .op_hcompute_conv_stencil_write(conv_stencil_op_hcompute_conv_stencil_write),
    .op_hcompute_hw_output_stencil_1_read_ren(op_hcompute_hw_output_stencil_1_read_start_out),
    .op_hcompute_hw_output_stencil_1_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_1_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_1_read(conv_stencil_op_hcompute_hw_output_stencil_1_read),
    .op_hcompute_hw_output_stencil_2_read_ren(op_hcompute_hw_output_stencil_2_read_start_out),
    .op_hcompute_hw_output_stencil_2_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_2_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_2_read(conv_stencil_op_hcompute_hw_output_stencil_2_read),
    .op_hcompute_hw_output_stencil_3_read_ren(op_hcompute_hw_output_stencil_3_read_start_out),
    .op_hcompute_hw_output_stencil_3_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_3_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_3_read(conv_stencil_op_hcompute_hw_output_stencil_3_read),
    .op_hcompute_hw_output_stencil_4_read_ren(op_hcompute_hw_output_stencil_4_read_start_out),
    .op_hcompute_hw_output_stencil_4_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_4_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_4_read(conv_stencil_op_hcompute_hw_output_stencil_4_read),
    .op_hcompute_hw_output_stencil_5_read_ren(op_hcompute_hw_output_stencil_5_read_start_out),
    .op_hcompute_hw_output_stencil_5_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_5_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_5_read(conv_stencil_op_hcompute_hw_output_stencil_5_read),
    .op_hcompute_hw_output_stencil_6_read_ren(op_hcompute_hw_output_stencil_6_read_start_out),
    .op_hcompute_hw_output_stencil_6_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_6_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_6_read(conv_stencil_op_hcompute_hw_output_stencil_6_read),
    .op_hcompute_hw_output_stencil_7_read_ren(op_hcompute_hw_output_stencil_7_read_start_out),
    .op_hcompute_hw_output_stencil_7_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_7_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_7_read(conv_stencil_op_hcompute_hw_output_stencil_7_read),
    .op_hcompute_hw_output_stencil_read_ren(op_hcompute_hw_output_stencil_read_start_out),
    .op_hcompute_hw_output_stencil_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_read(conv_stencil_op_hcompute_hw_output_stencil_read)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1012 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_2_port_controller_valid),
    .out(delay_reg__U1012_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1020 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_2_port_controller_valid),
    .out(delay_reg__U1020_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1050 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_3_port_controller_valid),
    .out(delay_reg__U1050_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1058 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_3_port_controller_valid),
    .out(delay_reg__U1058_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1088 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_4_port_controller_valid),
    .out(delay_reg__U1088_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1096 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_4_port_controller_valid),
    .out(delay_reg__U1096_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1126 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_5_port_controller_valid),
    .out(delay_reg__U1126_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1134 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_5_port_controller_valid),
    .out(delay_reg__U1134_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1164 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_6_port_controller_valid),
    .out(delay_reg__U1164_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1172 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_6_port_controller_valid),
    .out(delay_reg__U1172_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1202 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_7_port_controller_valid),
    .out(delay_reg__U1202_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U1210 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_7_port_controller_valid),
    .out(delay_reg__U1210_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U495 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_8_port_controller_valid),
    .out(delay_reg__U495_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U505 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_8_port_controller_valid),
    .out(delay_reg__U505_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U552 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_9_port_controller_valid),
    .out(delay_reg__U552_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U562 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_9_port_controller_valid),
    .out(delay_reg__U562_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U609 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_10_port_controller_valid),
    .out(delay_reg__U609_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U619 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_10_port_controller_valid),
    .out(delay_reg__U619_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U666 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_11_port_controller_valid),
    .out(delay_reg__U666_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U676 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_11_port_controller_valid),
    .out(delay_reg__U676_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U723 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_12_port_controller_valid),
    .out(delay_reg__U723_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U733 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_12_port_controller_valid),
    .out(delay_reg__U733_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U780 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_13_port_controller_valid),
    .out(delay_reg__U780_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U790 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_13_port_controller_valid),
    .out(delay_reg__U790_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U837 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_14_port_controller_valid),
    .out(delay_reg__U837_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U847 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_14_port_controller_valid),
    .out(delay_reg__U847_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U894 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_15_port_controller_valid),
    .out(delay_reg__U894_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U904 (
    .clk(clk),
    .in(op_hcompute_conv_stencil_15_port_controller_valid),
    .out(delay_reg__U904_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U936 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_port_controller_valid),
    .out(delay_reg__U936_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U944 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_port_controller_valid),
    .out(delay_reg__U944_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U974 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_1_port_controller_valid),
    .out(delay_reg__U974_out)
);
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U982 (
    .clk(clk),
    .in(op_hcompute_hw_output_stencil_1_port_controller_valid),
    .out(delay_reg__U982_out)
);
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[4] = op_hcompute_conv_stencil_10_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[3] = op_hcompute_conv_stencil_10_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[2] = op_hcompute_conv_stencil_10_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[1] = op_hcompute_conv_stencil_10_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[0] = op_hcompute_conv_stencil_10_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[4] = op_hcompute_conv_stencil_11_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[3] = op_hcompute_conv_stencil_11_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[2] = op_hcompute_conv_stencil_11_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[1] = op_hcompute_conv_stencil_11_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[0] = op_hcompute_conv_stencil_11_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[4] = op_hcompute_conv_stencil_12_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[3] = op_hcompute_conv_stencil_12_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[2] = op_hcompute_conv_stencil_12_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[1] = op_hcompute_conv_stencil_12_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[0] = op_hcompute_conv_stencil_12_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[4] = op_hcompute_conv_stencil_13_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[3] = op_hcompute_conv_stencil_13_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[2] = op_hcompute_conv_stencil_13_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[1] = op_hcompute_conv_stencil_13_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[0] = op_hcompute_conv_stencil_13_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[4] = op_hcompute_conv_stencil_14_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[3] = op_hcompute_conv_stencil_14_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[2] = op_hcompute_conv_stencil_14_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[1] = op_hcompute_conv_stencil_14_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[0] = op_hcompute_conv_stencil_14_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[4] = op_hcompute_conv_stencil_15_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[3] = op_hcompute_conv_stencil_15_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[2] = op_hcompute_conv_stencil_15_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[1] = op_hcompute_conv_stencil_15_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[0] = op_hcompute_conv_stencil_15_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[4] = op_hcompute_conv_stencil_8_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[3] = op_hcompute_conv_stencil_8_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[2] = op_hcompute_conv_stencil_8_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[1] = op_hcompute_conv_stencil_8_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[0] = op_hcompute_conv_stencil_8_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars [4:0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[4] = op_hcompute_conv_stencil_9_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[3] = op_hcompute_conv_stencil_9_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[2] = op_hcompute_conv_stencil_9_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[1] = op_hcompute_conv_stencil_9_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[0] = op_hcompute_conv_stencil_9_port_controller_d[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write[0] = op_hcompute_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write[0] = op_hcompute_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write[0] = op_hcompute_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write[0] = op_hcompute_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write[0] = op_hcompute_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write[0] = op_hcompute_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write[0] = op_hcompute_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars [2:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0];
hw_input_global_wrapper_stencil_ub hw_input_global_wrapper_stencil (
    .clk(clk),
    .flush(flush),
    .rst_n(rst_n),
    .op_hcompute_conv_stencil_10_read_ren(op_hcompute_conv_stencil_10_read_start_out),
    .op_hcompute_conv_stencil_10_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars),
    .op_hcompute_conv_stencil_10_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read),
    .op_hcompute_conv_stencil_11_read_ren(op_hcompute_conv_stencil_11_read_start_out),
    .op_hcompute_conv_stencil_11_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars),
    .op_hcompute_conv_stencil_11_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read),
    .op_hcompute_conv_stencil_12_read_ren(op_hcompute_conv_stencil_12_read_start_out),
    .op_hcompute_conv_stencil_12_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars),
    .op_hcompute_conv_stencil_12_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read),
    .op_hcompute_conv_stencil_13_read_ren(op_hcompute_conv_stencil_13_read_start_out),
    .op_hcompute_conv_stencil_13_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars),
    .op_hcompute_conv_stencil_13_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read),
    .op_hcompute_conv_stencil_14_read_ren(op_hcompute_conv_stencil_14_read_start_out),
    .op_hcompute_conv_stencil_14_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars),
    .op_hcompute_conv_stencil_14_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read),
    .op_hcompute_conv_stencil_15_read_ren(op_hcompute_conv_stencil_15_read_start_out),
    .op_hcompute_conv_stencil_15_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars),
    .op_hcompute_conv_stencil_15_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read),
    .op_hcompute_conv_stencil_8_read_ren(op_hcompute_conv_stencil_8_read_start_out),
    .op_hcompute_conv_stencil_8_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars),
    .op_hcompute_conv_stencil_8_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read),
    .op_hcompute_conv_stencil_9_read_ren(op_hcompute_conv_stencil_9_read_start_out),
    .op_hcompute_conv_stencil_9_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars),
    .op_hcompute_conv_stencil_9_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read),
    .op_hcompute_hw_input_global_wrapper_stencil_1_write_wen(op_hcompute_hw_input_global_wrapper_stencil_1_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_1_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write),
    .op_hcompute_hw_input_global_wrapper_stencil_2_write_wen(op_hcompute_hw_input_global_wrapper_stencil_2_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_2_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write),
    .op_hcompute_hw_input_global_wrapper_stencil_3_write_wen(op_hcompute_hw_input_global_wrapper_stencil_3_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_3_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write),
    .op_hcompute_hw_input_global_wrapper_stencil_4_write_wen(op_hcompute_hw_input_global_wrapper_stencil_4_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_4_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write),
    .op_hcompute_hw_input_global_wrapper_stencil_5_write_wen(op_hcompute_hw_input_global_wrapper_stencil_5_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_5_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write),
    .op_hcompute_hw_input_global_wrapper_stencil_6_write_wen(op_hcompute_hw_input_global_wrapper_stencil_6_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_6_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write),
    .op_hcompute_hw_input_global_wrapper_stencil_7_write_wen(op_hcompute_hw_input_global_wrapper_stencil_7_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_7_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write),
    .op_hcompute_hw_input_global_wrapper_stencil_write_wen(op_hcompute_hw_input_global_wrapper_stencil_write_start_out),
    .op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[4] = op_hcompute_conv_stencil_10_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[3] = op_hcompute_conv_stencil_10_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[2] = op_hcompute_conv_stencil_10_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[1] = op_hcompute_conv_stencil_10_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars[0] = op_hcompute_conv_stencil_10_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[4] = op_hcompute_conv_stencil_11_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[3] = op_hcompute_conv_stencil_11_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[2] = op_hcompute_conv_stencil_11_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[1] = op_hcompute_conv_stencil_11_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars[0] = op_hcompute_conv_stencil_11_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[4] = op_hcompute_conv_stencil_12_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[3] = op_hcompute_conv_stencil_12_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[2] = op_hcompute_conv_stencil_12_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[1] = op_hcompute_conv_stencil_12_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars[0] = op_hcompute_conv_stencil_12_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[4] = op_hcompute_conv_stencil_13_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[3] = op_hcompute_conv_stencil_13_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[2] = op_hcompute_conv_stencil_13_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[1] = op_hcompute_conv_stencil_13_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars[0] = op_hcompute_conv_stencil_13_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[4] = op_hcompute_conv_stencil_14_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[3] = op_hcompute_conv_stencil_14_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[2] = op_hcompute_conv_stencil_14_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[1] = op_hcompute_conv_stencil_14_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars[0] = op_hcompute_conv_stencil_14_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[4] = op_hcompute_conv_stencil_15_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[3] = op_hcompute_conv_stencil_15_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[2] = op_hcompute_conv_stencil_15_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[1] = op_hcompute_conv_stencil_15_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars[0] = op_hcompute_conv_stencil_15_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[4] = op_hcompute_conv_stencil_8_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[3] = op_hcompute_conv_stencil_8_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[2] = op_hcompute_conv_stencil_8_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[1] = op_hcompute_conv_stencil_8_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars[0] = op_hcompute_conv_stencil_8_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[4] = op_hcompute_conv_stencil_9_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[3] = op_hcompute_conv_stencil_9_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[2] = op_hcompute_conv_stencil_9_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[1] = op_hcompute_conv_stencil_9_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars[0] = op_hcompute_conv_stencil_9_port_controller_d[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars [4:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
hw_kernel_global_wrapper_stencil_ub hw_kernel_global_wrapper_stencil (
    .clk(clk),
    .flush(flush),
    .rst_n(rst_n),
    .op_hcompute_conv_stencil_10_read_ren(op_hcompute_conv_stencil_10_read_start_out),
    .op_hcompute_conv_stencil_10_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read_ctrl_vars),
    .op_hcompute_conv_stencil_10_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read),
    .op_hcompute_conv_stencil_11_read_ren(op_hcompute_conv_stencil_11_read_start_out),
    .op_hcompute_conv_stencil_11_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read_ctrl_vars),
    .op_hcompute_conv_stencil_11_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read),
    .op_hcompute_conv_stencil_12_read_ren(op_hcompute_conv_stencil_12_read_start_out),
    .op_hcompute_conv_stencil_12_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read_ctrl_vars),
    .op_hcompute_conv_stencil_12_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read),
    .op_hcompute_conv_stencil_13_read_ren(op_hcompute_conv_stencil_13_read_start_out),
    .op_hcompute_conv_stencil_13_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read_ctrl_vars),
    .op_hcompute_conv_stencil_13_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read),
    .op_hcompute_conv_stencil_14_read_ren(op_hcompute_conv_stencil_14_read_start_out),
    .op_hcompute_conv_stencil_14_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read_ctrl_vars),
    .op_hcompute_conv_stencil_14_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read),
    .op_hcompute_conv_stencil_15_read_ren(op_hcompute_conv_stencil_15_read_start_out),
    .op_hcompute_conv_stencil_15_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read_ctrl_vars),
    .op_hcompute_conv_stencil_15_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read),
    .op_hcompute_conv_stencil_8_read_ren(op_hcompute_conv_stencil_8_read_start_out),
    .op_hcompute_conv_stencil_8_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read_ctrl_vars),
    .op_hcompute_conv_stencil_8_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read),
    .op_hcompute_conv_stencil_9_read_ren(op_hcompute_conv_stencil_9_read_start_out),
    .op_hcompute_conv_stencil_9_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read_ctrl_vars),
    .op_hcompute_conv_stencil_9_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write_wen(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
cu_op_hcompute_conv_stencil op_hcompute_conv_stencil (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_write(op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write)
);
cu_op_hcompute_conv_stencil_1 op_hcompute_conv_stencil_1 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_1_write(op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write)
);
wire [15:0] op_hcompute_conv_stencil_10_conv_stencil_op_hcompute_conv_stencil_10_read [0:0];
assign op_hcompute_conv_stencil_10_conv_stencil_op_hcompute_conv_stencil_10_read[0] = conv_stencil_op_hcompute_conv_stencil_10_read[0];
wire [15:0] op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read [7:0];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[7];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[6];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[5];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[4];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[3];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[2];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[1];
assign op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[0];
wire [15:0] op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read [7:0];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[7];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[6];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[5];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[4];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[3];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[2];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[1];
assign op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read[0];
cu_op_hcompute_conv_stencil_10 op_hcompute_conv_stencil_10 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_10_read(op_hcompute_conv_stencil_10_conv_stencil_op_hcompute_conv_stencil_10_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read(op_hcompute_conv_stencil_10_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_10_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read(op_hcompute_conv_stencil_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_10_read),
    .conv_stencil_op_hcompute_conv_stencil_10_write(op_hcompute_conv_stencil_10_conv_stencil_op_hcompute_conv_stencil_10_write)
);
op_hcompute_conv_stencil_10_exe_start_pt__U608 op_hcompute_conv_stencil_10_exe_start (
    .in(delay_reg__U609_out),
    .out(op_hcompute_conv_stencil_10_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_10_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_10_exe_start_control_vars_in[4] = arr__U611_out[4];
assign op_hcompute_conv_stencil_10_exe_start_control_vars_in[3] = arr__U611_out[3];
assign op_hcompute_conv_stencil_10_exe_start_control_vars_in[2] = arr__U611_out[2];
assign op_hcompute_conv_stencil_10_exe_start_control_vars_in[1] = arr__U611_out[1];
assign op_hcompute_conv_stencil_10_exe_start_control_vars_in[0] = arr__U611_out[0];
op_hcompute_conv_stencil_10_exe_start_control_vars_pt__U610 op_hcompute_conv_stencil_10_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_10_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_10_exe_start_control_vars_out)
);
affine_controller__U571 op_hcompute_conv_stencil_10_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_10_port_controller_valid),
    .d(op_hcompute_conv_stencil_10_port_controller_d)
);
op_hcompute_conv_stencil_10_read_start_pt__U606 op_hcompute_conv_stencil_10_read_start (
    .in(op_hcompute_conv_stencil_10_port_controller_valid),
    .out(op_hcompute_conv_stencil_10_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_10_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_10_read_start_control_vars_in[4] = op_hcompute_conv_stencil_10_port_controller_d[4];
assign op_hcompute_conv_stencil_10_read_start_control_vars_in[3] = op_hcompute_conv_stencil_10_port_controller_d[3];
assign op_hcompute_conv_stencil_10_read_start_control_vars_in[2] = op_hcompute_conv_stencil_10_port_controller_d[2];
assign op_hcompute_conv_stencil_10_read_start_control_vars_in[1] = op_hcompute_conv_stencil_10_port_controller_d[1];
assign op_hcompute_conv_stencil_10_read_start_control_vars_in[0] = op_hcompute_conv_stencil_10_port_controller_d[0];
op_hcompute_conv_stencil_10_read_start_control_vars_pt__U607 op_hcompute_conv_stencil_10_read_start_control_vars (
    .in(op_hcompute_conv_stencil_10_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_10_read_start_control_vars_out)
);
op_hcompute_conv_stencil_10_write_start_pt__U618 op_hcompute_conv_stencil_10_write_start (
    .in(delay_reg__U619_out),
    .out(op_hcompute_conv_stencil_10_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_10_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_10_write_start_control_vars_in[4] = arr__U621_out[4];
assign op_hcompute_conv_stencil_10_write_start_control_vars_in[3] = arr__U621_out[3];
assign op_hcompute_conv_stencil_10_write_start_control_vars_in[2] = arr__U621_out[2];
assign op_hcompute_conv_stencil_10_write_start_control_vars_in[1] = arr__U621_out[1];
assign op_hcompute_conv_stencil_10_write_start_control_vars_in[0] = arr__U621_out[0];
op_hcompute_conv_stencil_10_write_start_control_vars_pt__U620 op_hcompute_conv_stencil_10_write_start_control_vars (
    .in(op_hcompute_conv_stencil_10_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_10_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_11_conv_stencil_op_hcompute_conv_stencil_11_read [0:0];
assign op_hcompute_conv_stencil_11_conv_stencil_op_hcompute_conv_stencil_11_read[0] = conv_stencil_op_hcompute_conv_stencil_11_read[0];
wire [15:0] op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read [7:0];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[7];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[6];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[5];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[4];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[3];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[2];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[1];
assign op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[0];
wire [15:0] op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read [7:0];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[7];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[6];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[5];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[4];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[3];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[2];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[1];
assign op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read[0];
cu_op_hcompute_conv_stencil_11 op_hcompute_conv_stencil_11 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_11_read(op_hcompute_conv_stencil_11_conv_stencil_op_hcompute_conv_stencil_11_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read(op_hcompute_conv_stencil_11_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_11_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read(op_hcompute_conv_stencil_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_11_read),
    .conv_stencil_op_hcompute_conv_stencil_11_write(op_hcompute_conv_stencil_11_conv_stencil_op_hcompute_conv_stencil_11_write)
);
op_hcompute_conv_stencil_11_exe_start_pt__U665 op_hcompute_conv_stencil_11_exe_start (
    .in(delay_reg__U666_out),
    .out(op_hcompute_conv_stencil_11_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_11_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_11_exe_start_control_vars_in[4] = arr__U668_out[4];
assign op_hcompute_conv_stencil_11_exe_start_control_vars_in[3] = arr__U668_out[3];
assign op_hcompute_conv_stencil_11_exe_start_control_vars_in[2] = arr__U668_out[2];
assign op_hcompute_conv_stencil_11_exe_start_control_vars_in[1] = arr__U668_out[1];
assign op_hcompute_conv_stencil_11_exe_start_control_vars_in[0] = arr__U668_out[0];
op_hcompute_conv_stencil_11_exe_start_control_vars_pt__U667 op_hcompute_conv_stencil_11_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_11_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_11_exe_start_control_vars_out)
);
affine_controller__U628 op_hcompute_conv_stencil_11_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_11_port_controller_valid),
    .d(op_hcompute_conv_stencil_11_port_controller_d)
);
op_hcompute_conv_stencil_11_read_start_pt__U663 op_hcompute_conv_stencil_11_read_start (
    .in(op_hcompute_conv_stencil_11_port_controller_valid),
    .out(op_hcompute_conv_stencil_11_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_11_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_11_read_start_control_vars_in[4] = op_hcompute_conv_stencil_11_port_controller_d[4];
assign op_hcompute_conv_stencil_11_read_start_control_vars_in[3] = op_hcompute_conv_stencil_11_port_controller_d[3];
assign op_hcompute_conv_stencil_11_read_start_control_vars_in[2] = op_hcompute_conv_stencil_11_port_controller_d[2];
assign op_hcompute_conv_stencil_11_read_start_control_vars_in[1] = op_hcompute_conv_stencil_11_port_controller_d[1];
assign op_hcompute_conv_stencil_11_read_start_control_vars_in[0] = op_hcompute_conv_stencil_11_port_controller_d[0];
op_hcompute_conv_stencil_11_read_start_control_vars_pt__U664 op_hcompute_conv_stencil_11_read_start_control_vars (
    .in(op_hcompute_conv_stencil_11_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_11_read_start_control_vars_out)
);
op_hcompute_conv_stencil_11_write_start_pt__U675 op_hcompute_conv_stencil_11_write_start (
    .in(delay_reg__U676_out),
    .out(op_hcompute_conv_stencil_11_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_11_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_11_write_start_control_vars_in[4] = arr__U678_out[4];
assign op_hcompute_conv_stencil_11_write_start_control_vars_in[3] = arr__U678_out[3];
assign op_hcompute_conv_stencil_11_write_start_control_vars_in[2] = arr__U678_out[2];
assign op_hcompute_conv_stencil_11_write_start_control_vars_in[1] = arr__U678_out[1];
assign op_hcompute_conv_stencil_11_write_start_control_vars_in[0] = arr__U678_out[0];
op_hcompute_conv_stencil_11_write_start_control_vars_pt__U677 op_hcompute_conv_stencil_11_write_start_control_vars (
    .in(op_hcompute_conv_stencil_11_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_11_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_12_conv_stencil_op_hcompute_conv_stencil_12_read [0:0];
assign op_hcompute_conv_stencil_12_conv_stencil_op_hcompute_conv_stencil_12_read[0] = conv_stencil_op_hcompute_conv_stencil_12_read[0];
wire [15:0] op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read [7:0];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[7];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[6];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[5];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[4];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[3];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[2];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[1];
assign op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[0];
wire [15:0] op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read [7:0];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[7];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[6];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[5];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[4];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[3];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[2];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[1];
assign op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read[0];
cu_op_hcompute_conv_stencil_12 op_hcompute_conv_stencil_12 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_12_read(op_hcompute_conv_stencil_12_conv_stencil_op_hcompute_conv_stencil_12_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read(op_hcompute_conv_stencil_12_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_12_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read(op_hcompute_conv_stencil_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_12_read),
    .conv_stencil_op_hcompute_conv_stencil_12_write(op_hcompute_conv_stencil_12_conv_stencil_op_hcompute_conv_stencil_12_write)
);
op_hcompute_conv_stencil_12_exe_start_pt__U722 op_hcompute_conv_stencil_12_exe_start (
    .in(delay_reg__U723_out),
    .out(op_hcompute_conv_stencil_12_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_12_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_12_exe_start_control_vars_in[4] = arr__U725_out[4];
assign op_hcompute_conv_stencil_12_exe_start_control_vars_in[3] = arr__U725_out[3];
assign op_hcompute_conv_stencil_12_exe_start_control_vars_in[2] = arr__U725_out[2];
assign op_hcompute_conv_stencil_12_exe_start_control_vars_in[1] = arr__U725_out[1];
assign op_hcompute_conv_stencil_12_exe_start_control_vars_in[0] = arr__U725_out[0];
op_hcompute_conv_stencil_12_exe_start_control_vars_pt__U724 op_hcompute_conv_stencil_12_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_12_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_12_exe_start_control_vars_out)
);
affine_controller__U685 op_hcompute_conv_stencil_12_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_12_port_controller_valid),
    .d(op_hcompute_conv_stencil_12_port_controller_d)
);
op_hcompute_conv_stencil_12_read_start_pt__U720 op_hcompute_conv_stencil_12_read_start (
    .in(op_hcompute_conv_stencil_12_port_controller_valid),
    .out(op_hcompute_conv_stencil_12_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_12_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_12_read_start_control_vars_in[4] = op_hcompute_conv_stencil_12_port_controller_d[4];
assign op_hcompute_conv_stencil_12_read_start_control_vars_in[3] = op_hcompute_conv_stencil_12_port_controller_d[3];
assign op_hcompute_conv_stencil_12_read_start_control_vars_in[2] = op_hcompute_conv_stencil_12_port_controller_d[2];
assign op_hcompute_conv_stencil_12_read_start_control_vars_in[1] = op_hcompute_conv_stencil_12_port_controller_d[1];
assign op_hcompute_conv_stencil_12_read_start_control_vars_in[0] = op_hcompute_conv_stencil_12_port_controller_d[0];
op_hcompute_conv_stencil_12_read_start_control_vars_pt__U721 op_hcompute_conv_stencil_12_read_start_control_vars (
    .in(op_hcompute_conv_stencil_12_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_12_read_start_control_vars_out)
);
op_hcompute_conv_stencil_12_write_start_pt__U732 op_hcompute_conv_stencil_12_write_start (
    .in(delay_reg__U733_out),
    .out(op_hcompute_conv_stencil_12_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_12_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_12_write_start_control_vars_in[4] = arr__U735_out[4];
assign op_hcompute_conv_stencil_12_write_start_control_vars_in[3] = arr__U735_out[3];
assign op_hcompute_conv_stencil_12_write_start_control_vars_in[2] = arr__U735_out[2];
assign op_hcompute_conv_stencil_12_write_start_control_vars_in[1] = arr__U735_out[1];
assign op_hcompute_conv_stencil_12_write_start_control_vars_in[0] = arr__U735_out[0];
op_hcompute_conv_stencil_12_write_start_control_vars_pt__U734 op_hcompute_conv_stencil_12_write_start_control_vars (
    .in(op_hcompute_conv_stencil_12_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_12_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_13_conv_stencil_op_hcompute_conv_stencil_13_read [0:0];
assign op_hcompute_conv_stencil_13_conv_stencil_op_hcompute_conv_stencil_13_read[0] = conv_stencil_op_hcompute_conv_stencil_13_read[0];
wire [15:0] op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read [7:0];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[7];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[6];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[5];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[4];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[3];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[2];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[1];
assign op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[0];
wire [15:0] op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read [7:0];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[7];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[6];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[5];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[4];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[3];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[2];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[1];
assign op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read[0];
cu_op_hcompute_conv_stencil_13 op_hcompute_conv_stencil_13 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_13_read(op_hcompute_conv_stencil_13_conv_stencil_op_hcompute_conv_stencil_13_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read(op_hcompute_conv_stencil_13_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_13_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read(op_hcompute_conv_stencil_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_13_read),
    .conv_stencil_op_hcompute_conv_stencil_13_write(op_hcompute_conv_stencil_13_conv_stencil_op_hcompute_conv_stencil_13_write)
);
op_hcompute_conv_stencil_13_exe_start_pt__U779 op_hcompute_conv_stencil_13_exe_start (
    .in(delay_reg__U780_out),
    .out(op_hcompute_conv_stencil_13_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_13_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_13_exe_start_control_vars_in[4] = arr__U782_out[4];
assign op_hcompute_conv_stencil_13_exe_start_control_vars_in[3] = arr__U782_out[3];
assign op_hcompute_conv_stencil_13_exe_start_control_vars_in[2] = arr__U782_out[2];
assign op_hcompute_conv_stencil_13_exe_start_control_vars_in[1] = arr__U782_out[1];
assign op_hcompute_conv_stencil_13_exe_start_control_vars_in[0] = arr__U782_out[0];
op_hcompute_conv_stencil_13_exe_start_control_vars_pt__U781 op_hcompute_conv_stencil_13_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_13_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_13_exe_start_control_vars_out)
);
affine_controller__U742 op_hcompute_conv_stencil_13_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_13_port_controller_valid),
    .d(op_hcompute_conv_stencil_13_port_controller_d)
);
op_hcompute_conv_stencil_13_read_start_pt__U777 op_hcompute_conv_stencil_13_read_start (
    .in(op_hcompute_conv_stencil_13_port_controller_valid),
    .out(op_hcompute_conv_stencil_13_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_13_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_13_read_start_control_vars_in[4] = op_hcompute_conv_stencil_13_port_controller_d[4];
assign op_hcompute_conv_stencil_13_read_start_control_vars_in[3] = op_hcompute_conv_stencil_13_port_controller_d[3];
assign op_hcompute_conv_stencil_13_read_start_control_vars_in[2] = op_hcompute_conv_stencil_13_port_controller_d[2];
assign op_hcompute_conv_stencil_13_read_start_control_vars_in[1] = op_hcompute_conv_stencil_13_port_controller_d[1];
assign op_hcompute_conv_stencil_13_read_start_control_vars_in[0] = op_hcompute_conv_stencil_13_port_controller_d[0];
op_hcompute_conv_stencil_13_read_start_control_vars_pt__U778 op_hcompute_conv_stencil_13_read_start_control_vars (
    .in(op_hcompute_conv_stencil_13_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_13_read_start_control_vars_out)
);
op_hcompute_conv_stencil_13_write_start_pt__U789 op_hcompute_conv_stencil_13_write_start (
    .in(delay_reg__U790_out),
    .out(op_hcompute_conv_stencil_13_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_13_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_13_write_start_control_vars_in[4] = arr__U792_out[4];
assign op_hcompute_conv_stencil_13_write_start_control_vars_in[3] = arr__U792_out[3];
assign op_hcompute_conv_stencil_13_write_start_control_vars_in[2] = arr__U792_out[2];
assign op_hcompute_conv_stencil_13_write_start_control_vars_in[1] = arr__U792_out[1];
assign op_hcompute_conv_stencil_13_write_start_control_vars_in[0] = arr__U792_out[0];
op_hcompute_conv_stencil_13_write_start_control_vars_pt__U791 op_hcompute_conv_stencil_13_write_start_control_vars (
    .in(op_hcompute_conv_stencil_13_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_13_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_14_conv_stencil_op_hcompute_conv_stencil_14_read [0:0];
assign op_hcompute_conv_stencil_14_conv_stencil_op_hcompute_conv_stencil_14_read[0] = conv_stencil_op_hcompute_conv_stencil_14_read[0];
wire [15:0] op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read [7:0];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[7];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[6];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[5];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[4];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[3];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[2];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[1];
assign op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[0];
wire [15:0] op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read [7:0];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[7];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[6];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[5];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[4];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[3];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[2];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[1];
assign op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read[0];
cu_op_hcompute_conv_stencil_14 op_hcompute_conv_stencil_14 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_14_read(op_hcompute_conv_stencil_14_conv_stencil_op_hcompute_conv_stencil_14_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read(op_hcompute_conv_stencil_14_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_14_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read(op_hcompute_conv_stencil_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_14_read),
    .conv_stencil_op_hcompute_conv_stencil_14_write(op_hcompute_conv_stencil_14_conv_stencil_op_hcompute_conv_stencil_14_write)
);
op_hcompute_conv_stencil_14_exe_start_pt__U836 op_hcompute_conv_stencil_14_exe_start (
    .in(delay_reg__U837_out),
    .out(op_hcompute_conv_stencil_14_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_14_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_14_exe_start_control_vars_in[4] = arr__U839_out[4];
assign op_hcompute_conv_stencil_14_exe_start_control_vars_in[3] = arr__U839_out[3];
assign op_hcompute_conv_stencil_14_exe_start_control_vars_in[2] = arr__U839_out[2];
assign op_hcompute_conv_stencil_14_exe_start_control_vars_in[1] = arr__U839_out[1];
assign op_hcompute_conv_stencil_14_exe_start_control_vars_in[0] = arr__U839_out[0];
op_hcompute_conv_stencil_14_exe_start_control_vars_pt__U838 op_hcompute_conv_stencil_14_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_14_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_14_exe_start_control_vars_out)
);
affine_controller__U799 op_hcompute_conv_stencil_14_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_14_port_controller_valid),
    .d(op_hcompute_conv_stencil_14_port_controller_d)
);
op_hcompute_conv_stencil_14_read_start_pt__U834 op_hcompute_conv_stencil_14_read_start (
    .in(op_hcompute_conv_stencil_14_port_controller_valid),
    .out(op_hcompute_conv_stencil_14_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_14_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_14_read_start_control_vars_in[4] = op_hcompute_conv_stencil_14_port_controller_d[4];
assign op_hcompute_conv_stencil_14_read_start_control_vars_in[3] = op_hcompute_conv_stencil_14_port_controller_d[3];
assign op_hcompute_conv_stencil_14_read_start_control_vars_in[2] = op_hcompute_conv_stencil_14_port_controller_d[2];
assign op_hcompute_conv_stencil_14_read_start_control_vars_in[1] = op_hcompute_conv_stencil_14_port_controller_d[1];
assign op_hcompute_conv_stencil_14_read_start_control_vars_in[0] = op_hcompute_conv_stencil_14_port_controller_d[0];
op_hcompute_conv_stencil_14_read_start_control_vars_pt__U835 op_hcompute_conv_stencil_14_read_start_control_vars (
    .in(op_hcompute_conv_stencil_14_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_14_read_start_control_vars_out)
);
op_hcompute_conv_stencil_14_write_start_pt__U846 op_hcompute_conv_stencil_14_write_start (
    .in(delay_reg__U847_out),
    .out(op_hcompute_conv_stencil_14_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_14_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_14_write_start_control_vars_in[4] = arr__U849_out[4];
assign op_hcompute_conv_stencil_14_write_start_control_vars_in[3] = arr__U849_out[3];
assign op_hcompute_conv_stencil_14_write_start_control_vars_in[2] = arr__U849_out[2];
assign op_hcompute_conv_stencil_14_write_start_control_vars_in[1] = arr__U849_out[1];
assign op_hcompute_conv_stencil_14_write_start_control_vars_in[0] = arr__U849_out[0];
op_hcompute_conv_stencil_14_write_start_control_vars_pt__U848 op_hcompute_conv_stencil_14_write_start_control_vars (
    .in(op_hcompute_conv_stencil_14_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_14_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_15_conv_stencil_op_hcompute_conv_stencil_15_read [0:0];
assign op_hcompute_conv_stencil_15_conv_stencil_op_hcompute_conv_stencil_15_read[0] = conv_stencil_op_hcompute_conv_stencil_15_read[0];
wire [15:0] op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read [7:0];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[7];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[6];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[5];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[4];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[3];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[2];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[1];
assign op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[0];
wire [15:0] op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read [7:0];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[7];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[6];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[5];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[4];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[3];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[2];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[1];
assign op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read[0];
cu_op_hcompute_conv_stencil_15 op_hcompute_conv_stencil_15 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_15_read(op_hcompute_conv_stencil_15_conv_stencil_op_hcompute_conv_stencil_15_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read(op_hcompute_conv_stencil_15_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_15_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read(op_hcompute_conv_stencil_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_15_read),
    .conv_stencil_op_hcompute_conv_stencil_15_write(op_hcompute_conv_stencil_15_conv_stencil_op_hcompute_conv_stencil_15_write)
);
op_hcompute_conv_stencil_15_exe_start_pt__U893 op_hcompute_conv_stencil_15_exe_start (
    .in(delay_reg__U894_out),
    .out(op_hcompute_conv_stencil_15_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_15_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_15_exe_start_control_vars_in[4] = arr__U896_out[4];
assign op_hcompute_conv_stencil_15_exe_start_control_vars_in[3] = arr__U896_out[3];
assign op_hcompute_conv_stencil_15_exe_start_control_vars_in[2] = arr__U896_out[2];
assign op_hcompute_conv_stencil_15_exe_start_control_vars_in[1] = arr__U896_out[1];
assign op_hcompute_conv_stencil_15_exe_start_control_vars_in[0] = arr__U896_out[0];
op_hcompute_conv_stencil_15_exe_start_control_vars_pt__U895 op_hcompute_conv_stencil_15_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_15_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_15_exe_start_control_vars_out)
);
affine_controller__U856 op_hcompute_conv_stencil_15_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_15_port_controller_valid),
    .d(op_hcompute_conv_stencil_15_port_controller_d)
);
op_hcompute_conv_stencil_15_read_start_pt__U891 op_hcompute_conv_stencil_15_read_start (
    .in(op_hcompute_conv_stencil_15_port_controller_valid),
    .out(op_hcompute_conv_stencil_15_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_15_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_15_read_start_control_vars_in[4] = op_hcompute_conv_stencil_15_port_controller_d[4];
assign op_hcompute_conv_stencil_15_read_start_control_vars_in[3] = op_hcompute_conv_stencil_15_port_controller_d[3];
assign op_hcompute_conv_stencil_15_read_start_control_vars_in[2] = op_hcompute_conv_stencil_15_port_controller_d[2];
assign op_hcompute_conv_stencil_15_read_start_control_vars_in[1] = op_hcompute_conv_stencil_15_port_controller_d[1];
assign op_hcompute_conv_stencil_15_read_start_control_vars_in[0] = op_hcompute_conv_stencil_15_port_controller_d[0];
op_hcompute_conv_stencil_15_read_start_control_vars_pt__U892 op_hcompute_conv_stencil_15_read_start_control_vars (
    .in(op_hcompute_conv_stencil_15_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_15_read_start_control_vars_out)
);
op_hcompute_conv_stencil_15_write_start_pt__U903 op_hcompute_conv_stencil_15_write_start (
    .in(delay_reg__U904_out),
    .out(op_hcompute_conv_stencil_15_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_15_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_15_write_start_control_vars_in[4] = arr__U906_out[4];
assign op_hcompute_conv_stencil_15_write_start_control_vars_in[3] = arr__U906_out[3];
assign op_hcompute_conv_stencil_15_write_start_control_vars_in[2] = arr__U906_out[2];
assign op_hcompute_conv_stencil_15_write_start_control_vars_in[1] = arr__U906_out[1];
assign op_hcompute_conv_stencil_15_write_start_control_vars_in[0] = arr__U906_out[0];
op_hcompute_conv_stencil_15_write_start_control_vars_pt__U905 op_hcompute_conv_stencil_15_write_start_control_vars (
    .in(op_hcompute_conv_stencil_15_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_15_write_start_control_vars_out)
);
op_hcompute_conv_stencil_1_exe_start_pt__U297 op_hcompute_conv_stencil_1_exe_start (
    .in(op_hcompute_conv_stencil_1_port_controller_valid),
    .out(op_hcompute_conv_stencil_1_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_1_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_1_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_1_port_controller_d[2];
assign op_hcompute_conv_stencil_1_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_1_port_controller_d[1];
assign op_hcompute_conv_stencil_1_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_1_port_controller_d[0];
op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U298 op_hcompute_conv_stencil_1_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_1_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_1_exe_start_control_vars_out)
);
affine_controller__U275 op_hcompute_conv_stencil_1_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_1_port_controller_valid),
    .d(op_hcompute_conv_stencil_1_port_controller_d)
);
op_hcompute_conv_stencil_1_read_start_pt__U295 op_hcompute_conv_stencil_1_read_start (
    .in(op_hcompute_conv_stencil_1_port_controller_valid),
    .out(op_hcompute_conv_stencil_1_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_1_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_1_read_start_control_vars_in[2] = op_hcompute_conv_stencil_1_port_controller_d[2];
assign op_hcompute_conv_stencil_1_read_start_control_vars_in[1] = op_hcompute_conv_stencil_1_port_controller_d[1];
assign op_hcompute_conv_stencil_1_read_start_control_vars_in[0] = op_hcompute_conv_stencil_1_port_controller_d[0];
op_hcompute_conv_stencil_1_read_start_control_vars_pt__U296 op_hcompute_conv_stencil_1_read_start_control_vars (
    .in(op_hcompute_conv_stencil_1_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_1_read_start_control_vars_out)
);
op_hcompute_conv_stencil_1_write_start_pt__U299 op_hcompute_conv_stencil_1_write_start (
    .in(op_hcompute_conv_stencil_1_port_controller_valid),
    .out(op_hcompute_conv_stencil_1_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_1_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_1_write_start_control_vars_in[2] = op_hcompute_conv_stencil_1_port_controller_d[2];
assign op_hcompute_conv_stencil_1_write_start_control_vars_in[1] = op_hcompute_conv_stencil_1_port_controller_d[1];
assign op_hcompute_conv_stencil_1_write_start_control_vars_in[0] = op_hcompute_conv_stencil_1_port_controller_d[0];
op_hcompute_conv_stencil_1_write_start_control_vars_pt__U300 op_hcompute_conv_stencil_1_write_start_control_vars (
    .in(op_hcompute_conv_stencil_1_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_1_write_start_control_vars_out)
);
cu_op_hcompute_conv_stencil_2 op_hcompute_conv_stencil_2 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_2_write(op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write)
);
op_hcompute_conv_stencil_2_exe_start_pt__U323 op_hcompute_conv_stencil_2_exe_start (
    .in(op_hcompute_conv_stencil_2_port_controller_valid),
    .out(op_hcompute_conv_stencil_2_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_2_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_2_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_2_port_controller_d[2];
assign op_hcompute_conv_stencil_2_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_2_port_controller_d[1];
assign op_hcompute_conv_stencil_2_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_2_port_controller_d[0];
op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U324 op_hcompute_conv_stencil_2_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_2_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_2_exe_start_control_vars_out)
);
affine_controller__U301 op_hcompute_conv_stencil_2_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_2_port_controller_valid),
    .d(op_hcompute_conv_stencil_2_port_controller_d)
);
op_hcompute_conv_stencil_2_read_start_pt__U321 op_hcompute_conv_stencil_2_read_start (
    .in(op_hcompute_conv_stencil_2_port_controller_valid),
    .out(op_hcompute_conv_stencil_2_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_2_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_2_read_start_control_vars_in[2] = op_hcompute_conv_stencil_2_port_controller_d[2];
assign op_hcompute_conv_stencil_2_read_start_control_vars_in[1] = op_hcompute_conv_stencil_2_port_controller_d[1];
assign op_hcompute_conv_stencil_2_read_start_control_vars_in[0] = op_hcompute_conv_stencil_2_port_controller_d[0];
op_hcompute_conv_stencil_2_read_start_control_vars_pt__U322 op_hcompute_conv_stencil_2_read_start_control_vars (
    .in(op_hcompute_conv_stencil_2_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_2_read_start_control_vars_out)
);
op_hcompute_conv_stencil_2_write_start_pt__U325 op_hcompute_conv_stencil_2_write_start (
    .in(op_hcompute_conv_stencil_2_port_controller_valid),
    .out(op_hcompute_conv_stencil_2_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_2_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_2_write_start_control_vars_in[2] = op_hcompute_conv_stencil_2_port_controller_d[2];
assign op_hcompute_conv_stencil_2_write_start_control_vars_in[1] = op_hcompute_conv_stencil_2_port_controller_d[1];
assign op_hcompute_conv_stencil_2_write_start_control_vars_in[0] = op_hcompute_conv_stencil_2_port_controller_d[0];
op_hcompute_conv_stencil_2_write_start_control_vars_pt__U326 op_hcompute_conv_stencil_2_write_start_control_vars (
    .in(op_hcompute_conv_stencil_2_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_2_write_start_control_vars_out)
);
cu_op_hcompute_conv_stencil_3 op_hcompute_conv_stencil_3 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_3_write(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write)
);
op_hcompute_conv_stencil_3_exe_start_pt__U349 op_hcompute_conv_stencil_3_exe_start (
    .in(op_hcompute_conv_stencil_3_port_controller_valid),
    .out(op_hcompute_conv_stencil_3_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_3_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U350 op_hcompute_conv_stencil_3_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_3_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_3_exe_start_control_vars_out)
);
affine_controller__U327 op_hcompute_conv_stencil_3_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_3_port_controller_valid),
    .d(op_hcompute_conv_stencil_3_port_controller_d)
);
op_hcompute_conv_stencil_3_read_start_pt__U347 op_hcompute_conv_stencil_3_read_start (
    .in(op_hcompute_conv_stencil_3_port_controller_valid),
    .out(op_hcompute_conv_stencil_3_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_3_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
op_hcompute_conv_stencil_3_read_start_control_vars_pt__U348 op_hcompute_conv_stencil_3_read_start_control_vars (
    .in(op_hcompute_conv_stencil_3_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_3_read_start_control_vars_out)
);
op_hcompute_conv_stencil_3_write_start_pt__U351 op_hcompute_conv_stencil_3_write_start (
    .in(op_hcompute_conv_stencil_3_port_controller_valid),
    .out(op_hcompute_conv_stencil_3_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_3_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
op_hcompute_conv_stencil_3_write_start_control_vars_pt__U352 op_hcompute_conv_stencil_3_write_start_control_vars (
    .in(op_hcompute_conv_stencil_3_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_3_write_start_control_vars_out)
);
cu_op_hcompute_conv_stencil_4 op_hcompute_conv_stencil_4 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_4_write(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write)
);
op_hcompute_conv_stencil_4_exe_start_pt__U375 op_hcompute_conv_stencil_4_exe_start (
    .in(op_hcompute_conv_stencil_4_port_controller_valid),
    .out(op_hcompute_conv_stencil_4_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_4_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U376 op_hcompute_conv_stencil_4_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_4_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_4_exe_start_control_vars_out)
);
affine_controller__U353 op_hcompute_conv_stencil_4_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_4_port_controller_valid),
    .d(op_hcompute_conv_stencil_4_port_controller_d)
);
op_hcompute_conv_stencil_4_read_start_pt__U373 op_hcompute_conv_stencil_4_read_start (
    .in(op_hcompute_conv_stencil_4_port_controller_valid),
    .out(op_hcompute_conv_stencil_4_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_4_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
op_hcompute_conv_stencil_4_read_start_control_vars_pt__U374 op_hcompute_conv_stencil_4_read_start_control_vars (
    .in(op_hcompute_conv_stencil_4_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_4_read_start_control_vars_out)
);
op_hcompute_conv_stencil_4_write_start_pt__U377 op_hcompute_conv_stencil_4_write_start (
    .in(op_hcompute_conv_stencil_4_port_controller_valid),
    .out(op_hcompute_conv_stencil_4_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_4_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
op_hcompute_conv_stencil_4_write_start_control_vars_pt__U378 op_hcompute_conv_stencil_4_write_start_control_vars (
    .in(op_hcompute_conv_stencil_4_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_4_write_start_control_vars_out)
);
cu_op_hcompute_conv_stencil_5 op_hcompute_conv_stencil_5 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_5_write(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write)
);
op_hcompute_conv_stencil_5_exe_start_pt__U401 op_hcompute_conv_stencil_5_exe_start (
    .in(op_hcompute_conv_stencil_5_port_controller_valid),
    .out(op_hcompute_conv_stencil_5_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_5_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U402 op_hcompute_conv_stencil_5_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_5_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_5_exe_start_control_vars_out)
);
affine_controller__U379 op_hcompute_conv_stencil_5_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_5_port_controller_valid),
    .d(op_hcompute_conv_stencil_5_port_controller_d)
);
op_hcompute_conv_stencil_5_read_start_pt__U399 op_hcompute_conv_stencil_5_read_start (
    .in(op_hcompute_conv_stencil_5_port_controller_valid),
    .out(op_hcompute_conv_stencil_5_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_5_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
op_hcompute_conv_stencil_5_read_start_control_vars_pt__U400 op_hcompute_conv_stencil_5_read_start_control_vars (
    .in(op_hcompute_conv_stencil_5_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_5_read_start_control_vars_out)
);
op_hcompute_conv_stencil_5_write_start_pt__U403 op_hcompute_conv_stencil_5_write_start (
    .in(op_hcompute_conv_stencil_5_port_controller_valid),
    .out(op_hcompute_conv_stencil_5_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_5_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
op_hcompute_conv_stencil_5_write_start_control_vars_pt__U404 op_hcompute_conv_stencil_5_write_start_control_vars (
    .in(op_hcompute_conv_stencil_5_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_5_write_start_control_vars_out)
);
cu_op_hcompute_conv_stencil_6 op_hcompute_conv_stencil_6 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_6_write(op_hcompute_conv_stencil_6_conv_stencil_op_hcompute_conv_stencil_6_write)
);
op_hcompute_conv_stencil_6_exe_start_pt__U427 op_hcompute_conv_stencil_6_exe_start (
    .in(op_hcompute_conv_stencil_6_port_controller_valid),
    .out(op_hcompute_conv_stencil_6_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_6_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_6_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_6_port_controller_d[2];
assign op_hcompute_conv_stencil_6_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_6_port_controller_d[1];
assign op_hcompute_conv_stencil_6_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_6_port_controller_d[0];
op_hcompute_conv_stencil_6_exe_start_control_vars_pt__U428 op_hcompute_conv_stencil_6_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_6_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_6_exe_start_control_vars_out)
);
affine_controller__U405 op_hcompute_conv_stencil_6_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_6_port_controller_valid),
    .d(op_hcompute_conv_stencil_6_port_controller_d)
);
op_hcompute_conv_stencil_6_read_start_pt__U425 op_hcompute_conv_stencil_6_read_start (
    .in(op_hcompute_conv_stencil_6_port_controller_valid),
    .out(op_hcompute_conv_stencil_6_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_6_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_6_read_start_control_vars_in[2] = op_hcompute_conv_stencil_6_port_controller_d[2];
assign op_hcompute_conv_stencil_6_read_start_control_vars_in[1] = op_hcompute_conv_stencil_6_port_controller_d[1];
assign op_hcompute_conv_stencil_6_read_start_control_vars_in[0] = op_hcompute_conv_stencil_6_port_controller_d[0];
op_hcompute_conv_stencil_6_read_start_control_vars_pt__U426 op_hcompute_conv_stencil_6_read_start_control_vars (
    .in(op_hcompute_conv_stencil_6_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_6_read_start_control_vars_out)
);
op_hcompute_conv_stencil_6_write_start_pt__U429 op_hcompute_conv_stencil_6_write_start (
    .in(op_hcompute_conv_stencil_6_port_controller_valid),
    .out(op_hcompute_conv_stencil_6_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_6_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_6_write_start_control_vars_in[2] = op_hcompute_conv_stencil_6_port_controller_d[2];
assign op_hcompute_conv_stencil_6_write_start_control_vars_in[1] = op_hcompute_conv_stencil_6_port_controller_d[1];
assign op_hcompute_conv_stencil_6_write_start_control_vars_in[0] = op_hcompute_conv_stencil_6_port_controller_d[0];
op_hcompute_conv_stencil_6_write_start_control_vars_pt__U430 op_hcompute_conv_stencil_6_write_start_control_vars (
    .in(op_hcompute_conv_stencil_6_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_6_write_start_control_vars_out)
);
cu_op_hcompute_conv_stencil_7 op_hcompute_conv_stencil_7 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_7_write(op_hcompute_conv_stencil_7_conv_stencil_op_hcompute_conv_stencil_7_write)
);
op_hcompute_conv_stencil_7_exe_start_pt__U453 op_hcompute_conv_stencil_7_exe_start (
    .in(op_hcompute_conv_stencil_7_port_controller_valid),
    .out(op_hcompute_conv_stencil_7_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_7_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_7_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_7_port_controller_d[2];
assign op_hcompute_conv_stencil_7_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_7_port_controller_d[1];
assign op_hcompute_conv_stencil_7_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_7_port_controller_d[0];
op_hcompute_conv_stencil_7_exe_start_control_vars_pt__U454 op_hcompute_conv_stencil_7_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_7_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_7_exe_start_control_vars_out)
);
affine_controller__U431 op_hcompute_conv_stencil_7_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_7_port_controller_valid),
    .d(op_hcompute_conv_stencil_7_port_controller_d)
);
op_hcompute_conv_stencil_7_read_start_pt__U451 op_hcompute_conv_stencil_7_read_start (
    .in(op_hcompute_conv_stencil_7_port_controller_valid),
    .out(op_hcompute_conv_stencil_7_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_7_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_7_read_start_control_vars_in[2] = op_hcompute_conv_stencil_7_port_controller_d[2];
assign op_hcompute_conv_stencil_7_read_start_control_vars_in[1] = op_hcompute_conv_stencil_7_port_controller_d[1];
assign op_hcompute_conv_stencil_7_read_start_control_vars_in[0] = op_hcompute_conv_stencil_7_port_controller_d[0];
op_hcompute_conv_stencil_7_read_start_control_vars_pt__U452 op_hcompute_conv_stencil_7_read_start_control_vars (
    .in(op_hcompute_conv_stencil_7_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_7_read_start_control_vars_out)
);
op_hcompute_conv_stencil_7_write_start_pt__U455 op_hcompute_conv_stencil_7_write_start (
    .in(op_hcompute_conv_stencil_7_port_controller_valid),
    .out(op_hcompute_conv_stencil_7_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_7_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_7_write_start_control_vars_in[2] = op_hcompute_conv_stencil_7_port_controller_d[2];
assign op_hcompute_conv_stencil_7_write_start_control_vars_in[1] = op_hcompute_conv_stencil_7_port_controller_d[1];
assign op_hcompute_conv_stencil_7_write_start_control_vars_in[0] = op_hcompute_conv_stencil_7_port_controller_d[0];
op_hcompute_conv_stencil_7_write_start_control_vars_pt__U456 op_hcompute_conv_stencil_7_write_start_control_vars (
    .in(op_hcompute_conv_stencil_7_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_7_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_8_conv_stencil_op_hcompute_conv_stencil_8_read [0:0];
assign op_hcompute_conv_stencil_8_conv_stencil_op_hcompute_conv_stencil_8_read[0] = conv_stencil_op_hcompute_conv_stencil_8_read[0];
wire [15:0] op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read [7:0];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[7];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[6];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[5];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[4];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[3];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[2];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[1];
assign op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[0];
wire [15:0] op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read [7:0];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[7];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[6];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[5];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[4];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[3];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[2];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[1];
assign op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read[0];
cu_op_hcompute_conv_stencil_8 op_hcompute_conv_stencil_8 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_8_read(op_hcompute_conv_stencil_8_conv_stencil_op_hcompute_conv_stencil_8_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read(op_hcompute_conv_stencil_8_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_8_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read(op_hcompute_conv_stencil_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_8_read),
    .conv_stencil_op_hcompute_conv_stencil_8_write(op_hcompute_conv_stencil_8_conv_stencil_op_hcompute_conv_stencil_8_write)
);
op_hcompute_conv_stencil_8_exe_start_pt__U494 op_hcompute_conv_stencil_8_exe_start (
    .in(delay_reg__U495_out),
    .out(op_hcompute_conv_stencil_8_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_8_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_8_exe_start_control_vars_in[4] = arr__U497_out[4];
assign op_hcompute_conv_stencil_8_exe_start_control_vars_in[3] = arr__U497_out[3];
assign op_hcompute_conv_stencil_8_exe_start_control_vars_in[2] = arr__U497_out[2];
assign op_hcompute_conv_stencil_8_exe_start_control_vars_in[1] = arr__U497_out[1];
assign op_hcompute_conv_stencil_8_exe_start_control_vars_in[0] = arr__U497_out[0];
op_hcompute_conv_stencil_8_exe_start_control_vars_pt__U496 op_hcompute_conv_stencil_8_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_8_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_8_exe_start_control_vars_out)
);
affine_controller__U457 op_hcompute_conv_stencil_8_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_8_port_controller_valid),
    .d(op_hcompute_conv_stencil_8_port_controller_d)
);
op_hcompute_conv_stencil_8_read_start_pt__U492 op_hcompute_conv_stencil_8_read_start (
    .in(op_hcompute_conv_stencil_8_port_controller_valid),
    .out(op_hcompute_conv_stencil_8_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_8_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_8_read_start_control_vars_in[4] = op_hcompute_conv_stencil_8_port_controller_d[4];
assign op_hcompute_conv_stencil_8_read_start_control_vars_in[3] = op_hcompute_conv_stencil_8_port_controller_d[3];
assign op_hcompute_conv_stencil_8_read_start_control_vars_in[2] = op_hcompute_conv_stencil_8_port_controller_d[2];
assign op_hcompute_conv_stencil_8_read_start_control_vars_in[1] = op_hcompute_conv_stencil_8_port_controller_d[1];
assign op_hcompute_conv_stencil_8_read_start_control_vars_in[0] = op_hcompute_conv_stencil_8_port_controller_d[0];
op_hcompute_conv_stencil_8_read_start_control_vars_pt__U493 op_hcompute_conv_stencil_8_read_start_control_vars (
    .in(op_hcompute_conv_stencil_8_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_8_read_start_control_vars_out)
);
op_hcompute_conv_stencil_8_write_start_pt__U504 op_hcompute_conv_stencil_8_write_start (
    .in(delay_reg__U505_out),
    .out(op_hcompute_conv_stencil_8_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_8_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_8_write_start_control_vars_in[4] = arr__U507_out[4];
assign op_hcompute_conv_stencil_8_write_start_control_vars_in[3] = arr__U507_out[3];
assign op_hcompute_conv_stencil_8_write_start_control_vars_in[2] = arr__U507_out[2];
assign op_hcompute_conv_stencil_8_write_start_control_vars_in[1] = arr__U507_out[1];
assign op_hcompute_conv_stencil_8_write_start_control_vars_in[0] = arr__U507_out[0];
op_hcompute_conv_stencil_8_write_start_control_vars_pt__U506 op_hcompute_conv_stencil_8_write_start_control_vars (
    .in(op_hcompute_conv_stencil_8_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_8_write_start_control_vars_out)
);
wire [15:0] op_hcompute_conv_stencil_9_conv_stencil_op_hcompute_conv_stencil_9_read [0:0];
assign op_hcompute_conv_stencil_9_conv_stencil_op_hcompute_conv_stencil_9_read[0] = conv_stencil_op_hcompute_conv_stencil_9_read[0];
wire [15:0] op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read [7:0];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[7];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[6];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[5];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[4];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[3];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[2];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[1];
assign op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[0];
wire [15:0] op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read [7:0];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[7];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[6];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[5];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[4];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[3];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[2];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[1];
assign op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read[0];
cu_op_hcompute_conv_stencil_9 op_hcompute_conv_stencil_9 (
    .clk(clk),
    .conv_stencil_op_hcompute_conv_stencil_9_read(op_hcompute_conv_stencil_9_conv_stencil_op_hcompute_conv_stencil_9_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read(op_hcompute_conv_stencil_9_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_9_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read(op_hcompute_conv_stencil_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_9_read),
    .conv_stencil_op_hcompute_conv_stencil_9_write(op_hcompute_conv_stencil_9_conv_stencil_op_hcompute_conv_stencil_9_write)
);
op_hcompute_conv_stencil_9_exe_start_pt__U551 op_hcompute_conv_stencil_9_exe_start (
    .in(delay_reg__U552_out),
    .out(op_hcompute_conv_stencil_9_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_9_exe_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_9_exe_start_control_vars_in[4] = arr__U554_out[4];
assign op_hcompute_conv_stencil_9_exe_start_control_vars_in[3] = arr__U554_out[3];
assign op_hcompute_conv_stencil_9_exe_start_control_vars_in[2] = arr__U554_out[2];
assign op_hcompute_conv_stencil_9_exe_start_control_vars_in[1] = arr__U554_out[1];
assign op_hcompute_conv_stencil_9_exe_start_control_vars_in[0] = arr__U554_out[0];
op_hcompute_conv_stencil_9_exe_start_control_vars_pt__U553 op_hcompute_conv_stencil_9_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_9_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_9_exe_start_control_vars_out)
);
affine_controller__U514 op_hcompute_conv_stencil_9_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_9_port_controller_valid),
    .d(op_hcompute_conv_stencil_9_port_controller_d)
);
op_hcompute_conv_stencil_9_read_start_pt__U549 op_hcompute_conv_stencil_9_read_start (
    .in(op_hcompute_conv_stencil_9_port_controller_valid),
    .out(op_hcompute_conv_stencil_9_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_9_read_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_9_read_start_control_vars_in[4] = op_hcompute_conv_stencil_9_port_controller_d[4];
assign op_hcompute_conv_stencil_9_read_start_control_vars_in[3] = op_hcompute_conv_stencil_9_port_controller_d[3];
assign op_hcompute_conv_stencil_9_read_start_control_vars_in[2] = op_hcompute_conv_stencil_9_port_controller_d[2];
assign op_hcompute_conv_stencil_9_read_start_control_vars_in[1] = op_hcompute_conv_stencil_9_port_controller_d[1];
assign op_hcompute_conv_stencil_9_read_start_control_vars_in[0] = op_hcompute_conv_stencil_9_port_controller_d[0];
op_hcompute_conv_stencil_9_read_start_control_vars_pt__U550 op_hcompute_conv_stencil_9_read_start_control_vars (
    .in(op_hcompute_conv_stencil_9_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_9_read_start_control_vars_out)
);
op_hcompute_conv_stencil_9_write_start_pt__U561 op_hcompute_conv_stencil_9_write_start (
    .in(delay_reg__U562_out),
    .out(op_hcompute_conv_stencil_9_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_9_write_start_control_vars_in [4:0];
assign op_hcompute_conv_stencil_9_write_start_control_vars_in[4] = arr__U564_out[4];
assign op_hcompute_conv_stencil_9_write_start_control_vars_in[3] = arr__U564_out[3];
assign op_hcompute_conv_stencil_9_write_start_control_vars_in[2] = arr__U564_out[2];
assign op_hcompute_conv_stencil_9_write_start_control_vars_in[1] = arr__U564_out[1];
assign op_hcompute_conv_stencil_9_write_start_control_vars_in[0] = arr__U564_out[0];
op_hcompute_conv_stencil_9_write_start_control_vars_pt__U563 op_hcompute_conv_stencil_9_write_start_control_vars (
    .in(op_hcompute_conv_stencil_9_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_9_write_start_control_vars_out)
);
op_hcompute_conv_stencil_exe_start_pt__U271 op_hcompute_conv_stencil_exe_start (
    .in(op_hcompute_conv_stencil_port_controller_valid),
    .out(op_hcompute_conv_stencil_exe_start_out)
);
wire [15:0] op_hcompute_conv_stencil_exe_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_port_controller_d[2];
assign op_hcompute_conv_stencil_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_port_controller_d[1];
assign op_hcompute_conv_stencil_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_port_controller_d[0];
op_hcompute_conv_stencil_exe_start_control_vars_pt__U272 op_hcompute_conv_stencil_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_exe_start_control_vars_out)
);
affine_controller__U249 op_hcompute_conv_stencil_port_controller (
    .clk(clk),
    .valid(op_hcompute_conv_stencil_port_controller_valid),
    .d(op_hcompute_conv_stencil_port_controller_d)
);
op_hcompute_conv_stencil_read_start_pt__U269 op_hcompute_conv_stencil_read_start (
    .in(op_hcompute_conv_stencil_port_controller_valid),
    .out(op_hcompute_conv_stencil_read_start_out)
);
wire [15:0] op_hcompute_conv_stencil_read_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_read_start_control_vars_in[2] = op_hcompute_conv_stencil_port_controller_d[2];
assign op_hcompute_conv_stencil_read_start_control_vars_in[1] = op_hcompute_conv_stencil_port_controller_d[1];
assign op_hcompute_conv_stencil_read_start_control_vars_in[0] = op_hcompute_conv_stencil_port_controller_d[0];
op_hcompute_conv_stencil_read_start_control_vars_pt__U270 op_hcompute_conv_stencil_read_start_control_vars (
    .in(op_hcompute_conv_stencil_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_read_start_control_vars_out)
);
op_hcompute_conv_stencil_write_start_pt__U273 op_hcompute_conv_stencil_write_start (
    .in(op_hcompute_conv_stencil_port_controller_valid),
    .out(op_hcompute_conv_stencil_write_start_out)
);
wire [15:0] op_hcompute_conv_stencil_write_start_control_vars_in [2:0];
assign op_hcompute_conv_stencil_write_start_control_vars_in[2] = op_hcompute_conv_stencil_port_controller_d[2];
assign op_hcompute_conv_stencil_write_start_control_vars_in[1] = op_hcompute_conv_stencil_port_controller_d[1];
assign op_hcompute_conv_stencil_write_start_control_vars_in[0] = op_hcompute_conv_stencil_port_controller_d[0];
op_hcompute_conv_stencil_write_start_control_vars_pt__U274 op_hcompute_conv_stencil_write_start_control_vars (
    .in(op_hcompute_conv_stencil_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read[0] = hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil op_hcompute_hw_input_global_wrapper_stencil (
    .clk(clk),
    .hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read(op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write(op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_1_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read[0] = hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_1 op_hcompute_hw_input_global_wrapper_stencil_1 (
    .clk(clk),
    .hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read(op_hcompute_hw_input_global_wrapper_stencil_1_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write(op_hcompute_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write)
);
op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U48 op_hcompute_hw_input_global_wrapper_stencil_1_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_pt__U49 op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_control_vars_out)
);
affine_controller__U26 op_hcompute_hw_input_global_wrapper_stencil_1_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U46 op_hcompute_hw_input_global_wrapper_stencil_1_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_valid),
    .out(hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_pt__U47 op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_1_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U50 op_hcompute_hw_input_global_wrapper_stencil_1_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_1_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_pt__U51 op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_1_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_2_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read[0] = hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_2 op_hcompute_hw_input_global_wrapper_stencil_2 (
    .clk(clk),
    .hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read(op_hcompute_hw_input_global_wrapper_stencil_2_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write(op_hcompute_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write)
);
op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U74 op_hcompute_hw_input_global_wrapper_stencil_2_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_pt__U75 op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_control_vars_out)
);
affine_controller__U52 op_hcompute_hw_input_global_wrapper_stencil_2_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U72 op_hcompute_hw_input_global_wrapper_stencil_2_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_valid),
    .out(hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_pt__U73 op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_2_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U76 op_hcompute_hw_input_global_wrapper_stencil_2_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_2_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_pt__U77 op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_2_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_3_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read[0] = hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_3 op_hcompute_hw_input_global_wrapper_stencil_3 (
    .clk(clk),
    .hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read(op_hcompute_hw_input_global_wrapper_stencil_3_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write(op_hcompute_hw_input_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write)
);
op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U100 op_hcompute_hw_input_global_wrapper_stencil_3_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_pt__U101 op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_control_vars_out)
);
affine_controller__U78 op_hcompute_hw_input_global_wrapper_stencil_3_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U98 op_hcompute_hw_input_global_wrapper_stencil_3_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_valid),
    .out(hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_stencil_3_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_pt__U99 op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_3_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U102 op_hcompute_hw_input_global_wrapper_stencil_3_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_3_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_pt__U103 op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_3_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_4_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read[0] = hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_4 op_hcompute_hw_input_global_wrapper_stencil_4 (
    .clk(clk),
    .hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read(op_hcompute_hw_input_global_wrapper_stencil_4_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write(op_hcompute_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_write)
);
op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_pt__U126 op_hcompute_hw_input_global_wrapper_stencil_4_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_pt__U127 op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_4_exe_start_control_vars_out)
);
affine_controller__U104 op_hcompute_hw_input_global_wrapper_stencil_4_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_4_read_start_pt__U124 op_hcompute_hw_input_global_wrapper_stencil_4_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_valid),
    .out(hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_4_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_pt__U125 op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_4_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_4_write_start_pt__U128 op_hcompute_hw_input_global_wrapper_stencil_4_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_4_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_4_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_pt__U129 op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_4_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_5_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read[0] = hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_5 op_hcompute_hw_input_global_wrapper_stencil_5 (
    .clk(clk),
    .hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read(op_hcompute_hw_input_global_wrapper_stencil_5_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write(op_hcompute_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_5_write)
);
op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_pt__U152 op_hcompute_hw_input_global_wrapper_stencil_5_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_pt__U153 op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_5_exe_start_control_vars_out)
);
affine_controller__U130 op_hcompute_hw_input_global_wrapper_stencil_5_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_5_read_start_pt__U150 op_hcompute_hw_input_global_wrapper_stencil_5_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_valid),
    .out(hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_5_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_pt__U151 op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_5_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_5_write_start_pt__U154 op_hcompute_hw_input_global_wrapper_stencil_5_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_5_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_5_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_pt__U155 op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_5_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_6_hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read[0] = hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_6 op_hcompute_hw_input_global_wrapper_stencil_6 (
    .clk(clk),
    .hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read(op_hcompute_hw_input_global_wrapper_stencil_6_hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write(op_hcompute_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_6_write)
);
op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_pt__U178 op_hcompute_hw_input_global_wrapper_stencil_6_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_pt__U179 op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_6_exe_start_control_vars_out)
);
affine_controller__U156 op_hcompute_hw_input_global_wrapper_stencil_6_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_6_read_start_pt__U176 op_hcompute_hw_input_global_wrapper_stencil_6_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_valid),
    .out(hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_6_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_pt__U177 op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_6_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_6_write_start_pt__U180 op_hcompute_hw_input_global_wrapper_stencil_6_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_6_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_6_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_pt__U181 op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_6_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read [0:0];
assign op_hcompute_hw_input_global_wrapper_stencil_7_hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read[0] = hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil_7 op_hcompute_hw_input_global_wrapper_stencil_7 (
    .clk(clk),
    .hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read(op_hcompute_hw_input_global_wrapper_stencil_7_hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write(op_hcompute_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_7_write)
);
op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_pt__U204 op_hcompute_hw_input_global_wrapper_stencil_7_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_pt__U205 op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_7_exe_start_control_vars_out)
);
affine_controller__U182 op_hcompute_hw_input_global_wrapper_stencil_7_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_7_read_start_pt__U202 op_hcompute_hw_input_global_wrapper_stencil_7_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_valid),
    .out(hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_7_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_pt__U203 op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_7_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_7_write_start_pt__U206 op_hcompute_hw_input_global_wrapper_stencil_7_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_7_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_7_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_pt__U207 op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_7_write_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U22 op_hcompute_hw_input_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U23 op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out)
);
affine_controller__U0 op_hcompute_hw_input_global_wrapper_stencil_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_port_controller_d)
);
op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U20 op_hcompute_hw_input_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .out(hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_en)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U21 op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out)
);
op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U24 op_hcompute_hw_input_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_out)
);
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in [2:0];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U25 op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0];
assign op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_kernel_global_wrapper_stencil op_hcompute_hw_kernel_global_wrapper_stencil (
    .clk(clk),
    .hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U245 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out)
);
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in [4:0];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U246 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out)
);
affine_controller__U208 op_hcompute_hw_kernel_global_wrapper_stencil_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d)
);
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U243 op_hcompute_hw_kernel_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .out(hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en)
);
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in [4:0];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U244 op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out)
);
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U247 op_hcompute_hw_kernel_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out)
);
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in [4:0];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U248 op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
assign op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
cu_op_hcompute_hw_output_stencil op_hcompute_hw_output_stencil (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_read(op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read),
    .hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write(op_hcompute_hw_output_stencil_hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write)
);
wire [15:0] op_hcompute_hw_output_stencil_1_conv_stencil_op_hcompute_hw_output_stencil_1_read [0:0];
assign op_hcompute_hw_output_stencil_1_conv_stencil_op_hcompute_hw_output_stencil_1_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_read[0];
cu_op_hcompute_hw_output_stencil_1 op_hcompute_hw_output_stencil_1 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_1_read(op_hcompute_hw_output_stencil_1_conv_stencil_op_hcompute_hw_output_stencil_1_read),
    .hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write(op_hcompute_hw_output_stencil_1_hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write)
);
op_hcompute_hw_output_stencil_1_exe_start_pt__U973 op_hcompute_hw_output_stencil_1_exe_start (
    .in(delay_reg__U974_out),
    .out(op_hcompute_hw_output_stencil_1_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_1_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_1_exe_start_control_vars_in[2] = arr__U976_out[2];
assign op_hcompute_hw_output_stencil_1_exe_start_control_vars_in[1] = arr__U976_out[1];
assign op_hcompute_hw_output_stencil_1_exe_start_control_vars_in[0] = arr__U976_out[0];
op_hcompute_hw_output_stencil_1_exe_start_control_vars_pt__U975 op_hcompute_hw_output_stencil_1_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_1_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_1_exe_start_control_vars_out)
);
affine_controller__U951 op_hcompute_hw_output_stencil_1_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_1_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_1_port_controller_d)
);
op_hcompute_hw_output_stencil_1_read_start_pt__U971 op_hcompute_hw_output_stencil_1_read_start (
    .in(op_hcompute_hw_output_stencil_1_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_1_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_1_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_1_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_1_port_controller_d[2];
assign op_hcompute_hw_output_stencil_1_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_1_port_controller_d[1];
assign op_hcompute_hw_output_stencil_1_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_1_port_controller_d[0];
op_hcompute_hw_output_stencil_1_read_start_control_vars_pt__U972 op_hcompute_hw_output_stencil_1_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_1_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_1_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_1_write_start_pt__U981 op_hcompute_hw_output_stencil_1_write_start (
    .in(delay_reg__U982_out),
    .out(hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_1_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_1_write_start_control_vars_in[2] = arr__U984_out[2];
assign op_hcompute_hw_output_stencil_1_write_start_control_vars_in[1] = arr__U984_out[1];
assign op_hcompute_hw_output_stencil_1_write_start_control_vars_in[0] = arr__U984_out[0];
op_hcompute_hw_output_stencil_1_write_start_control_vars_pt__U983 op_hcompute_hw_output_stencil_1_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_1_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_1_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_2_conv_stencil_op_hcompute_hw_output_stencil_2_read [0:0];
assign op_hcompute_hw_output_stencil_2_conv_stencil_op_hcompute_hw_output_stencil_2_read[0] = conv_stencil_op_hcompute_hw_output_stencil_2_read[0];
cu_op_hcompute_hw_output_stencil_2 op_hcompute_hw_output_stencil_2 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_2_read(op_hcompute_hw_output_stencil_2_conv_stencil_op_hcompute_hw_output_stencil_2_read),
    .hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write(op_hcompute_hw_output_stencil_2_hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write)
);
op_hcompute_hw_output_stencil_2_exe_start_pt__U1011 op_hcompute_hw_output_stencil_2_exe_start (
    .in(delay_reg__U1012_out),
    .out(op_hcompute_hw_output_stencil_2_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_2_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_2_exe_start_control_vars_in[2] = arr__U1014_out[2];
assign op_hcompute_hw_output_stencil_2_exe_start_control_vars_in[1] = arr__U1014_out[1];
assign op_hcompute_hw_output_stencil_2_exe_start_control_vars_in[0] = arr__U1014_out[0];
op_hcompute_hw_output_stencil_2_exe_start_control_vars_pt__U1013 op_hcompute_hw_output_stencil_2_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_2_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_2_exe_start_control_vars_out)
);
affine_controller__U989 op_hcompute_hw_output_stencil_2_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_2_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_2_port_controller_d)
);
op_hcompute_hw_output_stencil_2_read_start_pt__U1009 op_hcompute_hw_output_stencil_2_read_start (
    .in(op_hcompute_hw_output_stencil_2_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_2_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_2_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_2_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_2_port_controller_d[2];
assign op_hcompute_hw_output_stencil_2_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_2_port_controller_d[1];
assign op_hcompute_hw_output_stencil_2_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_2_port_controller_d[0];
op_hcompute_hw_output_stencil_2_read_start_control_vars_pt__U1010 op_hcompute_hw_output_stencil_2_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_2_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_2_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_2_write_start_pt__U1019 op_hcompute_hw_output_stencil_2_write_start (
    .in(delay_reg__U1020_out),
    .out(hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_2_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_2_write_start_control_vars_in[2] = arr__U1022_out[2];
assign op_hcompute_hw_output_stencil_2_write_start_control_vars_in[1] = arr__U1022_out[1];
assign op_hcompute_hw_output_stencil_2_write_start_control_vars_in[0] = arr__U1022_out[0];
op_hcompute_hw_output_stencil_2_write_start_control_vars_pt__U1021 op_hcompute_hw_output_stencil_2_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_2_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_2_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_3_conv_stencil_op_hcompute_hw_output_stencil_3_read [0:0];
assign op_hcompute_hw_output_stencil_3_conv_stencil_op_hcompute_hw_output_stencil_3_read[0] = conv_stencil_op_hcompute_hw_output_stencil_3_read[0];
cu_op_hcompute_hw_output_stencil_3 op_hcompute_hw_output_stencil_3 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_3_read(op_hcompute_hw_output_stencil_3_conv_stencil_op_hcompute_hw_output_stencil_3_read),
    .hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write(op_hcompute_hw_output_stencil_3_hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write)
);
op_hcompute_hw_output_stencil_3_exe_start_pt__U1049 op_hcompute_hw_output_stencil_3_exe_start (
    .in(delay_reg__U1050_out),
    .out(op_hcompute_hw_output_stencil_3_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_3_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_3_exe_start_control_vars_in[2] = arr__U1052_out[2];
assign op_hcompute_hw_output_stencil_3_exe_start_control_vars_in[1] = arr__U1052_out[1];
assign op_hcompute_hw_output_stencil_3_exe_start_control_vars_in[0] = arr__U1052_out[0];
op_hcompute_hw_output_stencil_3_exe_start_control_vars_pt__U1051 op_hcompute_hw_output_stencil_3_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_3_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_3_exe_start_control_vars_out)
);
affine_controller__U1027 op_hcompute_hw_output_stencil_3_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_3_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_3_port_controller_d)
);
op_hcompute_hw_output_stencil_3_read_start_pt__U1047 op_hcompute_hw_output_stencil_3_read_start (
    .in(op_hcompute_hw_output_stencil_3_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_3_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_3_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_3_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_3_port_controller_d[2];
assign op_hcompute_hw_output_stencil_3_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_3_port_controller_d[1];
assign op_hcompute_hw_output_stencil_3_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_3_port_controller_d[0];
op_hcompute_hw_output_stencil_3_read_start_control_vars_pt__U1048 op_hcompute_hw_output_stencil_3_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_3_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_3_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_3_write_start_pt__U1057 op_hcompute_hw_output_stencil_3_write_start (
    .in(delay_reg__U1058_out),
    .out(hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_3_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_3_write_start_control_vars_in[2] = arr__U1060_out[2];
assign op_hcompute_hw_output_stencil_3_write_start_control_vars_in[1] = arr__U1060_out[1];
assign op_hcompute_hw_output_stencil_3_write_start_control_vars_in[0] = arr__U1060_out[0];
op_hcompute_hw_output_stencil_3_write_start_control_vars_pt__U1059 op_hcompute_hw_output_stencil_3_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_3_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_3_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_4_conv_stencil_op_hcompute_hw_output_stencil_4_read [0:0];
assign op_hcompute_hw_output_stencil_4_conv_stencil_op_hcompute_hw_output_stencil_4_read[0] = conv_stencil_op_hcompute_hw_output_stencil_4_read[0];
cu_op_hcompute_hw_output_stencil_4 op_hcompute_hw_output_stencil_4 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_4_read(op_hcompute_hw_output_stencil_4_conv_stencil_op_hcompute_hw_output_stencil_4_read),
    .hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write(op_hcompute_hw_output_stencil_4_hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write)
);
op_hcompute_hw_output_stencil_4_exe_start_pt__U1087 op_hcompute_hw_output_stencil_4_exe_start (
    .in(delay_reg__U1088_out),
    .out(op_hcompute_hw_output_stencil_4_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_4_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_4_exe_start_control_vars_in[2] = arr__U1090_out[2];
assign op_hcompute_hw_output_stencil_4_exe_start_control_vars_in[1] = arr__U1090_out[1];
assign op_hcompute_hw_output_stencil_4_exe_start_control_vars_in[0] = arr__U1090_out[0];
op_hcompute_hw_output_stencil_4_exe_start_control_vars_pt__U1089 op_hcompute_hw_output_stencil_4_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_4_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_4_exe_start_control_vars_out)
);
affine_controller__U1065 op_hcompute_hw_output_stencil_4_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_4_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_4_port_controller_d)
);
op_hcompute_hw_output_stencil_4_read_start_pt__U1085 op_hcompute_hw_output_stencil_4_read_start (
    .in(op_hcompute_hw_output_stencil_4_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_4_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_4_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_4_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_4_port_controller_d[2];
assign op_hcompute_hw_output_stencil_4_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_4_port_controller_d[1];
assign op_hcompute_hw_output_stencil_4_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_4_port_controller_d[0];
op_hcompute_hw_output_stencil_4_read_start_control_vars_pt__U1086 op_hcompute_hw_output_stencil_4_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_4_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_4_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_4_write_start_pt__U1095 op_hcompute_hw_output_stencil_4_write_start (
    .in(delay_reg__U1096_out),
    .out(hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_4_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_4_write_start_control_vars_in[2] = arr__U1098_out[2];
assign op_hcompute_hw_output_stencil_4_write_start_control_vars_in[1] = arr__U1098_out[1];
assign op_hcompute_hw_output_stencil_4_write_start_control_vars_in[0] = arr__U1098_out[0];
op_hcompute_hw_output_stencil_4_write_start_control_vars_pt__U1097 op_hcompute_hw_output_stencil_4_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_4_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_4_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_5_conv_stencil_op_hcompute_hw_output_stencil_5_read [0:0];
assign op_hcompute_hw_output_stencil_5_conv_stencil_op_hcompute_hw_output_stencil_5_read[0] = conv_stencil_op_hcompute_hw_output_stencil_5_read[0];
cu_op_hcompute_hw_output_stencil_5 op_hcompute_hw_output_stencil_5 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_5_read(op_hcompute_hw_output_stencil_5_conv_stencil_op_hcompute_hw_output_stencil_5_read),
    .hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write(op_hcompute_hw_output_stencil_5_hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write)
);
op_hcompute_hw_output_stencil_5_exe_start_pt__U1125 op_hcompute_hw_output_stencil_5_exe_start (
    .in(delay_reg__U1126_out),
    .out(op_hcompute_hw_output_stencil_5_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_5_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_5_exe_start_control_vars_in[2] = arr__U1128_out[2];
assign op_hcompute_hw_output_stencil_5_exe_start_control_vars_in[1] = arr__U1128_out[1];
assign op_hcompute_hw_output_stencil_5_exe_start_control_vars_in[0] = arr__U1128_out[0];
op_hcompute_hw_output_stencil_5_exe_start_control_vars_pt__U1127 op_hcompute_hw_output_stencil_5_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_5_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_5_exe_start_control_vars_out)
);
affine_controller__U1103 op_hcompute_hw_output_stencil_5_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_5_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_5_port_controller_d)
);
op_hcompute_hw_output_stencil_5_read_start_pt__U1123 op_hcompute_hw_output_stencil_5_read_start (
    .in(op_hcompute_hw_output_stencil_5_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_5_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_5_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_5_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_5_port_controller_d[2];
assign op_hcompute_hw_output_stencil_5_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_5_port_controller_d[1];
assign op_hcompute_hw_output_stencil_5_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_5_port_controller_d[0];
op_hcompute_hw_output_stencil_5_read_start_control_vars_pt__U1124 op_hcompute_hw_output_stencil_5_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_5_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_5_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_5_write_start_pt__U1133 op_hcompute_hw_output_stencil_5_write_start (
    .in(delay_reg__U1134_out),
    .out(hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_5_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_5_write_start_control_vars_in[2] = arr__U1136_out[2];
assign op_hcompute_hw_output_stencil_5_write_start_control_vars_in[1] = arr__U1136_out[1];
assign op_hcompute_hw_output_stencil_5_write_start_control_vars_in[0] = arr__U1136_out[0];
op_hcompute_hw_output_stencil_5_write_start_control_vars_pt__U1135 op_hcompute_hw_output_stencil_5_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_5_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_5_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_6_conv_stencil_op_hcompute_hw_output_stencil_6_read [0:0];
assign op_hcompute_hw_output_stencil_6_conv_stencil_op_hcompute_hw_output_stencil_6_read[0] = conv_stencil_op_hcompute_hw_output_stencil_6_read[0];
cu_op_hcompute_hw_output_stencil_6 op_hcompute_hw_output_stencil_6 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_6_read(op_hcompute_hw_output_stencil_6_conv_stencil_op_hcompute_hw_output_stencil_6_read),
    .hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write(op_hcompute_hw_output_stencil_6_hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write)
);
op_hcompute_hw_output_stencil_6_exe_start_pt__U1163 op_hcompute_hw_output_stencil_6_exe_start (
    .in(delay_reg__U1164_out),
    .out(op_hcompute_hw_output_stencil_6_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_6_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_6_exe_start_control_vars_in[2] = arr__U1166_out[2];
assign op_hcompute_hw_output_stencil_6_exe_start_control_vars_in[1] = arr__U1166_out[1];
assign op_hcompute_hw_output_stencil_6_exe_start_control_vars_in[0] = arr__U1166_out[0];
op_hcompute_hw_output_stencil_6_exe_start_control_vars_pt__U1165 op_hcompute_hw_output_stencil_6_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_6_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_6_exe_start_control_vars_out)
);
affine_controller__U1141 op_hcompute_hw_output_stencil_6_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_6_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_6_port_controller_d)
);
op_hcompute_hw_output_stencil_6_read_start_pt__U1161 op_hcompute_hw_output_stencil_6_read_start (
    .in(op_hcompute_hw_output_stencil_6_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_6_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_6_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_6_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_6_port_controller_d[2];
assign op_hcompute_hw_output_stencil_6_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_6_port_controller_d[1];
assign op_hcompute_hw_output_stencil_6_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_6_port_controller_d[0];
op_hcompute_hw_output_stencil_6_read_start_control_vars_pt__U1162 op_hcompute_hw_output_stencil_6_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_6_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_6_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_6_write_start_pt__U1171 op_hcompute_hw_output_stencil_6_write_start (
    .in(delay_reg__U1172_out),
    .out(hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_6_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_6_write_start_control_vars_in[2] = arr__U1174_out[2];
assign op_hcompute_hw_output_stencil_6_write_start_control_vars_in[1] = arr__U1174_out[1];
assign op_hcompute_hw_output_stencil_6_write_start_control_vars_in[0] = arr__U1174_out[0];
op_hcompute_hw_output_stencil_6_write_start_control_vars_pt__U1173 op_hcompute_hw_output_stencil_6_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_6_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_6_write_start_control_vars_out)
);
wire [15:0] op_hcompute_hw_output_stencil_7_conv_stencil_op_hcompute_hw_output_stencil_7_read [0:0];
assign op_hcompute_hw_output_stencil_7_conv_stencil_op_hcompute_hw_output_stencil_7_read[0] = conv_stencil_op_hcompute_hw_output_stencil_7_read[0];
cu_op_hcompute_hw_output_stencil_7 op_hcompute_hw_output_stencil_7 (
    .clk(clk),
    .conv_stencil_op_hcompute_hw_output_stencil_7_read(op_hcompute_hw_output_stencil_7_conv_stencil_op_hcompute_hw_output_stencil_7_read),
    .hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write(op_hcompute_hw_output_stencil_7_hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write)
);
op_hcompute_hw_output_stencil_7_exe_start_pt__U1201 op_hcompute_hw_output_stencil_7_exe_start (
    .in(delay_reg__U1202_out),
    .out(op_hcompute_hw_output_stencil_7_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_7_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_7_exe_start_control_vars_in[2] = arr__U1204_out[2];
assign op_hcompute_hw_output_stencil_7_exe_start_control_vars_in[1] = arr__U1204_out[1];
assign op_hcompute_hw_output_stencil_7_exe_start_control_vars_in[0] = arr__U1204_out[0];
op_hcompute_hw_output_stencil_7_exe_start_control_vars_pt__U1203 op_hcompute_hw_output_stencil_7_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_7_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_7_exe_start_control_vars_out)
);
affine_controller__U1179 op_hcompute_hw_output_stencil_7_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_7_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_7_port_controller_d)
);
op_hcompute_hw_output_stencil_7_read_start_pt__U1199 op_hcompute_hw_output_stencil_7_read_start (
    .in(op_hcompute_hw_output_stencil_7_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_7_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_7_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_7_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_7_port_controller_d[2];
assign op_hcompute_hw_output_stencil_7_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_7_port_controller_d[1];
assign op_hcompute_hw_output_stencil_7_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_7_port_controller_d[0];
op_hcompute_hw_output_stencil_7_read_start_control_vars_pt__U1200 op_hcompute_hw_output_stencil_7_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_7_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_7_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_7_write_start_pt__U1209 op_hcompute_hw_output_stencil_7_write_start (
    .in(delay_reg__U1210_out),
    .out(hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_7_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_7_write_start_control_vars_in[2] = arr__U1212_out[2];
assign op_hcompute_hw_output_stencil_7_write_start_control_vars_in[1] = arr__U1212_out[1];
assign op_hcompute_hw_output_stencil_7_write_start_control_vars_in[0] = arr__U1212_out[0];
op_hcompute_hw_output_stencil_7_write_start_control_vars_pt__U1211 op_hcompute_hw_output_stencil_7_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_7_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_7_write_start_control_vars_out)
);
op_hcompute_hw_output_stencil_exe_start_pt__U935 op_hcompute_hw_output_stencil_exe_start (
    .in(delay_reg__U936_out),
    .out(op_hcompute_hw_output_stencil_exe_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[2] = arr__U938_out[2];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[1] = arr__U938_out[1];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[0] = arr__U938_out[0];
op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U937 op_hcompute_hw_output_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_exe_start_control_vars_out)
);
affine_controller__U913 op_hcompute_hw_output_stencil_port_controller (
    .clk(clk),
    .valid(op_hcompute_hw_output_stencil_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_port_controller_d)
);
op_hcompute_hw_output_stencil_read_start_pt__U933 op_hcompute_hw_output_stencil_read_start (
    .in(op_hcompute_hw_output_stencil_port_controller_valid),
    .out(op_hcompute_hw_output_stencil_read_start_out)
);
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
op_hcompute_hw_output_stencil_read_start_control_vars_pt__U934 op_hcompute_hw_output_stencil_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_read_start_control_vars_out)
);
op_hcompute_hw_output_stencil_write_start_pt__U943 op_hcompute_hw_output_stencil_write_start (
    .in(delay_reg__U944_out),
    .out(hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid)
);
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_in [2:0];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[2] = arr__U946_out[2];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[1] = arr__U946_out[1];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[0] = arr__U946_out[0];
op_hcompute_hw_output_stencil_write_start_control_vars_pt__U945 op_hcompute_hw_output_stencil_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_write_start_control_vars_out)
);
assign hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write[0] = op_hcompute_hw_output_stencil_2_hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write[0];
assign hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write[0] = op_hcompute_hw_output_stencil_3_hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write[0];
assign hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write[0] = op_hcompute_hw_output_stencil_4_hw_output_stencil_clkwrk_12_op_hcompute_hw_output_stencil_4_write[0];
assign hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write[0] = op_hcompute_hw_output_stencil_5_hw_output_stencil_clkwrk_13_op_hcompute_hw_output_stencil_5_write[0];
assign hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write[0] = op_hcompute_hw_output_stencil_6_hw_output_stencil_clkwrk_14_op_hcompute_hw_output_stencil_6_write[0];
assign hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write[0] = op_hcompute_hw_output_stencil_7_hw_output_stencil_clkwrk_15_op_hcompute_hw_output_stencil_7_write[0];
assign hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write[0] = op_hcompute_hw_output_stencil_hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write[0];
assign hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write[0] = op_hcompute_hw_output_stencil_1_hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write[0];
endmodule

