{
	"version": "1.0",
	"modules": {
		"dds": {
			"proto_instances": {
				"/dds_compiler_0/S_AXIS_PHASE": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"TDATA": { "actual": "s_axis_phase_tdata"},
						"TVALID": { "actual": "s_axis_phase_tvalid"}
					}
				},
				"/dds_compiler_1/M_AXIS_PHASE": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"TDATA": { "actual": "m_axis_phase_tdata"},
						"TVALID": { "actual": "m_axis_phase_tvalid"}
					}
				}
			}
		}
	}
}
