Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3keyboardtest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3keyboardtest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3keyboardtest"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3keyboardtest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" into library work
Parsing module <clplcd>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\remote_sources\_\_\peripherals\keyboard.v" into library work
Parsing module <keyboard>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\remote_sources\_\_\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\ns3keyboardtest.v" into library work
Parsing module <ns3keyboardtest>.
Parsing module <genlcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3keyboardtest>.

Elaborating module <keyboard>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\remote_sources\_\_\peripherals\keyboard.v" Line 12: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <clplcd>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v" Line 34: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\ns3keyboardtest.v" Line 32: Assignment to lcdcmd ignored, since the identifier is never used

Elaborating module <genlcd>.

Elaborating module <pbdebounce>.

Elaborating module <clock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3keyboardtest>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\ns3keyboardtest.v".
INFO:Xst:3210 - "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\ns3keyboardtest.v" line 30: Output port <lcdcmd> of the instance <M1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ns3keyboardtest> synthesized.

Synthesizing Unit <keyboard>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\remote_sources\_\_\peripherals\keyboard.v".
    Found 1-bit register for signal <dav>.
    Found 1-bit register for signal <parity>.
    Found 1-bit register for signal <kbddata<7>>.
    Found 1-bit register for signal <kbddata<6>>.
    Found 1-bit register for signal <kbddata<5>>.
    Found 1-bit register for signal <kbddata<4>>.
    Found 1-bit register for signal <kbddata<3>>.
    Found 1-bit register for signal <kbddata<2>>.
    Found 1-bit register for signal <kbddata<1>>.
    Found 1-bit register for signal <kbddata<0>>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_2_o_add_1_OUT> created at line 12.
    Found 16x1-bit Read Only RAM for signal <count[3]_GND_2_o_Mux_3_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <keyboard> synthesized.

Synthesizing Unit <clplcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clplcd.v".
    Found 24-bit register for signal <lcdcount>.
    Found 1-bit register for signal <lcdreset>.
    Found 1-bit register for signal <lcdclear>.
    Found 1-bit register for signal <lcdhome>.
    Found 1-bit register for signal <lcdaddr>.
    Found 1-bit register for signal <lcddata>.
    Found 1-bit register for signal <lcdcmd>.
    Found 1-bit register for signal <rslcd>.
    Found 1-bit register for signal <rwlcd>.
    Found 1-bit register for signal <elcd>.
    Found 8-bit register for signal <lcdd>.
    Found 4-bit register for signal <lcdstate>.
    Found 24-bit adder for signal <lcdcount[23]_GND_3_o_add_2_OUT> created at line 34.
    Found 24-bit 4-to-1 multiplexer for signal <_n0416> created at line 125.
    Found 4-bit 4-to-1 multiplexer for signal <_n0426> created at line 125.
    Found 24-bit 4-to-1 multiplexer for signal <_n0436> created at line 164.
    Found 4-bit 4-to-1 multiplexer for signal <_n0446> created at line 164.
    Found 24-bit 4-to-1 multiplexer for signal <_n0458> created at line 242.
    Found 24-bit 4-to-1 multiplexer for signal <_n0468> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0478> created at line 203.
    Found 4-bit 4-to-1 multiplexer for signal <_n0488> created at line 242.
    Found 24-bit 4-to-1 multiplexer for signal <_n0499> created at line 282.
    Found 4-bit 4-to-1 multiplexer for signal <_n0509> created at line 282.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred 201 Multiplexer(s).
Unit <clplcd> synthesized.

Synthesizing Unit <genlcd>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\ns3keyboardtest.v".
WARNING:Xst:647 - Input <lcdhome> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <cmdlcd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <resetlcd>.
    Found 1-bit register for signal <clearlcd>.
    Found 1-bit register for signal <homelcd>.
    Found 1-bit register for signal <datalcd>.
    Found 5-bit register for signal <gstate>.
    Found 8-bit register for signal <lcddatin>.
    Found 1-bit register for signal <initlcd>.
    Found 1-bit register for signal <addrlcd>.
    Found 1-bit register for signal <chkparity>.
    Found finite state machine <FSM_0> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | depdb (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <n0084[6:0]> created at line 156.
    Found 4-bit comparator lessequal for signal <n0020> created at line 153
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <genlcd> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 3-bit register for signal <pbshift<2:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\keyboardtest\ns3keyboardtest\remote_sources\_\_\peripherals\clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_6_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 35
 1-bit register                                        : 28
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 208
 1-bit 2-to-1 multiplexer                              : 21
 24-bit 2-to-1 multiplexer                             : 42
 24-bit 4-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 101
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <rwlcd> (without init value) has a constant value of 0 in block <M1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <M2>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <keyboard>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_count[3]_GND_2_o_Mux_3_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[3]_GND_2_o_add_1_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <keyboard> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 2
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 208
 1-bit 2-to-1 multiplexer                              : 21
 24-bit 2-to-1 multiplexer                             : 42
 24-bit 4-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 34
 4-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 101
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rwlcd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <homelcd> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M2/FSM_0> on signal <gstate[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00011
 00011 | 00010
 00100 | 00110
 00101 | 00111
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 01101 | 01011
 01110 | 01001
 01111 | 01000
 10000 | 11000
 10001 | 11001
 10010 | 11011
 10011 | 11010
 10100 | 11110
 10101 | 11111
 10110 | 11101
 10111 | 11100
 11000 | 10100
 11001 | 10101
 11010 | 10111
-------------------
WARNING:Xst:1710 - FF/Latch <lcdcmd> (without init value) has a constant value of 0 in block <clplcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcddatin_7> (without init value) has a constant value of 0 in block <genlcd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcddatin_4> in Unit <genlcd> is equivalent to the following FF/Latch, which will be removed : <lcddatin_5> 

Optimizing unit <ns3keyboardtest> ...

Optimizing unit <clplcd> ...

Optimizing unit <genlcd> ...

Optimizing unit <keyboard> ...
WARNING:Xst:2677 - Node <M1/lcdhome> of sequential type is unconnected in block <ns3keyboardtest>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <M1/lcdd_5> in Unit <ns3keyboardtest> is equivalent to the following FF/Latch, which will be removed : <M1/lcdd_4> 
Found area constraint ratio of 100 (+ 5) on block ns3keyboardtest, actual ratio is 3.
FlipFlop M2/initlcd has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3keyboardtest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 514
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 84
#      LUT2                        : 38
#      LUT3                        : 12
#      LUT4                        : 25
#      LUT5                        : 24
#      LUT6                        : 139
#      MUXCY                       : 91
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 111
#      FD                          : 35
#      FD_1                        : 1
#      FDE                         : 18
#      FDE_1                       : 9
#      FDR                         : 42
#      FDRE                        : 3
#      FDS                         : 3
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             111  out of  18224     0%  
 Number of Slice LUTs:                  333  out of   9112     3%  
    Number used as Logic:               333  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    344
   Number with an unused Flip Flop:     233  out of    344    67%  
   Number with an unused LUT:            11  out of    344     3%  
   Number of fully used LUT-FF pairs:   100  out of    344    29%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 92    |
M4/clk                             | NONE(M3/pbshift_2)     | 4     |
M0/dav                             | NONE(M2/chkparity)     | 1     |
JA3                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.589ns (Maximum Frequency: 86.287MHz)
   Minimum input arrival time before clock: 3.087ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.589ns (frequency: 86.287MHz)
  Total number of paths / destination ports: 1506872 / 147
-------------------------------------------------------------------------
Delay:               11.589ns (Levels of Logic = 30)
  Source:            M1/lcdcount_0 (FF)
  Destination:       M1/lcdstate_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M1/lcdcount_0 to M1/lcdstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  M1/lcdcount_0 (M1/lcdcount_0)
     INV:I->O              1   0.206   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_lut<0>_INV_0 (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<0> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<1> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<2> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<3> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<4> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<5> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<6> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<8> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<9> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<10> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<12> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<13> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<14> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<16> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<17> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<18> (M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_cy<18>)
     XORCY:CI->O           4   0.180   0.788  M1/Madd_lcdcount[23]_GND_3_o_add_2_OUT_xor<19> (M1/lcdcount[23]_GND_3_o_add_2_OUT<19>)
     LUT6:I4->O            7   0.203   1.002  M1/_n1916<0>115_SW1 (N107)
     LUT6:I3->O           20   0.205   1.093  M1/_n1916<0>115 (M1/_n1916<0>11)
     LUT6:I5->O            1   0.205   0.580  M1/Mmux__n03421105_SW0 (N39)
     LUT6:I5->O           15   0.205   0.982  M1/Mmux__n03421105 (M1/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>)
     LUT6:I5->O            8   0.205   1.031  M1/Mmux__n038613 (M1/_n0386<20>)
     LUT5:I2->O            1   0.205   0.684  M1/Mmux__n03581103_SW0 (N105)
     LUT6:I4->O           15   0.203   0.982  M1/Mmux__n03581103 (M1/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>)
     LUT5:I4->O            1   0.205   0.580  M1/Mmux__n0354110_SW1 (N42)
     LUT6:I5->O            1   0.205   0.000  M1/Mmux__n0354110 (M1/lcdstate[3]_lcdstate[3]_mux_131_OUT<0>)
     FD:D                      0.102          M1/lcdstate_0
    ----------------------------------------
    Total                     11.589ns (3.290ns logic, 8.299ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/clk'
  Clock period: 2.540ns (frequency: 393.685MHz)
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Delay:               2.540ns (Levels of Logic = 1)
  Source:            M3/pbshift_1 (FF)
  Destination:       M3/pbreg (FF)
  Source Clock:      M4/clk rising
  Destination Clock: M4/clk rising

  Data Path: M3/pbshift_1 to M3/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  M3/pbshift_1 (M3/pbshift_1)
     LUT4:I1->O            1   0.205   0.579  M3/_n00181 (M3/_n0018)
     FDR:R                     0.430          M3/pbreg
    ----------------------------------------
    Total                      2.540ns (1.082ns logic, 1.458ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'JA3'
  Clock period: 2.982ns (frequency: 335.334MHz)
  Total number of paths / destination ports: 66 / 18
-------------------------------------------------------------------------
Delay:               2.982ns (Levels of Logic = 1)
  Source:            M0/count_0 (FF)
  Destination:       M0/count_3 (FF)
  Source Clock:      JA3 falling
  Destination Clock: JA3 falling

  Data Path: M0/count_0 to M0/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.447   1.186  M0/count_0 (M0/count_0)
     LUT4:I1->O            5   0.205   0.714  M0/Mram_count[3]_GND_2_o_Mux_3_o21 (M0/Mram_count[3]_GND_2_o_Mux_3_o)
     FDR:R                     0.430          M0/count_0
    ----------------------------------------
    Total                      2.982ns (1.082ns logic, 1.900ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M4/clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.087ns (Levels of Logic = 2)
  Source:            BTND (PAD)
  Destination:       M3/pbreg (FF)
  Destination Clock: M4/clk rising

  Data Path: BTND to M3/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  BTND_IBUF (BTND_IBUF)
     LUT4:I3->O            1   0.205   0.579  M3/_n00181 (M3/_n0018)
     FDR:R                     0.430          M3/pbreg
    ----------------------------------------
    Total                      3.087ns (1.857ns logic, 1.230ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'JA3'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.153ns (Levels of Logic = 1)
  Source:            JA1 (PAD)
  Destination:       M0/kbddata_1 (FF)
  Destination Clock: JA3 falling

  Data Path: JA1 to M0/kbddata_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  JA1_IBUF (JA1_IBUF)
     FDE_1:D                   0.102          M0/parity
    ----------------------------------------
    Total                      2.153ns (1.324ns logic, 0.829ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            M1/lcdd_5 (FF)
  Destination:       JC7 (PAD)
  Source Clock:      CLK rising

  Data Path: M1/lcdd_5 to JC7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  M1/lcdd_5 (M1/lcdd_5)
     OBUF:I->O                 2.571          JC7_OBUF (JC7)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.589|         |         |         |
JA3            |         |    2.769|         |         |
M0/dav         |    2.481|         |         |         |
M4/clk         |    2.989|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock JA3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
JA3            |         |         |    2.982|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M0/dav
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
JA3            |         |    2.557|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/clk         |    2.540|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.24 secs
 
--> 

Total memory usage is 191212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    5 (   0 filtered)

