<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p183" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_183{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_183{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_183{left:777px;bottom:1141px;letter-spacing:-0.15px;}
#t4_183{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t5_183{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_183{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t7_183{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_183{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t9_183{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_183{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_183{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_183{left:70px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_183{left:70px;bottom:904px;}
#te_183{left:96px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tf_183{left:262px;bottom:907px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_183{left:70px;bottom:881px;}
#th_183{left:96px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_183{left:239px;bottom:885px;letter-spacing:-0.22px;word-spacing:-0.45px;}
#tj_183{left:70px;bottom:858px;}
#tk_183{left:96px;bottom:862px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tl_183{left:214px;bottom:862px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tm_183{left:70px;bottom:835px;}
#tn_183{left:96px;bottom:839px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#to_183{left:203px;bottom:839px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#tp_183{left:70px;bottom:814px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tq_183{left:70px;bottom:788px;}
#tr_183{left:96px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_183{left:262px;bottom:791px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tt_183{left:70px;bottom:765px;}
#tu_183{left:96px;bottom:768px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_183{left:239px;bottom:768px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tw_183{left:70px;bottom:742px;}
#tx_183{left:96px;bottom:745px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#ty_183{left:214px;bottom:745px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_183{left:70px;bottom:719px;}
#t10_183{left:96px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t11_183{left:203px;bottom:723px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t12_183{left:70px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_183{left:70px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_183{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_183{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t16_183{left:70px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_183{left:70px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t18_183{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_183{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_183{left:70px;bottom:523px;letter-spacing:-0.08px;}
#t1b_183{left:156px;bottom:523px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_183{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t1d_183{left:70px;bottom:482px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t1e_183{left:70px;bottom:465px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t1f_183{left:70px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1g_183{left:70px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1h_183{left:70px;bottom:415px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1i_183{left:70px;bottom:390px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_183{left:70px;bottom:364px;}
#t1k_183{left:96px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1l_183{left:262px;bottom:367px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1m_183{left:70px;bottom:341px;}
#t1n_183{left:96px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1o_183{left:239px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_183{left:70px;bottom:318px;}
#t1q_183{left:96px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1r_183{left:239px;bottom:322px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#t1s_183{left:70px;bottom:295px;}
#t1t_183{left:96px;bottom:299px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t1u_183{left:214px;bottom:299px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1v_183{left:70px;bottom:272px;}
#t1w_183{left:96px;bottom:276px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t1x_183{left:203px;bottom:276px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1y_183{left:70px;bottom:249px;}
#t1z_183{left:96px;bottom:253px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t20_183{left:239px;bottom:253px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t21_183{left:70px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t22_183{left:70px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t23_183{left:70px;bottom:185px;}
#t24_183{left:96px;bottom:189px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t25_183{left:262px;bottom:189px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t26_183{left:70px;bottom:162px;}
#t27_183{left:96px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t28_183{left:239px;bottom:166px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t29_183{left:70px;bottom:139px;}
#t2a_183{left:96px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2b_183{left:239px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t2c_183{left:70px;bottom:116px;}
#t2d_183{left:96px;bottom:120px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t2e_183{left:214px;bottom:120px;letter-spacing:-0.17px;word-spacing:-0.43px;}

.s1_183{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_183{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_183{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_183{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_183{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_183{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts183" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg183Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg183" style="-webkit-user-select: none;"><object width="935" height="1210" data="183/183.svg" type="image/svg+xml" id="pdf183" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_183" class="t s1_183">Vol. 3A </span><span id="t2_183" class="t s1_183">5-21 </span>
<span id="t3_183" class="t s2_183">PROTECTION </span>
<span id="t4_183" class="t s3_183">SYSENTER is intended for use by user code running at privilege level 3 to access operating system or executive </span>
<span id="t5_183" class="t s3_183">procedures running at privilege level 0. SYSEXIT is intended for use by privilege level 0 operating system or exec- </span>
<span id="t6_183" class="t s3_183">utive procedures for fast returns to privilege level 3 user code. SYSENTER can be executed from privilege levels 3, </span>
<span id="t7_183" class="t s3_183">2, 1, or 0; SYSEXIT can only be executed from privilege level 0. </span>
<span id="t8_183" class="t s3_183">The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. </span>
<span id="t9_183" class="t s3_183">This is because SYSENTER does not save any state information for use by SYSEXIT on a return. </span>
<span id="ta_183" class="t s3_183">The target instruction and stack pointer for these instructions are not specified through instruction operands. </span>
<span id="tb_183" class="t s3_183">Instead, they are specified through parameters entered in MSRs and general-purpose registers. </span>
<span id="tc_183" class="t s3_183">For SYSENTER, target fields are generated using the following sources: </span>
<span id="td_183" class="t s4_183">• </span><span id="te_183" class="t s5_183">Target code segment </span><span id="tf_183" class="t s3_183">— Reads this from IA32_SYSENTER_CS. </span>
<span id="tg_183" class="t s4_183">• </span><span id="th_183" class="t s5_183">Target instruction </span><span id="ti_183" class="t s3_183">— Reads this from IA32_SYSENTER_EIP. </span>
<span id="tj_183" class="t s4_183">• </span><span id="tk_183" class="t s5_183">Stack segment </span><span id="tl_183" class="t s3_183">— Computed by adding 8 to the value in IA32_SYSENTER_CS. </span>
<span id="tm_183" class="t s4_183">• </span><span id="tn_183" class="t s5_183">Stack pointer </span><span id="to_183" class="t s3_183">— Reads this from the IA32_SYSENTER_ESP. </span>
<span id="tp_183" class="t s3_183">For SYSEXIT, target fields are generated using the following sources: </span>
<span id="tq_183" class="t s4_183">• </span><span id="tr_183" class="t s5_183">Target code segment </span><span id="ts_183" class="t s3_183">— Computed by adding 16 to the value in the IA32_SYSENTER_CS. </span>
<span id="tt_183" class="t s4_183">• </span><span id="tu_183" class="t s5_183">Target instruction </span><span id="tv_183" class="t s3_183">— Reads this from EDX. </span>
<span id="tw_183" class="t s4_183">• </span><span id="tx_183" class="t s5_183">Stack segment </span><span id="ty_183" class="t s3_183">— Computed by adding 24 to the value in IA32_SYSENTER_CS. </span>
<span id="tz_183" class="t s4_183">• </span><span id="t10_183" class="t s5_183">Stack pointer </span><span id="t11_183" class="t s3_183">— Reads this from ECX. </span>
<span id="t12_183" class="t s3_183">The SYSENTER and SYSEXIT instructions perform “fast” calls and returns because they force the processor into a </span>
<span id="t13_183" class="t s3_183">predefined privilege level 0 state when SYSENTER is executed and into a predefined privilege level 3 state when </span>
<span id="t14_183" class="t s3_183">SYSEXIT is executed. By forcing predefined and consistent processor states, the number of privilege checks ordi- </span>
<span id="t15_183" class="t s3_183">narily required to perform a far call to another privilege levels are greatly reduced. Also, by predefining the target </span>
<span id="t16_183" class="t s3_183">context state in MSRs and general-purpose registers eliminates all memory accesses except when fetching the </span>
<span id="t17_183" class="t s3_183">target code. </span>
<span id="t18_183" class="t s3_183">Any additional state that needs to be saved to allow a return to the calling procedure must be saved explicitly by </span>
<span id="t19_183" class="t s3_183">the calling procedure or be predefined through programming conventions. </span>
<span id="t1a_183" class="t s6_183">5.8.7.1 </span><span id="t1b_183" class="t s6_183">SYSENTER and SYSEXIT Instructions in IA-32e Mode </span>
<span id="t1c_183" class="t s3_183">For Intel 64 processors, the SYSENTER and SYSEXIT instructions are enhanced to allow fast system calls from user </span>
<span id="t1d_183" class="t s3_183">code running at privilege level 3 (in compatibility mode or 64-bit mode) to 64-bit executive procedures running at </span>
<span id="t1e_183" class="t s3_183">privilege level 0. IA32_SYSENTER_EIP MSR and IA32_SYSENTER_ESP MSR are expanded to hold 64-bit addresses. </span>
<span id="t1f_183" class="t s3_183">If IA-32e mode is inactive, only the lower 32-bit addresses stored in these MSRs are used. The WRMSR instruction </span>
<span id="t1g_183" class="t s3_183">ensures that the addresses stored in these MSRs are canonical. Note that, in 64-bit mode, IA32_SYSENTER_CS </span>
<span id="t1h_183" class="t s3_183">must not contain a NULL selector. </span>
<span id="t1i_183" class="t s3_183">When SYSENTER transfers control, the following fields are generated and bits set: </span>
<span id="t1j_183" class="t s4_183">• </span><span id="t1k_183" class="t s5_183">Target code segment </span><span id="t1l_183" class="t s3_183">— Reads non-NULL selector from IA32_SYSENTER_CS. </span>
<span id="t1m_183" class="t s4_183">• </span><span id="t1n_183" class="t s5_183">New CS attributes </span><span id="t1o_183" class="t s3_183">— CS base = 0, CS limit = FFFFFFFFH. </span>
<span id="t1p_183" class="t s4_183">• </span><span id="t1q_183" class="t s5_183">Target instruction </span><span id="t1r_183" class="t s3_183">— Reads 64-bit canonical address from IA32_SYSENTER_EIP. </span>
<span id="t1s_183" class="t s4_183">• </span><span id="t1t_183" class="t s5_183">Stack segment </span><span id="t1u_183" class="t s3_183">— Computed by adding 8 to the value from IA32_SYSENTER_CS. </span>
<span id="t1v_183" class="t s4_183">• </span><span id="t1w_183" class="t s5_183">Stack pointer </span><span id="t1x_183" class="t s3_183">— Reads 64-bit canonical address from IA32_SYSENTER_ESP. </span>
<span id="t1y_183" class="t s4_183">• </span><span id="t1z_183" class="t s5_183">New SS attributes </span><span id="t20_183" class="t s3_183">— SS base = 0, SS limit = FFFFFFFFH. </span>
<span id="t21_183" class="t s3_183">When the SYSEXIT instruction transfers control to 64-bit mode user code using REX.W, the following fields are </span>
<span id="t22_183" class="t s3_183">generated and bits set: </span>
<span id="t23_183" class="t s4_183">• </span><span id="t24_183" class="t s5_183">Target code segment </span><span id="t25_183" class="t s3_183">— Computed by adding 32 to the value in IA32_SYSENTER_CS. </span>
<span id="t26_183" class="t s4_183">• </span><span id="t27_183" class="t s5_183">New CS attributes </span><span id="t28_183" class="t s3_183">— L-bit = 1 (go to 64-bit mode). </span>
<span id="t29_183" class="t s4_183">• </span><span id="t2a_183" class="t s5_183">Target instruction </span><span id="t2b_183" class="t s3_183">— Reads 64-bit canonical address in RDX. </span>
<span id="t2c_183" class="t s4_183">• </span><span id="t2d_183" class="t s5_183">Stack segment </span><span id="t2e_183" class="t s3_183">— Computed by adding 40 to the value of IA32_SYSENTER_CS. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
