@W: MT529 :"c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\banco_registro\banco_registros.vhd":19:8:19:10|Found inferred clock BancoRegistro|WE which controls 16 sequential elements including mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
