<stg><name>Self_attention_Pipeline_l_update_i7_l_j7</name>


<trans_list>

<trans id="198" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v345, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %indvar_flatten32

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %j7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc51.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc51.i:0 %indvar_flatten32_load = load i8 %indvar_flatten32

]]></Node>
<StgValue><ssdm name="indvar_flatten32_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc51.i:1 %icmp_ln138 = icmp_eq  i8 %indvar_flatten32_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc51.i:2 %add_ln138_1 = add i8 %indvar_flatten32_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc51.i:3 %br_ln138 = br i1 %icmp_ln138, void %for.inc54.i, void %for.inc.i29.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc54.i:0 %j7_load = load i4 %j7

]]></Node>
<StgValue><ssdm name="j7_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc54.i:1 %i7_load = load i4 %i7

]]></Node>
<StgValue><ssdm name="i7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54.i:2 %add_ln138 = add i4 %i7_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54.i:5 %icmp_ln139 = icmp_eq  i4 %j7_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc54.i:6 %select_ln138 = select i1 %icmp_ln139, i4 0, i4 %j7_load

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc54.i:7 %select_ln138_1 = select i1 %icmp_ln139, i4 %add_ln138, i4 %i7_load

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="4">
<![CDATA[
for.inc54.i:8 %trunc_ln138 = trunc i4 %select_ln138_1

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc54.i:15 %p_cast17_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln138_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast17_mid2_v"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc54.i:62 %switch_ln147 = switch i2 %trunc_ln138, void %arrayidx502.i72.case.3, i2 0, void %arrayidx502.i72.case.0, i2 1, void %arrayidx502.i72.case.1, i2 2, void %arrayidx502.i72.case.2

]]></Node>
<StgValue><ssdm name="switch_ln147"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx502.i72.exit:0 %add_ln139 = add i4 %select_ln138, i4 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx502.i72.exit:1 %store_ln139 = store i8 %add_ln138_1, i8 %indvar_flatten32

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx502.i72.exit:2 %store_ln139 = store i4 %select_ln138_1, i4 %i7

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx502.i72.exit:3 %store_ln139 = store i4 %add_ln139, i4 %j7

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx502.i72.exit:4 %br_ln139 = br void %for.inc51.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
for.inc54.i:9 %zext_ln138 = zext i4 %select_ln138_1

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:10 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
for.inc54.i:11 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc54.i:16 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast17_mid2_v, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc54.i:17 %tmp_23 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast17_mid2_v, i2 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="4">
<![CDATA[
for.inc54.i:18 %zext_ln141 = zext i4 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54.i:19 %sub_ln141 = sub i6 %tmp_s, i6 %zext_ln141

]]></Node>
<StgValue><ssdm name="sub_ln141"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="4">
<![CDATA[
for.inc54.i:20 %zext_ln141_1 = zext i4 %select_ln138

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54.i:21 %add_ln141 = add i6 %sub_ln141, i6 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
for.inc54.i:22 %zext_ln141_2 = zext i6 %add_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:23 %v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v123_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:24 %v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v123_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:25 %v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v123_2_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:26 %v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v123_3_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:27 %v124_addr = getelementptr i8 %v124, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v124_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:28 %v124_1_addr = getelementptr i8 %v124_1, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v124_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:29 %v124_2_addr = getelementptr i8 %v124_2, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v124_2_addr"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:30 %v124_3_addr = getelementptr i8 %v124_3, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="v124_3_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:33 %v123_load = load i6 %v123_addr

]]></Node>
<StgValue><ssdm name="v123_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:34 %v123_1_load = load i6 %v123_1_addr

]]></Node>
<StgValue><ssdm name="v123_1_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:35 %v123_2_load = load i6 %v123_2_addr

]]></Node>
<StgValue><ssdm name="v123_2_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:36 %v123_3_load = load i6 %v123_3_addr

]]></Node>
<StgValue><ssdm name="v123_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
for.inc54.i:11 %inp_sumRow_load = load i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:33 %v123_load = load i6 %v123_addr

]]></Node>
<StgValue><ssdm name="v123_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:34 %v123_1_load = load i6 %v123_1_addr

]]></Node>
<StgValue><ssdm name="v123_1_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:35 %v123_2_load = load i6 %v123_2_addr

]]></Node>
<StgValue><ssdm name="v123_2_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
for.inc54.i:36 %v123_3_load = load i6 %v123_3_addr

]]></Node>
<StgValue><ssdm name="v123_3_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc54.i:37 %v76 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v123_load, i32 %v123_1_load, i32 %v123_2_load, i32 %v123_3_load, i2 %trunc_ln138

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="83" st_id="4" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="84" st_id="5" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="85" st_id="6" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="86" st_id="7" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="87" st_id="8" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="88" st_id="9" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="89" st_id="10" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="90" st_id="11" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="91" st_id="12" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="92" st_id="13" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="93" st_id="14" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="94" st_id="15" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="95" st_id="16" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="96" st_id="17" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="97" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54.i:12 %v345_addr = getelementptr i32 %v345, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="v345_addr"/></StgValue>
</operation>

<operation id="98" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
for.inc54.i:13 %v345_load = load i4 %v345_addr

]]></Node>
<StgValue><ssdm name="v345_load"/></StgValue>
</operation>

<operation id="99" st_id="18" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="100" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
for.inc54.i:13 %v345_load = load i4 %v345_addr

]]></Node>
<StgValue><ssdm name="v345_load"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:38 %v78 = fdiv i32 %v76, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="v78"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc54.i:14 %bitcast_ln138 = bitcast i32 %v345_load

]]></Node>
<StgValue><ssdm name="bitcast_ln138"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:39 %v80 = fmul i32 %v78, i32 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="v80"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="104" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:39 %v80 = fmul i32 %v78, i32 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="v80"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="105" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:39 %v80 = fmul i32 %v78, i32 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="v80"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="106" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54.i:39 %v80 = fmul i32 %v78, i32 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="v80"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="107" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc54.i:40 %data_V = bitcast i32 %v80

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc54.i:41 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="109" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc54.i:42 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="110" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="32">
<![CDATA[
for.inc54.i:43 %p_Result_34 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="111" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
for.inc54.i:46 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="112" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc54.i:47 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="113" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc54.i:48 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="114" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc54.i:49 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="115" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
for.inc54.i:50 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="116" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc54.i:51 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="117" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc54.i:44 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_34, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="55" op_0_bw="25">
<![CDATA[
for.inc54.i:45 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="9">
<![CDATA[
for.inc54.i:52 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="120" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="55" op_0_bw="32">
<![CDATA[
for.inc54.i:53 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="121" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc54.i:54 %r_V = lshr i55 %zext_ln15, i55 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="122" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc54.i:55 %r_V_51 = shl i55 %zext_ln15, i55 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="123" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
for.inc54.i:56 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1">
<![CDATA[
for.inc54.i:57 %zext_ln818 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc54.i:58 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_51, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="126" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc54.i:59 %val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_24

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
for.inc.i29.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="127" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i7_l_j7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="128" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc54.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc54.i:31 %specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln140"/></StgValue>
</operation>

<operation id="130" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54.i:32 %specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="131" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc54.i:60 %result_V_5 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="132" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc54.i:61 %result_V = select i1 %p_Result_s, i8 %result_V_5, i8 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="133" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
arrayidx502.i72.case.2:0 %store_ln147 = store i8 %result_V, i6 %v124_2_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="134" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx502.i72.case.2:1 %br_ln147 = br void %arrayidx502.i72.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="135" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
arrayidx502.i72.case.1:0 %store_ln147 = store i8 %result_V, i6 %v124_1_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="136" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx502.i72.case.1:1 %br_ln147 = br void %arrayidx502.i72.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
arrayidx502.i72.case.0:0 %store_ln147 = store i8 %result_V, i6 %v124_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="138" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx502.i72.case.0:1 %br_ln147 = br void %arrayidx502.i72.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="139" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
arrayidx502.i72.case.3:0 %store_ln147 = store i8 %result_V, i6 %v124_3_addr

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="140" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln138" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx502.i72.case.3:1 %br_ln147 = br void %arrayidx502.i72.exit

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="199" name="inp_sumRow" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="v345" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v345"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="v123" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="v123_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="v123_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="v123_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="v124" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v124"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="v124_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v124_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="v124_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v124_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="v124_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v124_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="210" from="StgValue_209" to="j7" fromId="209" toId="29">
</dataflow>
<dataflow id="211" from="StgValue_209" to="i7" fromId="209" toId="30">
</dataflow>
<dataflow id="212" from="StgValue_209" to="indvar_flatten32" fromId="209" toId="31">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="213" toId="32">
</dataflow>
<dataflow id="215" from="v345" to="specinterface_ln0" fromId="200" toId="32">
</dataflow>
<dataflow id="217" from="empty_22" to="specinterface_ln0" fromId="216" toId="32">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="220" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="222" from="empty_43" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="224" from="StgValue_223" to="specinterface_ln0" fromId="223" toId="32">
</dataflow>
<dataflow id="225" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="226" from="empty_43" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="227" from="empty_43" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="228" from="empty_43" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="229" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="230" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="231" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="232" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="233" from="empty_43" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="234" from="empty_43" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="235" from="StgValue_223" to="specinterface_ln0" fromId="223" toId="32">
</dataflow>
<dataflow id="236" from="StgValue_218" to="specinterface_ln0" fromId="218" toId="32">
</dataflow>
<dataflow id="238" from="StgValue_237" to="store_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="239" from="indvar_flatten32" to="store_ln0" fromId="31" toId="33">
</dataflow>
<dataflow id="241" from="StgValue_240" to="store_ln0" fromId="240" toId="34">
</dataflow>
<dataflow id="242" from="i7" to="store_ln0" fromId="30" toId="34">
</dataflow>
<dataflow id="243" from="StgValue_240" to="store_ln0" fromId="240" toId="35">
</dataflow>
<dataflow id="244" from="j7" to="store_ln0" fromId="29" toId="35">
</dataflow>
<dataflow id="245" from="indvar_flatten32" to="indvar_flatten32_load" fromId="31" toId="37">
</dataflow>
<dataflow id="246" from="indvar_flatten32_load" to="icmp_ln138" fromId="37" toId="38">
</dataflow>
<dataflow id="248" from="StgValue_247" to="icmp_ln138" fromId="247" toId="38">
</dataflow>
<dataflow id="249" from="indvar_flatten32_load" to="add_ln138_1" fromId="37" toId="39">
</dataflow>
<dataflow id="251" from="StgValue_250" to="add_ln138_1" fromId="250" toId="39">
</dataflow>
<dataflow id="252" from="icmp_ln138" to="br_ln138" fromId="38" toId="40">
</dataflow>
<dataflow id="253" from="j7" to="j7_load" fromId="29" toId="41">
</dataflow>
<dataflow id="254" from="i7" to="i7_load" fromId="30" toId="42">
</dataflow>
<dataflow id="255" from="i7_load" to="add_ln138" fromId="42" toId="43">
</dataflow>
<dataflow id="257" from="StgValue_256" to="add_ln138" fromId="256" toId="43">
</dataflow>
<dataflow id="258" from="j7_load" to="icmp_ln139" fromId="41" toId="44">
</dataflow>
<dataflow id="260" from="StgValue_259" to="icmp_ln139" fromId="259" toId="44">
</dataflow>
<dataflow id="261" from="icmp_ln139" to="select_ln138" fromId="44" toId="45">
</dataflow>
<dataflow id="262" from="StgValue_240" to="select_ln138" fromId="240" toId="45">
</dataflow>
<dataflow id="263" from="j7_load" to="select_ln138" fromId="41" toId="45">
</dataflow>
<dataflow id="264" from="icmp_ln139" to="select_ln138_1" fromId="44" toId="46">
</dataflow>
<dataflow id="265" from="add_ln138" to="select_ln138_1" fromId="43" toId="46">
</dataflow>
<dataflow id="266" from="i7_load" to="select_ln138_1" fromId="42" toId="46">
</dataflow>
<dataflow id="267" from="select_ln138_1" to="trunc_ln138" fromId="46" toId="47">
</dataflow>
<dataflow id="269" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="p_cast17_mid2_v" fromId="268" toId="48">
</dataflow>
<dataflow id="270" from="select_ln138_1" to="p_cast17_mid2_v" fromId="46" toId="48">
</dataflow>
<dataflow id="272" from="StgValue_271" to="p_cast17_mid2_v" fromId="271" toId="48">
</dataflow>
<dataflow id="274" from="StgValue_273" to="p_cast17_mid2_v" fromId="273" toId="48">
</dataflow>
<dataflow id="275" from="trunc_ln138" to="switch_ln147" fromId="47" toId="49">
</dataflow>
<dataflow id="277" from="StgValue_276" to="switch_ln147" fromId="276" toId="49">
</dataflow>
<dataflow id="279" from="StgValue_278" to="switch_ln147" fromId="278" toId="49">
</dataflow>
<dataflow id="281" from="StgValue_280" to="switch_ln147" fromId="280" toId="49">
</dataflow>
<dataflow id="282" from="select_ln138" to="add_ln139" fromId="45" toId="50">
</dataflow>
<dataflow id="283" from="StgValue_256" to="add_ln139" fromId="256" toId="50">
</dataflow>
<dataflow id="284" from="add_ln138_1" to="store_ln139" fromId="39" toId="51">
</dataflow>
<dataflow id="285" from="indvar_flatten32" to="store_ln139" fromId="31" toId="51">
</dataflow>
<dataflow id="286" from="select_ln138_1" to="store_ln139" fromId="46" toId="52">
</dataflow>
<dataflow id="287" from="i7" to="store_ln139" fromId="30" toId="52">
</dataflow>
<dataflow id="288" from="add_ln139" to="store_ln139" fromId="50" toId="53">
</dataflow>
<dataflow id="289" from="j7" to="store_ln139" fromId="29" toId="53">
</dataflow>
<dataflow id="290" from="select_ln138_1" to="zext_ln138" fromId="46" toId="55">
</dataflow>
<dataflow id="291" from="inp_sumRow" to="inp_sumRow_addr" fromId="199" toId="56">
</dataflow>
<dataflow id="293" from="StgValue_292" to="inp_sumRow_addr" fromId="292" toId="56">
</dataflow>
<dataflow id="294" from="zext_ln138" to="inp_sumRow_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="295" from="inp_sumRow_addr" to="inp_sumRow_load" fromId="56" toId="57">
</dataflow>
<dataflow id="297" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_s" fromId="296" toId="58">
</dataflow>
<dataflow id="298" from="p_cast17_mid2_v" to="tmp_s" fromId="48" toId="58">
</dataflow>
<dataflow id="299" from="StgValue_240" to="tmp_s" fromId="240" toId="58">
</dataflow>
<dataflow id="301" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_23" fromId="300" toId="59">
</dataflow>
<dataflow id="302" from="p_cast17_mid2_v" to="tmp_23" fromId="48" toId="59">
</dataflow>
<dataflow id="303" from="StgValue_276" to="tmp_23" fromId="276" toId="59">
</dataflow>
<dataflow id="304" from="tmp_23" to="zext_ln141" fromId="59" toId="60">
</dataflow>
<dataflow id="305" from="tmp_s" to="sub_ln141" fromId="58" toId="61">
</dataflow>
<dataflow id="306" from="zext_ln141" to="sub_ln141" fromId="60" toId="61">
</dataflow>
<dataflow id="307" from="select_ln138" to="zext_ln141_1" fromId="45" toId="62">
</dataflow>
<dataflow id="308" from="sub_ln141" to="add_ln141" fromId="61" toId="63">
</dataflow>
<dataflow id="309" from="zext_ln141_1" to="add_ln141" fromId="62" toId="63">
</dataflow>
<dataflow id="310" from="add_ln141" to="zext_ln141_2" fromId="63" toId="64">
</dataflow>
<dataflow id="311" from="v123" to="v123_addr" fromId="201" toId="65">
</dataflow>
<dataflow id="312" from="StgValue_292" to="v123_addr" fromId="292" toId="65">
</dataflow>
<dataflow id="313" from="zext_ln141_2" to="v123_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="314" from="v123_1" to="v123_1_addr" fromId="202" toId="66">
</dataflow>
<dataflow id="315" from="StgValue_292" to="v123_1_addr" fromId="292" toId="66">
</dataflow>
<dataflow id="316" from="zext_ln141_2" to="v123_1_addr" fromId="64" toId="66">
</dataflow>
<dataflow id="317" from="v123_2" to="v123_2_addr" fromId="203" toId="67">
</dataflow>
<dataflow id="318" from="StgValue_292" to="v123_2_addr" fromId="292" toId="67">
</dataflow>
<dataflow id="319" from="zext_ln141_2" to="v123_2_addr" fromId="64" toId="67">
</dataflow>
<dataflow id="320" from="v123_3" to="v123_3_addr" fromId="204" toId="68">
</dataflow>
<dataflow id="321" from="StgValue_292" to="v123_3_addr" fromId="292" toId="68">
</dataflow>
<dataflow id="322" from="zext_ln141_2" to="v123_3_addr" fromId="64" toId="68">
</dataflow>
<dataflow id="323" from="v124" to="v124_addr" fromId="205" toId="69">
</dataflow>
<dataflow id="324" from="StgValue_292" to="v124_addr" fromId="292" toId="69">
</dataflow>
<dataflow id="325" from="zext_ln141_2" to="v124_addr" fromId="64" toId="69">
</dataflow>
<dataflow id="326" from="v124_1" to="v124_1_addr" fromId="206" toId="70">
</dataflow>
<dataflow id="327" from="StgValue_292" to="v124_1_addr" fromId="292" toId="70">
</dataflow>
<dataflow id="328" from="zext_ln141_2" to="v124_1_addr" fromId="64" toId="70">
</dataflow>
<dataflow id="329" from="v124_2" to="v124_2_addr" fromId="207" toId="71">
</dataflow>
<dataflow id="330" from="StgValue_292" to="v124_2_addr" fromId="292" toId="71">
</dataflow>
<dataflow id="331" from="zext_ln141_2" to="v124_2_addr" fromId="64" toId="71">
</dataflow>
<dataflow id="332" from="v124_3" to="v124_3_addr" fromId="208" toId="72">
</dataflow>
<dataflow id="333" from="StgValue_292" to="v124_3_addr" fromId="292" toId="72">
</dataflow>
<dataflow id="334" from="zext_ln141_2" to="v124_3_addr" fromId="64" toId="72">
</dataflow>
<dataflow id="335" from="v123_addr" to="v123_load" fromId="65" toId="73">
</dataflow>
<dataflow id="336" from="v123_1_addr" to="v123_1_load" fromId="66" toId="74">
</dataflow>
<dataflow id="337" from="v123_2_addr" to="v123_2_load" fromId="67" toId="75">
</dataflow>
<dataflow id="338" from="v123_3_addr" to="v123_3_load" fromId="68" toId="76">
</dataflow>
<dataflow id="339" from="inp_sumRow_addr" to="inp_sumRow_load" fromId="56" toId="77">
</dataflow>
<dataflow id="340" from="v123_addr" to="v123_load" fromId="65" toId="78">
</dataflow>
<dataflow id="341" from="v123_1_addr" to="v123_1_load" fromId="66" toId="79">
</dataflow>
<dataflow id="342" from="v123_2_addr" to="v123_2_load" fromId="67" toId="80">
</dataflow>
<dataflow id="343" from="v123_3_addr" to="v123_3_load" fromId="68" toId="81">
</dataflow>
<dataflow id="345" from="_ssdm_op_Mux.ap_auto.4float.i2" to="v76" fromId="344" toId="82">
</dataflow>
<dataflow id="346" from="v123_load" to="v76" fromId="78" toId="82">
</dataflow>
<dataflow id="347" from="v123_1_load" to="v76" fromId="79" toId="82">
</dataflow>
<dataflow id="348" from="v123_2_load" to="v76" fromId="80" toId="82">
</dataflow>
<dataflow id="349" from="v123_3_load" to="v76" fromId="81" toId="82">
</dataflow>
<dataflow id="350" from="trunc_ln138" to="v76" fromId="47" toId="82">
</dataflow>
<dataflow id="351" from="v76" to="v78" fromId="82" toId="83">
</dataflow>
<dataflow id="352" from="inp_sumRow_load" to="v78" fromId="77" toId="83">
</dataflow>
<dataflow id="353" from="v76" to="v78" fromId="82" toId="84">
</dataflow>
<dataflow id="354" from="inp_sumRow_load" to="v78" fromId="77" toId="84">
</dataflow>
<dataflow id="355" from="v76" to="v78" fromId="82" toId="85">
</dataflow>
<dataflow id="356" from="inp_sumRow_load" to="v78" fromId="77" toId="85">
</dataflow>
<dataflow id="357" from="v76" to="v78" fromId="82" toId="86">
</dataflow>
<dataflow id="358" from="inp_sumRow_load" to="v78" fromId="77" toId="86">
</dataflow>
<dataflow id="359" from="v76" to="v78" fromId="82" toId="87">
</dataflow>
<dataflow id="360" from="inp_sumRow_load" to="v78" fromId="77" toId="87">
</dataflow>
<dataflow id="361" from="v76" to="v78" fromId="82" toId="88">
</dataflow>
<dataflow id="362" from="inp_sumRow_load" to="v78" fromId="77" toId="88">
</dataflow>
<dataflow id="363" from="v76" to="v78" fromId="82" toId="89">
</dataflow>
<dataflow id="364" from="inp_sumRow_load" to="v78" fromId="77" toId="89">
</dataflow>
<dataflow id="365" from="v76" to="v78" fromId="82" toId="90">
</dataflow>
<dataflow id="366" from="inp_sumRow_load" to="v78" fromId="77" toId="90">
</dataflow>
<dataflow id="367" from="v76" to="v78" fromId="82" toId="91">
</dataflow>
<dataflow id="368" from="inp_sumRow_load" to="v78" fromId="77" toId="91">
</dataflow>
<dataflow id="369" from="v76" to="v78" fromId="82" toId="92">
</dataflow>
<dataflow id="370" from="inp_sumRow_load" to="v78" fromId="77" toId="92">
</dataflow>
<dataflow id="371" from="v76" to="v78" fromId="82" toId="93">
</dataflow>
<dataflow id="372" from="inp_sumRow_load" to="v78" fromId="77" toId="93">
</dataflow>
<dataflow id="373" from="v76" to="v78" fromId="82" toId="94">
</dataflow>
<dataflow id="374" from="inp_sumRow_load" to="v78" fromId="77" toId="94">
</dataflow>
<dataflow id="375" from="v76" to="v78" fromId="82" toId="95">
</dataflow>
<dataflow id="376" from="inp_sumRow_load" to="v78" fromId="77" toId="95">
</dataflow>
<dataflow id="377" from="v76" to="v78" fromId="82" toId="96">
</dataflow>
<dataflow id="378" from="inp_sumRow_load" to="v78" fromId="77" toId="96">
</dataflow>
<dataflow id="379" from="v345" to="v345_addr" fromId="200" toId="97">
</dataflow>
<dataflow id="380" from="StgValue_292" to="v345_addr" fromId="292" toId="97">
</dataflow>
<dataflow id="381" from="zext_ln138" to="v345_addr" fromId="55" toId="97">
</dataflow>
<dataflow id="382" from="v345_addr" to="v345_load" fromId="97" toId="98">
</dataflow>
<dataflow id="383" from="v76" to="v78" fromId="82" toId="99">
</dataflow>
<dataflow id="384" from="inp_sumRow_load" to="v78" fromId="77" toId="99">
</dataflow>
<dataflow id="385" from="v345_addr" to="v345_load" fromId="97" toId="100">
</dataflow>
<dataflow id="386" from="v76" to="v78" fromId="82" toId="101">
</dataflow>
<dataflow id="387" from="inp_sumRow_load" to="v78" fromId="77" toId="101">
</dataflow>
<dataflow id="388" from="v345_load" to="bitcast_ln138" fromId="100" toId="102">
</dataflow>
<dataflow id="389" from="v78" to="v80" fromId="101" toId="103">
</dataflow>
<dataflow id="390" from="bitcast_ln138" to="v80" fromId="102" toId="103">
</dataflow>
<dataflow id="391" from="v78" to="v80" fromId="101" toId="104">
</dataflow>
<dataflow id="392" from="bitcast_ln138" to="v80" fromId="102" toId="104">
</dataflow>
<dataflow id="393" from="v78" to="v80" fromId="101" toId="105">
</dataflow>
<dataflow id="394" from="bitcast_ln138" to="v80" fromId="102" toId="105">
</dataflow>
<dataflow id="395" from="v78" to="v80" fromId="101" toId="106">
</dataflow>
<dataflow id="396" from="bitcast_ln138" to="v80" fromId="102" toId="106">
</dataflow>
<dataflow id="397" from="v80" to="data_V" fromId="106" toId="107">
</dataflow>
<dataflow id="399" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_s" fromId="398" toId="108">
</dataflow>
<dataflow id="400" from="data_V" to="p_Result_s" fromId="107" toId="108">
</dataflow>
<dataflow id="402" from="StgValue_401" to="p_Result_s" fromId="401" toId="108">
</dataflow>
<dataflow id="404" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="xs_exp_V" fromId="403" toId="109">
</dataflow>
<dataflow id="405" from="data_V" to="xs_exp_V" fromId="107" toId="109">
</dataflow>
<dataflow id="407" from="StgValue_406" to="xs_exp_V" fromId="406" toId="109">
</dataflow>
<dataflow id="409" from="StgValue_408" to="xs_exp_V" fromId="408" toId="109">
</dataflow>
<dataflow id="410" from="data_V" to="p_Result_34" fromId="107" toId="110">
</dataflow>
<dataflow id="411" from="xs_exp_V" to="zext_ln346" fromId="109" toId="111">
</dataflow>
<dataflow id="412" from="zext_ln346" to="add_ln346" fromId="111" toId="112">
</dataflow>
<dataflow id="414" from="StgValue_413" to="add_ln346" fromId="413" toId="112">
</dataflow>
<dataflow id="416" from="_ssdm_op_BitSelect.i1.i9.i32" to="isNeg" fromId="415" toId="113">
</dataflow>
<dataflow id="417" from="add_ln346" to="isNeg" fromId="112" toId="113">
</dataflow>
<dataflow id="419" from="StgValue_418" to="isNeg" fromId="418" toId="113">
</dataflow>
<dataflow id="421" from="StgValue_420" to="sub_ln1512" fromId="420" toId="114">
</dataflow>
<dataflow id="422" from="xs_exp_V" to="sub_ln1512" fromId="109" toId="114">
</dataflow>
<dataflow id="423" from="sub_ln1512" to="sext_ln1512" fromId="114" toId="115">
</dataflow>
<dataflow id="424" from="isNeg" to="ush" fromId="113" toId="116">
</dataflow>
<dataflow id="425" from="sext_ln1512" to="ush" fromId="115" toId="116">
</dataflow>
<dataflow id="426" from="add_ln346" to="ush" fromId="112" toId="116">
</dataflow>
<dataflow id="428" from="_ssdm_op_BitConcatenate.i25.i1.i23.i1" to="mantissa" fromId="427" toId="117">
</dataflow>
<dataflow id="430" from="StgValue_429" to="mantissa" fromId="429" toId="117">
</dataflow>
<dataflow id="431" from="p_Result_34" to="mantissa" fromId="110" toId="117">
</dataflow>
<dataflow id="433" from="StgValue_432" to="mantissa" fromId="432" toId="117">
</dataflow>
<dataflow id="434" from="mantissa" to="zext_ln15" fromId="117" toId="118">
</dataflow>
<dataflow id="435" from="ush" to="sext_ln1488" fromId="116" toId="119">
</dataflow>
<dataflow id="436" from="sext_ln1488" to="zext_ln1488" fromId="119" toId="120">
</dataflow>
<dataflow id="437" from="zext_ln15" to="r_V" fromId="118" toId="121">
</dataflow>
<dataflow id="438" from="zext_ln1488" to="r_V" fromId="120" toId="121">
</dataflow>
<dataflow id="439" from="zext_ln15" to="r_V_51" fromId="118" toId="122">
</dataflow>
<dataflow id="440" from="zext_ln1488" to="r_V_51" fromId="120" toId="122">
</dataflow>
<dataflow id="442" from="_ssdm_op_BitSelect.i1.i55.i32" to="tmp" fromId="441" toId="123">
</dataflow>
<dataflow id="443" from="r_V" to="tmp" fromId="121" toId="123">
</dataflow>
<dataflow id="445" from="StgValue_444" to="tmp" fromId="444" toId="123">
</dataflow>
<dataflow id="446" from="tmp" to="zext_ln818" fromId="123" toId="124">
</dataflow>
<dataflow id="448" from="_ssdm_op_PartSelect.i8.i55.i32.i32" to="tmp_24" fromId="447" toId="125">
</dataflow>
<dataflow id="449" from="r_V_51" to="tmp_24" fromId="122" toId="125">
</dataflow>
<dataflow id="450" from="StgValue_444" to="tmp_24" fromId="444" toId="125">
</dataflow>
<dataflow id="451" from="StgValue_401" to="tmp_24" fromId="401" toId="125">
</dataflow>
<dataflow id="452" from="isNeg" to="val" fromId="113" toId="126">
</dataflow>
<dataflow id="453" from="zext_ln818" to="val" fromId="124" toId="126">
</dataflow>
<dataflow id="454" from="tmp_24" to="val" fromId="125" toId="126">
</dataflow>
<dataflow id="456" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="455" toId="127">
</dataflow>
<dataflow id="458" from="l_update_i7_l_j7_str" to="specloopname_ln0" fromId="457" toId="127">
</dataflow>
<dataflow id="460" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="459" toId="128">
</dataflow>
<dataflow id="462" from="StgValue_461" to="empty" fromId="461" toId="128">
</dataflow>
<dataflow id="463" from="StgValue_461" to="empty" fromId="461" toId="128">
</dataflow>
<dataflow id="464" from="StgValue_461" to="empty" fromId="461" toId="128">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecPipeline" to="specpipeline_ln140" fromId="465" toId="129">
</dataflow>
<dataflow id="467" from="StgValue_209" to="specpipeline_ln140" fromId="209" toId="129">
</dataflow>
<dataflow id="468" from="StgValue_218" to="specpipeline_ln140" fromId="218" toId="129">
</dataflow>
<dataflow id="469" from="StgValue_218" to="specpipeline_ln140" fromId="218" toId="129">
</dataflow>
<dataflow id="470" from="StgValue_218" to="specpipeline_ln140" fromId="218" toId="129">
</dataflow>
<dataflow id="471" from="empty_43" to="specpipeline_ln140" fromId="221" toId="129">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecLoopName" to="specloopname_ln139" fromId="455" toId="130">
</dataflow>
<dataflow id="474" from="empty_17" to="specloopname_ln139" fromId="473" toId="130">
</dataflow>
<dataflow id="475" from="StgValue_237" to="result_V_5" fromId="237" toId="131">
</dataflow>
<dataflow id="476" from="val" to="result_V_5" fromId="126" toId="131">
</dataflow>
<dataflow id="477" from="p_Result_s" to="result_V" fromId="108" toId="132">
</dataflow>
<dataflow id="478" from="result_V_5" to="result_V" fromId="131" toId="132">
</dataflow>
<dataflow id="479" from="val" to="result_V" fromId="126" toId="132">
</dataflow>
<dataflow id="480" from="result_V" to="store_ln147" fromId="132" toId="133">
</dataflow>
<dataflow id="481" from="v124_2_addr" to="store_ln147" fromId="71" toId="133">
</dataflow>
<dataflow id="482" from="result_V" to="store_ln147" fromId="132" toId="135">
</dataflow>
<dataflow id="483" from="v124_1_addr" to="store_ln147" fromId="70" toId="135">
</dataflow>
<dataflow id="484" from="result_V" to="store_ln147" fromId="132" toId="137">
</dataflow>
<dataflow id="485" from="v124_addr" to="store_ln147" fromId="69" toId="137">
</dataflow>
<dataflow id="486" from="result_V" to="store_ln147" fromId="132" toId="139">
</dataflow>
<dataflow id="487" from="v124_3_addr" to="store_ln147" fromId="72" toId="139">
</dataflow>
<dataflow id="488" from="icmp_ln138" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="489" from="isNeg" to="StgValue_26" fromId="113" toId="26">
</dataflow>
<dataflow id="490" from="p_Result_s" to="StgValue_27" fromId="108" toId="27">
</dataflow>
<dataflow id="491" from="trunc_ln138" to="StgValue_27" fromId="47" toId="27">
</dataflow>
<dataflow id="492" from="icmp_ln138" to="StgValue_26" fromId="38" toId="26">
</dataflow>
</dataflows>


</stg>
