<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-hardware/cpu/risc-v">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<meta name="generator" content="Docusaurus v2.0.0-beta.21">
<title data-rh="true">RISC-V | Learning Resources</title><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://github.com/kinderheim/hardware/cpu/risc-v"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="RISC-V | Learning Resources"><meta data-rh="true" name="description" content="Links"><meta data-rh="true" property="og:description" content="Links"><link data-rh="true" rel="icon" href="/kinderheim/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://github.com/kinderheim/hardware/cpu/risc-v"><link data-rh="true" rel="alternate" href="https://github.com/kinderheim/hardware/cpu/risc-v" hreflang="en"><link data-rh="true" rel="alternate" href="https://github.com/kinderheim/hardware/cpu/risc-v" hreflang="x-default"><link rel="stylesheet" href="/kinderheim/assets/css/styles.45761c4f.css">
<link rel="preload" href="/kinderheim/assets/js/runtime~main.e4e3e0cf.js" as="script">
<link rel="preload" href="/kinderheim/assets/js/main.e5b1abf7.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function e(e){document.documentElement.setAttribute("data-theme",e)}var t=function(){var e=null;try{e=localStorage.getItem("theme")}catch(e){}return e}();null!==t?e(t):window.matchMedia("(prefers-color-scheme: dark)").matches?e("dark"):(window.matchMedia("(prefers-color-scheme: light)").matches,e("light"))}()</script><div id="__docusaurus">
<div role="region"><a href="#" class="skipToContent_fXgn">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Navigation bar toggle" class="navbar__toggle clean-btn" type="button" tabindex="0"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/kinderheim/"><div class="navbar__logo"><img src="/kinderheim/img/logo.svg" alt="My Site Logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/kinderheim/img/logo.svg" alt="My Site Logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">Resources</b></a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/ecioran/kinderheim" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link header-github-link" aria-label="GitHub repository"></a><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div class="main-wrapper docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebar_njMd"><nav class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/3d-printing/">3D Printing</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Courses/">Courses</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Image-tools/">image-tools</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Linux-Mac/">Linux-Mac</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Movies-TV/">Movies-TV</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Music/">Music</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Tools/">Tools</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/Tools2/">Tools2</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/analytics/">Analytics</a><button aria-label="Toggle the collapsible sidebar category &#x27;Analytics&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/android-ios/">Android-IOS</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/anki/">Anki</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/api/">API</a><button aria-label="Toggle the collapsible sidebar category &#x27;API&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/art/">Art</a><button aria-label="Toggle the collapsible sidebar category &#x27;Art&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/augmented-reality/">Augmented Reality</a><button aria-label="Toggle the collapsible sidebar category &#x27;Augmented Reality&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/automation/">Automation</a><button aria-label="Toggle the collapsible sidebar category &#x27;Automation&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/backups/">Backups</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/biology/">Biology</a><button aria-label="Toggle the collapsible sidebar category &#x27;Biology&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/books/">Books</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/books2/">Books</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/business/">Business</a><button aria-label="Toggle the collapsible sidebar category &#x27;Business&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/chemistry/">Chemistry</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/cli/">Command Line Tools</a><button aria-label="Toggle the collapsible sidebar category &#x27;Command Line Tools&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/cloud-computing/">Cloud computing</a><button aria-label="Toggle the collapsible sidebar category &#x27;Cloud computing&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/code/">Code</a><button aria-label="Toggle the collapsible sidebar category &#x27;Code&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/compilers/">Compilers</a><button aria-label="Toggle the collapsible sidebar category &#x27;Compilers&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/computer-graphics/">Computer graphics</a><button aria-label="Toggle the collapsible sidebar category &#x27;Computer graphics&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/computer-science/">Computer Science</a><button aria-label="Toggle the collapsible sidebar category &#x27;Computer Science&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/consciousness/">Consciousness</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/kinderheim/courses2/courses">courses2</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/cryptocurrencies/">Cryptocurrencies</a><button aria-label="Toggle the collapsible sidebar category &#x27;Cryptocurrencies&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/data-science/">Data Science</a><button aria-label="Toggle the collapsible sidebar category &#x27;Data Science&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/databases/">Databases</a><button aria-label="Toggle the collapsible sidebar category &#x27;Databases&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/design/">Design</a><button aria-label="Toggle the collapsible sidebar category &#x27;Design&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/developer-tools/">developer-tools</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/devops/">DevOps</a><button aria-label="Toggle the collapsible sidebar category &#x27;DevOps&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/distributed-systems/">Distributed systems</a><button aria-label="Toggle the collapsible sidebar category &#x27;Distributed systems&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/documentaries/">Documentaries</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" aria-expanded="false" href="/kinderheim/education2/education">education2</a></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/future/">Future</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/kinderheim/hardware/">Hardware</a><button aria-label="Toggle the collapsible sidebar category &#x27;Hardware&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/arduino">Arduino</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/circuit-design">Circuit design</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" tabindex="0" href="/kinderheim/hardware/cpu/">CPU</a><button aria-label="Toggle the collapsible sidebar category &#x27;CPU&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/cpu/amd">AMD</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-3 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/kinderheim/hardware/cpu/risc-v">RISC-V</a></li></ul></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/displays">Displays</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/firmware">Firmware</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/fpga">Field-programmable gate array</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/gpu/">GPU</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/neuromorphic-computing">Neuromorphic Computing</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/raspberry-pi">Raspberry Pi</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/kinderheim/hardware/verilog">Verilog</a></li></ul></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/history/">History</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/">Intro</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/latex/">LaTeX</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/machine-learning/">Machine learning</a><button aria-label="Toggle the collapsible sidebar category &#x27;Machine learning&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/math/">Math</a><button aria-label="Toggle the collapsible sidebar category &#x27;Math&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/networking/">Networking</a><button aria-label="Toggle the collapsible sidebar category &#x27;Networking&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/neuroscience/">Neuroscience</a><button aria-label="Toggle the collapsible sidebar category &#x27;Neuroscience&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/nlp/">Natural language processing</a><button aria-label="Toggle the collapsible sidebar category &#x27;Natural language processing&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/open-source/">Open Source</a><button aria-label="Toggle the collapsible sidebar category &#x27;Open Source&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/operating-systems/">Operating systems</a><button aria-label="Toggle the collapsible sidebar category &#x27;Operating systems&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/philosophy/">Philosophy</a><button aria-label="Toggle the collapsible sidebar category &#x27;Philosophy&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/physics/">Physics</a><button aria-label="Toggle the collapsible sidebar category &#x27;Physics&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/privacy-2.0/">Privacy</a><button aria-label="Toggle the collapsible sidebar category &#x27;Privacy&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/programming/">Programming</a><button aria-label="Toggle the collapsible sidebar category &#x27;Programming&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/programming-languages/">Programming languages</a><button aria-label="Toggle the collapsible sidebar category &#x27;Programming languages&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/research/">Research</a><button aria-label="Toggle the collapsible sidebar category &#x27;Research&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/research-papers/">Research papers</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/robots/">Robots</a><button aria-label="Toggle the collapsible sidebar category &#x27;Robots&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/security/">Security</a><button aria-label="Toggle the collapsible sidebar category &#x27;Security&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/space/">Space</a><button aria-label="Toggle the collapsible sidebar category &#x27;Space&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/kinderheim/virtual-reality/">Virtual reality</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/kinderheim/web/">Web</a><button aria-label="Toggle the collapsible sidebar category &#x27;Web&#x27;" type="button" class="clean-btn menu__caret"></button></div></li></ul></nav></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_GujU"><div class="docItemContainer_Adtb"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/kinderheim/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_OVgt"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/kinderheim/hardware/"><span itemprop="name">Hardware</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/kinderheim/hardware/cpu/"><span itemprop="name">CPU</span></a><meta itemprop="position" content="2"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">RISC-V</span><meta itemprop="position" content="3"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_aoJ5"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1><a href="https://en.wikipedia.org/wiki/RISC-V" target="_blank" rel="noopener noreferrer">RISC-V</a></h1><h2 class="anchor anchorWithStickyNavbar_LWe7" id="links">Links<a class="hash-link" href="#links" title="Direct link to heading">​</a></h2><ul><li><a href="https://github.com/riscv/riscv-isa-manual" target="_blank" rel="noopener noreferrer">RISC-V Instruction Set Manual</a></li><li><a href="https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md" target="_blank" rel="noopener noreferrer">RISC-V Assembly Programmer&#x27;s Manual</a></li><li><a href="https://github.com/rv8-io/rv8" target="_blank" rel="noopener noreferrer">rv8</a> - RISC-V simulator for x86-64. (<a href="https://news.ycombinator.com/item?id=21802302" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://x86.lol/generic/2020/01/01/riscv-intro.html" target="_blank" rel="noopener noreferrer">RISC-V Stumbling Blocks (2020)</a></li><li><a href="https://github.com/mit-plv/riscv-coq" target="_blank" rel="noopener noreferrer">RISC-V Specification in Coq</a></li><li><a href="https://github.com/sifive/RiscvSpecFormal" target="_blank" rel="noopener noreferrer">Formal Specification of RISC-V ISA in Kami</a></li><li><a href="https://github.com/riscv/riscv-software-list" target="_blank" rel="noopener noreferrer">RISC-V Software Ecosystem Overview</a></li><li><a href="https://www.youtube.com/watch?v=wJ96s3pNtI0" target="_blank" rel="noopener noreferrer">Verified seL4 on secure RISC-V processors - Gernot Heiser (2020)</a> (<a href="https://ts.data61.csiro.au/publications/csiroabstracts/Heiser_20.abstract.pml" target="_blank" rel="noopener noreferrer">Paper</a>) (<a href="https://news.ycombinator.com/item?id=23923090" target="_blank" rel="noopener noreferrer">HN</a>) (<a href="https://lobste.rs/s/gp9e88/verified_sel4_on_secure_risc_v_processors" target="_blank" rel="noopener noreferrer">Lobsters</a>)</li><li><a href="https://www.sifive.com/" target="_blank" rel="noopener noreferrer">SiFive</a> - Design RISC-V CPUs in an hour. Get custom SoCs designed in weeks, not months.</li><li><a href="https://craigjb.com/2020/01/22/ecp5/" target="_blank" rel="noopener noreferrer">Rust on Risc-V (VexRiscv) on SpinalHDL with SymbiFlow on the Hackaday Supercon Badge (2020)</a></li><li><a href="https://github.com/repnop/vanadinite" target="_blank" rel="noopener noreferrer">vanadinite</a> - RISC-V OS written in Rust.</li><li><a href="https://github.com/riscv/riscv-debug-spec" target="_blank" rel="noopener noreferrer">RISC-V Debug Specification</a></li><li><a href="https://people.eecs.berkeley.edu/~krste/videos.html" target="_blank" rel="noopener noreferrer">Krste Asanović Videos</a></li><li><a href="https://people.eecs.berkeley.edu/~krste/publications.html" target="_blank" rel="noopener noreferrer">Krste Asanović Publications</a></li><li><a href="https://github.com/takahirox/riscv-rust" target="_blank" rel="noopener noreferrer">riscv-rust</a> - RISC-V processor emulator written in Rust.</li><li><a href="http://www.ulisp.com/show?30X8" target="_blank" rel="noopener noreferrer">Sipeed Maixduino RISC-V board</a></li><li><a href="https://k155la3.blog/2020/03/21/learning-embedded-rust-by-building-riscv-powered-robot-part-1/" target="_blank" rel="noopener noreferrer">Learning embedded Rust by building RISC-V-powered robot (2020)</a> (<a href="https://lobste.rs/s/ar5lfs/learning_embedded_rust_by_building_risc_v" target="_blank" rel="noopener noreferrer">Lobsters</a>)</li><li><a href="https://github.com/d0iasm/rvemu" target="_blank" rel="noopener noreferrer">rvemu</a> - RISC-V Online Emulataor.</li><li><a href="https://web.cecs.pdx.edu/~harry/riscv/" target="_blank" rel="noopener noreferrer">Overview of RISC-V Instruction Set Architecture</a></li><li><a href="https://github.com/lowRISC/riscv-llvm" target="_blank" rel="noopener noreferrer">RISC-V LLVM</a> - Hosts a series of patches implementing a RISC-V backend for LLVM as well as initial tutorial material.</li><li><a href="https://www.lowrisc.org/" target="_blank" rel="noopener noreferrer">lowRISC</a> - Develop and maintain open source silicon designs and tools.</li><li><a href="https://github.com/johnwinans/rvalp" target="_blank" rel="noopener noreferrer">RISC-V Assemly Language Programming book</a></li><li><a href="https://embeddedgo.github.io/2020/05/31/bare_metal_programming_risc-v_in_go.html" target="_blank" rel="noopener noreferrer">Bare metal RISC-V programming in Go (2020)</a></li><li><a href="https://github.com/drom/awesome-riscv" target="_blank" rel="noopener noreferrer">Awesome RISC-V</a> - Curated list of awesome RISC-V implementations.</li><li><a href="https://microkerneldude.wordpress.com/2020/06/09/sel4-is-verified-on-risc-v/" target="_blank" rel="noopener noreferrer">seL4 is verified on RISC-V! (2020)</a> (<a href="https://lobste.rs/s/2nnrmh/sel4_is_verified_on_risc_v" target="_blank" rel="noopener noreferrer">Lobsters</a>)</li><li><a href="https://github.com/openhwgroup/cva6" target="_blank" rel="noopener noreferrer">RISC-V CPU</a> - Open source CPU capable of booting Linux. (<a href="https://news.ycombinator.com/item?id=23768080" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://cacm.acm.org/magazines/2020/5/244325-will-risc-v-revolutionize-computing/fulltext" target="_blank" rel="noopener noreferrer">Will RISC-V Revolutionize Computing?</a> (<a href="https://lobste.rs/s/icegvf/will_risc_v_revolutionize_computing" target="_blank" rel="noopener noreferrer">Lobsters</a>)</li><li><a href="https://github.com/vmmc2/Vulcan" target="_blank" rel="noopener noreferrer">Vulcan</a> - RISC-V Instruction Set Simulator Built For Education.</li><li><a href="https://github.com/mortbopet/Ripes" target="_blank" rel="noopener noreferrer">Ripes</a> - Graphical processor simulator and assembly editor for the RISC-V ISA.</li><li><a href="https://www.sifive.com/blog/sifive-core-ip-20g1" target="_blank" rel="noopener noreferrer">SiFive Core IP 20G1</a> (<a href="https://news.ycombinator.com/item?id=23983704" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html" target="_blank" rel="noopener noreferrer">RISC-V from scratch</a> (<a href="https://github.com/twilco/riscv-from-scratch" target="_blank" rel="noopener noreferrer">Code</a>)</li><li><a href="https://www.cnx-software.com/2020/09/04/picorio-linux-risc-v-sbc-is-an-open-source-alternative-to-raspberry-pi-board/" target="_blank" rel="noopener noreferrer">PicoRio Linux RISC-V SBC is an open-source alternative to Raspberry Pi board (2020)</a> (<a href="https://news.ycombinator.com/item?id=24378758" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/cliffordwolf/picorv32" target="_blank" rel="noopener noreferrer">PicoRV32</a> - Size-Optimized RISC-V CPU.</li><li><a href="https://github.com/olofk/serv" target="_blank" rel="noopener noreferrer">SERV</a> - Award-winning bit-serial RISC-V core.</li><li><a href="https://github.com/chipsalliance/Cores-SweRVolf" target="_blank" rel="noopener noreferrer">SweRVolf</a> - FuseSoC-based SoC for the SweRV RISC-V core.</li><li><a href="https://github.com/openrisc/mor1kx" target="_blank" rel="noopener noreferrer">mor1kx</a> - OpenRISC 1000 processor IP core.</li><li><a href="https://semiengineering.com/where-risc-v-is-gaining-traction/" target="_blank" rel="noopener noreferrer">RISC-V&#x27;s Expanding Footprint (2020)</a></li><li><a href="https://semiengineering.com/riding-the-risc-v-wave/" target="_blank" rel="noopener noreferrer">Riding the RISC-V wave (2020)</a> (<a href="https://news.ycombinator.com/item?id=24460383" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://rioslab.org/" target="_blank" rel="noopener noreferrer">RIOS Lab</a> - Developing open source IP and software that helps make the RISC-V ecosystem world-class.</li><li><a href="https://semiengineering.com/risc-v-whats-missing-and-whos-competing/" target="_blank" rel="noopener noreferrer">RISC-V: What’s Missing and Who’s Competing (2020)</a> (<a href="https://news.ycombinator.com/item?id=24602264" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://bluespec.com/" target="_blank" rel="noopener noreferrer">Bluespec</a> - Open Source RISC-V Cores and Tools.</li><li><a href="https://github.com/B-Lang-org/bsc" target="_blank" rel="noopener noreferrer">Bluespec Compiler</a> - Compiler, simulator, and tools for the Bluespec Hardware Description Language. (<a href="https://github.com/B-Lang-org/bsc-contrib" target="_blank" rel="noopener noreferrer">Contributed libraries and utilities</a>)</li><li><a href="https://github.com/bu-icsg/dana" target="_blank" rel="noopener noreferrer">DANA</a> - Chisel3 implementation of a fully connected neural network accelerator, DANA, supporting inference or learning.</li><li><a href="https://github.com/d0iasm/book.rvemu" target="_blank" rel="noopener noreferrer">Writing a RISC-V Emulator from Scratch in 10 Steps</a></li><li><a href="https://liam-on-linux.livejournal.com/73983.html" target="_blank" rel="noopener noreferrer">Modernising RISC OS in 2020: is there hope for the ancient ARM OS? (2020)</a> (<a href="https://lobste.rs/s/wh5bzl/modernising_risc_os_2020_is_there_hope_for" target="_blank" rel="noopener noreferrer">Lobsters</a>)</li><li><a href="https://github.com/oxidecomputer/tockilator" target="_blank" rel="noopener noreferrer">Tockilator</a> - Deducing Tock execution flows from Ibex Verilator traces.</li><li><a href="https://web.eecs.utk.edu/~smarz1/courses/ece356/notes/assembly/" target="_blank" rel="noopener noreferrer">Lecture notes on RISC-V assembly</a> (<a href="https://news.ycombinator.com/item?id=24810604" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/physical-computation/narvie" target="_blank" rel="noopener noreferrer">narvie</a> - Native REPL for RISC-V Instructions.</li><li><a href="https://github.com/patricoferris/riscv-o-spec" target="_blank" rel="noopener noreferrer">OCaml RISC-V Extension</a></li><li><a href="https://web.eecs.utk.edu/~azh/blog/parsingriscv.html" target="_blank" rel="noopener noreferrer">Parsing RISC-V assembly (2020)</a></li><li><a href="https://github.com/ultraembedded/riscv" target="_blank" rel="noopener noreferrer">RISC-V Core</a> - 32-bit RISC-V core written in Verilog and an instruction set simulator supporting RV32IM.</li><li><a href="https://github.com/ultraembedded/biriscv" target="_blank" rel="noopener noreferrer">biRISC-V</a> - 32-bit dual issue RISC-V CPU.</li><li><a href="https://danielmangum.com/posts/non-local-jumps-riscv/" target="_blank" rel="noopener noreferrer">Understanding Non-Local Jumps (setjmp/longjmp) in RISC-V Assembly (2020)</a></li><li><a href="https://github.com/POETSII/tinsel" target="_blank" rel="noopener noreferrer">Tinsel</a> - RISC-V-based manythread message-passing architecture designed for FPGA clusters.</li><li><a href="https://github.com/ZipCPU/zipcpu" target="_blank" rel="noopener noreferrer">Zip CPU</a> - Small, light weight, RISC CPU soft core. (<a href="https://zipcpu.com/about/" target="_blank" rel="noopener noreferrer">Web</a>)</li><li><a href="https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68" target="_blank" rel="noopener noreferrer">ex-ARM engineer critiques RISC-V</a> (<a href="https://news.ycombinator.com/item?id=24958423" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://www.crowdsupply.com/sutajio-kosagi/precursor" target="_blank" rel="noopener noreferrer">Precursor</a> - Mobile, Open Hardware, RISC-V System-on-Chip (SoC) Development Kit. (<a href="https://www.bunniestudios.com/blog/?p=6336" target="_blank" rel="noopener noreferrer">Precursor: From Boot to Root</a>)</li><li><a href="https://github.com/ria-jit/ria-jit" target="_blank" rel="noopener noreferrer">Dynamic Binary Translation (RISC-V -&gt; x86)</a> - Make RISC-V code executable on the x86-64 ISA by means of dynamic binary translation.</li><li><a href="https://github.com/chipsalliance/Cores-SweRV" target="_blank" rel="noopener noreferrer">Western Digital SweRV RISC-V Core</a> (<a href="https://news.ycombinator.com/item?id=25002448" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/riscv/riscv-cores-list" target="_blank" rel="noopener noreferrer">RISC-V Cores and SoC Overview</a></li><li><a href="https://blog.stephenmarz.com/2020/11/11/risc-v-os-using-rust-graphics/" target="_blank" rel="noopener noreferrer">Getting Graphical Output from our Custom RISC-V Operating System in Rust (2020)</a></li><li><a href="https://github.com/litex-hub/linux-on-litex-vexriscv" target="_blank" rel="noopener noreferrer">Linux on LiteX-VexRiscv</a></li><li><a href="https://github.com/johnwinans/rvddt" target="_blank" rel="noopener noreferrer">rvddt</a> - RISC-V Dynamic Debugging Tool.</li><li><a href="https://github.com/jjyr/jonesforth_riscv" target="_blank" rel="noopener noreferrer">Jonesforth RISC-V</a> - RISC-V implementation of Jones forth.</li><li><a href="https://github.com/google/riscv-dv" target="_blank" rel="noopener noreferrer">RISCV-DV</a> - SV/UVM based open-source instruction generator for RISC-V processor verification.</li><li><a href="https://www.kvakil.me/venus/" target="_blank" rel="noopener noreferrer">venus</a> - RISC-V instruction set simulator built for education. (<a href="https://github.com/kvakil/venus" target="_blank" rel="noopener noreferrer">Code</a>)</li><li><a href="https://github.com/jameslzhu/riscv-card" target="_blank" rel="noopener noreferrer">RISC-V Reference Card</a> (<a href="https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf" target="_blank" rel="noopener noreferrer">PDF</a>)</li><li><a href="https://medium.com/swlh/what-does-risc-and-cisc-mean-in-2020-7b4d42c9a9de" target="_blank" rel="noopener noreferrer">What do RISC and CISC mean in 2020?</a> (<a href="https://news.ycombinator.com/item?id=25159704" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/olofk/serv" target="_blank" rel="noopener noreferrer">SERV</a> - SErial RISC-V CPU.</li><li><a href="https://github.com/riscv/educational-materials" target="_blank" rel="noopener noreferrer">RISC-V Educational Materials</a></li><li><a href="https://medium.com/@simonhallam/do-some-arm-c7ddc2d59202" target="_blank" rel="noopener noreferrer">Do Some ARM (2018)</a></li><li><a href="https://erik-engheim.medium.com/the-genius-of-risc-v-microprocessors-b19d735abaa6" target="_blank" rel="noopener noreferrer">The Genius of RISC-V Microprocessors (2020)</a> (<a href="https://lobste.rs/s/ar3phv/genius_risc_v_microprocessors" target="_blank" rel="noopener noreferrer">Lobsters</a>)</li><li><a href="https://github.com/msyksphinz-self/swimmer_riscv" target="_blank" rel="noopener noreferrer">Swimmer-RISCV</a> - Instruction set simulator for RISC-V.</li><li><a href="https://github.com/msyksphinz-self/dydra" target="_blank" rel="noopener noreferrer">Dydra</a> - Instruction set emulator written in Rust, now supports RISC-V as guest ISA, x86-64 as host ISA.</li><li><a href="https://github.com/rsd-devel/rsd" target="_blank" rel="noopener noreferrer">RSD</a> - RISC-V Out-of-Order Superscalar Processor. (<a href="https://news.ycombinator.com/item?id=25644678" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/v8-riscv/v8" target="_blank" rel="noopener noreferrer">v8-riscv</a> - Port of JavaScript V8 engine to RISC-V. (<a href="https://news.ycombinator.com/item?id=25663403" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://sporks.space/2021/02/01/risc-v-isnt-as-interesting-as-you-think/" target="_blank" rel="noopener noreferrer">RISC-V isn&#x27;t as interesting as you think (2021)</a> (<a href="https://lobste.rs/s/wzdymn/risc_v_isn_t_as_interesting_as_you_think" target="_blank" rel="noopener noreferrer">Lobsters</a>) (<a href="https://news.ycombinator.com/item?id=26001972" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/chipsalliance/rocket-chip" target="_blank" rel="noopener noreferrer">Rocket Chip Generator</a> - Contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core.</li><li><a href="https://mcla.ug/blog/risc-v-cpu-part-1.html" target="_blank" rel="noopener noreferrer">Designing a RISC-V CPU (2021)</a> (<a href="https://news.ycombinator.com/item?id=26164574" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/jbroll/riscv-asm" target="_blank" rel="noopener noreferrer">RISC-V assembler in Tcl</a></li><li><a href="https://risc-v-getting-started-guide.readthedocs.io/en/latest/" target="_blank" rel="noopener noreferrer">RISC-V Getting Started Guide</a> (<a href="https://github.com/riscv/risc-v-getting-started-guide" target="_blank" rel="noopener noreferrer">Code</a>)</li><li><a href="https://github.com/standardsemiconductor/lion" target="_blank" rel="noopener noreferrer">Lion: A formally verified, 5-stage pipeline RISC-V core</a> (<a href="https://news.ycombinator.com/item?id=26341055" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/nbdd0121/r2vm" target="_blank" rel="noopener noreferrer">R2VM</a> - Rust RISC-V Virtual Machine.</li><li><a href="https://commaok.xyz/post/riscv_isa_blog_post/" target="_blank" rel="noopener noreferrer">What happens when you load into x0 on RISC-V? (2021)</a></li><li><a href="https://github.com/TheThirdOne/rars" target="_blank" rel="noopener noreferrer">RARS</a> - RISC-V Assembler and Runtime Simulator.</li><li><a href="https://github.com/luojia65/rustsbi" target="_blank" rel="noopener noreferrer">RustSBI</a> - RISC-V Supervisor Binary Interface (SBI) implementation in Rust; runs on M-mode.</li><li><a href="https://github.com/riscv/riscv-isa-sim" target="_blank" rel="noopener noreferrer">Spike RISC-V ISA Simulator</a></li><li><a href="https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/" target="_blank" rel="noopener noreferrer">Examples of RISC-V Assembly Programs</a> (<a href="https://news.ycombinator.com/item?id=26946993" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/riscv/riscv-elf-psabi-doc" target="_blank" rel="noopener noreferrer">RISC-V ELF psABI Document</a> - Processor-specific application binary interface document for RISC-V.</li><li><a href="https://github.com/ucb-bar/riscv-mini" target="_blank" rel="noopener noreferrer">riscv-mini</a> - Simple RISC-V 3-stage pipeline written in Chisel.</li><li><a href="https://github.com/black-parrot/black-parrot" target="_blank" rel="noopener noreferrer">BlackParrot</a> - Linux-Capable Accelerator Host RISC-V Multicore.</li><li><a href="https://spectrum.ieee.org/geek-life/hands-on/build-a-riscv-cpu-from-scratch" target="_blank" rel="noopener noreferrer">Build a RISC-V CPU From Scratch (2021)</a> (<a href="https://news.ycombinator.com/item?id=27289213" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/stnolting/neorv32" target="_blank" rel="noopener noreferrer">NEORV32 RISC-V Processor</a> - Size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL. (<a href="https://news.ycombinator.com/item?id=27343948" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://ekaitz.elenq.tech/lightening.html" target="_blank" rel="noopener noreferrer">RISC-V Adventures: Lightening</a> (<a href="https://ekaitz.elenq.tech/hex0.html" target="_blank" rel="noopener noreferrer">Part 2</a>)</li><li><a href="https://github.com/riscv/riscv-sbi-doc" target="_blank" rel="noopener noreferrer">RISC-V Supervisor Binary Interface Spec</a></li><li><a href="https://www.youtube.com/watch?v=camQ9QeBY9Q" target="_blank" rel="noopener noreferrer">George Hotz | twitchcore: a little RISC-V core | in Python | in Verilog | on FPGA (2021)</a></li><li><a href="https://github.com/OpenXiangShan/XiangShan" target="_blank" rel="noopener noreferrer">XiangShan</a> - Open-source high-performance RISC-V processor.</li><li><a href="https://www.cnx-software.com/2021/07/05/xiangshan-open-source-64-bit-risc-v-processor-rival-arm-cortex-a76/" target="_blank" rel="noopener noreferrer">XiangShan open-source 64-bit RISC-V processor to rival Arm Cortex-A76 (2021)</a> (<a href="https://news.ycombinator.com/item?id=27737718" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://danielmangum.com/categories/risc-v-bytes/" target="_blank" rel="noopener noreferrer">RISC-V Bytes</a></li><li><a href="https://github.com/lekkit/rvvm" target="_blank" rel="noopener noreferrer">RVVM</a> - RISC-V Virtual Machine. (<a href="https://news.ycombinator.com/item?id=27918744" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://microkerneldude.wordpress.com/2021/08/04/sel4-integrity-enforcement-proved-for-risc-v/" target="_blank" rel="noopener noreferrer">seL4 Integrity Enforcement Proved for RISC-V (2021)</a></li><li><a href="https://tomverbeure.github.io/2021/07/18/VexRiscv-OpenOCD-and-Traps.html" target="_blank" rel="noopener noreferrer">VexRiscv, OpenOCD, and Traps (2021)</a> (<a href="https://github.com/tomverbeure/vexriscv_ocd_blog" target="_blank" rel="noopener noreferrer">Code</a>)</li><li><a href="https://github.com/rhysd/riscv32-cpu-chisel" target="_blank" rel="noopener noreferrer">Learning how to make RISC-V 32bit CPU with Chisel</a></li><li><a href="https://blog.pimaker.at/texts/rvc1/" target="_blank" rel="noopener noreferrer">Linux in a Pixel Shader – A RISC-V Emulator for VRChat (2021)</a> (<a href="https://news.ycombinator.com/item?id=28312632" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/PiMaker/rvc" target="_blank" rel="noopener noreferrer">rvc</a> - 32-bit RISC-V emulator in a shader (and C).</li><li><a href="https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core" target="_blank" rel="noopener noreferrer">Building a RISC-V CPU Core</a></li><li><a href="https://www.esperanto.ai/wp-content/uploads/2021/08/HC2021.Esperanto.Ditzel.Final_.pdf" target="_blank" rel="noopener noreferrer">Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip (2021)</a></li><li><a href="https://github.com/riscv/riscv-crypto" target="_blank" rel="noopener noreferrer">RISC-V Cryptography Extension</a> (<a href="https://news.ycombinator.com/item?id=28394597" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://wiki.riscv.org/display/TECH/GitHub+Repo+Map" target="_blank" rel="noopener noreferrer">RISC-V Wiki</a> (<a href="https://github.com/riscv" target="_blank" rel="noopener noreferrer">GitHub</a>)</li><li><a href="https://github.com/riscv-boom/riscv-boom" target="_blank" rel="noopener noreferrer">Berkeley Out-of-Order Machine (BOOM</a> - Synthesizable and parameterizable open source RV64GC RISC-V core written in the Chisel hardware construction language.</li><li><a href="https://www.sifive.com/boards/hifive-unmatched" target="_blank" rel="noopener noreferrer">HiFive Unmatched</a> - RISC-V Linux development platform. (<a href="https://news.ycombinator.com/item?id=28468118" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/mit-pdos/RVirt" target="_blank" rel="noopener noreferrer">RVirt</a> - S-mode trap-and-emulate hypervisor for RISC-V.</li><li><a href="https://github.com/vortexgpgpu/vortex" target="_blank" rel="noopener noreferrer">Vortex RISC-V GPGPU</a> - Full-system RISCV-based GPGPU processor. (<a href="http://vortex.cc.gatech.edu/" target="_blank" rel="noopener noreferrer">Web</a>) (<a href="https://github.com/vortexgpgpu/vortex_tutorials" target="_blank" rel="noopener noreferrer">Tutorials</a>) (<a href="https://news.ycombinator.com/item?id=29388213" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://klarasystems.com/articles/risc-v-the-new-architecture-on-the-block/" target="_blank" rel="noopener noreferrer">RISC-V: The New Architecture on the Block</a> (<a href="https://news.ycombinator.com/item?id=28696450" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/rust-embedded/riscv" target="_blank" rel="noopener noreferrer">riscv</a> - Low level access to RISC-V processors using Rust.</li><li><a href="https://www.intel.com/content/www/us/en/products/details/fpga/nios-processor/v.html" target="_blank" rel="noopener noreferrer">Nios V – Intel&#x27;s RISC-V Processor</a> (<a href="https://news.ycombinator.com/item?id=28767046" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://fuse.wikichip.org/news/6413/alibaba-open-source-xuantie-risc-v-cores-introduces-in-house-armv9-server-chip/" target="_blank" rel="noopener noreferrer">Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip (2021)</a> (<a href="https://news.ycombinator.com/item?id=28939287" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://www.youtube.com/watch?v=AOC7KmHvx9w" target="_blank" rel="noopener noreferrer">RISC-V and the CPU Revolution, Yunsup Lee (2018)</a></li><li><a href="https://www.youtube.com/playlist?list=PLP29wDx6QmW4sXTvFYgbHrLygqH8_oNEH" target="_blank" rel="noopener noreferrer">RISC-V CPU In TypeScript - YouTube</a></li><li><a href="https://semiengineering.com/high-level-synthesis-for-risc-v/" target="_blank" rel="noopener noreferrer">High-Level Synthesis For RISC-V (2021)</a> (<a href="https://news.ycombinator.com/item?id=29028633" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://www.youtube.com/watch?v=v0ssX-JiV-s" target="_blank" rel="noopener noreferrer">The Genius of the RISC-V Microprocessor - Erik Engheim (2021)</a></li><li><a href="https://github.com/riscv-software-src/opensbi" target="_blank" rel="noopener noreferrer">RISC-V Open Source Supervisor Binary Interface (OpenSBI)</a></li><li><a href="https://github.com/riscv/riscv-j-extension" target="_blank" rel="noopener noreferrer">RISC-V J Extension Specification - Instructions for JITs</a> (<a href="https://news.ycombinator.com/item?id=30647151" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://gmplib.org/list-archives/gmp-devel/2021-September/006013.html" target="_blank" rel="noopener noreferrer">“RISC V is a terrible architecture” (2021)</a> (<a href="https://news.ycombinator.com/item?id=29420622" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://www.sifive.com/press/sifive-raises-risc-v-performance-bar-with-new-best-in-class" target="_blank" rel="noopener noreferrer">New SiFive RISC-V core P650 with 40% IPC increase (2021)</a> (<a href="https://news.ycombinator.com/item?id=29418153" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/scarv/xcrypto" target="_blank" rel="noopener noreferrer">XCrypto</a> - Cryptographic ISE for RISC-V.</li><li><a href="https://github.com/pulp-platform/mempool" target="_blank" rel="noopener noreferrer">MemPool</a> - 256-RISC-V-core system with low-latency access into shared L1 memory.</li><li><a href="https://github.com/pulp-platform/fpnew" target="_blank" rel="noopener noreferrer">FPnew</a> - Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</li><li><a href="https://github.com/siliconcompiler/zerosoc" target="_blank" rel="noopener noreferrer">ZeroSoC</a> - RISC-V SoC designed to demonstrate the capabilities of SiliconCompiler.</li><li><a href="https://mcyoung.xyz/2021/11/29/assembly-1/" target="_blank" rel="noopener noreferrer">Understanding Assembly Part I: RISC-V (2021)</a></li><li><a href="https://www.youtube.com/playlist?list=PL85jopFZCnbPGAhsdS16Nn4CdX6o1LeZe" target="_blank" rel="noopener noreferrer">RISC-V Summit 2021 - YouTube</a></li><li><a href="https://github.com/Wren6991/ChristmasSoC" target="_blank" rel="noopener noreferrer">ChristmasSoc</a> - Dual-core RISC-V SoC with JTAG, atomics, SDRAM.</li><li><a href="https://cse.msu.edu/~enbody/postrisc/postrisc2.htm" target="_blank" rel="noopener noreferrer">Beyond RISC – The Post-RISC Architecture (1996)</a> (<a href="https://news.ycombinator.com/item?id=29659456" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/luojia65/sifive-core" target="_blank" rel="noopener noreferrer">SiFive-Core</a> - Low level access to SiFive RISC-V processor cores.</li><li><a href="https://github.com/minerva-cpu/minerva" target="_blank" rel="noopener noreferrer">Minerva</a> - 32-bit RISC-V soft processor.</li><li><a href="https://github.com/MaxXSoft/Fuxi" target="_blank" rel="noopener noreferrer">Fuxi</a> - 32-bit pipelined RISC-V processor written in Chisel3.</li><li><a href="https://github.com/YosysHQ/nerv" target="_blank" rel="noopener noreferrer">NERV</a> - Naive Educational RISC V processor.</li><li><a href="https://github.com/tommythorn/yari" target="_blank" rel="noopener noreferrer">YARI</a> - High performance soft core RISC implementation, binary compatible with a subset of MIPS R3000.</li><li><a href="https://github.com/MstMoonshine/rv_emu_rs" target="_blank" rel="noopener noreferrer">32-bit RISC-V Emulator in Rust</a></li><li><a href="https://github.com/rafaelcalcada/steel-core" target="_blank" rel="noopener noreferrer">Steel</a> - RISC-V processor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications.</li><li><a href="https://github.com/riscv/sail-riscv" target="_blank" rel="noopener noreferrer">Sail RISC-V model</a> - Formal specification of the RISC-V architecture, written in Sail.</li><li><a href="https://github.com/riscv-mcu/e203_hbirdv2" target="_blank" rel="noopener noreferrer">Ultra-Low Power RISC-V Core</a></li><li><a href="https://github.com/riscv/riscv-opcodes" target="_blank" rel="noopener noreferrer">RISC-V Opcodes</a></li><li><a href="https://github.com/bluespec/Piccolo" target="_blank" rel="noopener noreferrer">Piccolo</a> - RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT).</li><li><a href="https://github.com/Mazin21/RISC-V-Computer" target="_blank" rel="noopener noreferrer">RISC-V-Computer built in Logisim capable of running C/C++ programs</a></li><li><a href="https://github.com/YosysHQ/riscv-formal" target="_blank" rel="noopener noreferrer">RISC-V Formal Verification Framework</a></li><li><a href="https://github.com/CarterTS/Qor" target="_blank" rel="noopener noreferrer">Qor</a> - Simple kernel written in Rust for RISC-V.</li><li><a href="https://github.com/kuopinghsu/srv32" target="_blank" rel="noopener noreferrer">SRV32</a> - Simple 3-stage pipeline RISC-V processor.</li><li><a href="https://andreas.welcomes-you.com/zfs-risc-v-512mb-lichee-rv/" target="_blank" rel="noopener noreferrer">ZFS on a single core RISC-V hardware with 512MB (2022)</a> (<a href="https://news.ycombinator.com/item?id=30663400" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/mikeroyal/RISC-V-Guide" target="_blank" rel="noopener noreferrer">RISC-V Guide</a></li><li><a href="https://github.com/riscv-non-isa/riscv-arch-test" target="_blank" rel="noopener noreferrer">RISC-V Architecture Test SIG</a></li><li><a href="https://erik-engheim.medium.com/addressing-criticism-of-risc-v-microprocessors-803239b53284" target="_blank" rel="noopener noreferrer">Addressing Criticism of RISC-V Microprocessors (2022)</a> (<a href="https://news.ycombinator.com/item?id=30740433" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/riscv-collab/riscv-gnu-toolchain" target="_blank" rel="noopener noreferrer">RISC-V GNU Compiler Toolchain</a></li><li><a href="https://danielmangum.com/posts/risc-v-bytes-rust-cross-compilation/" target="_blank" rel="noopener noreferrer">Cross-Compiling Rust for RISC-V (2022)</a> (<a href="https://news.ycombinator.com/item?id=30754080" target="_blank" rel="noopener noreferrer">HN</a>)</li><li><a href="https://github.com/jwnhy/coffer" target="_blank" rel="noopener noreferrer">Coffer</a> - RISC-V Trusted Execution Environment.</li><li><a href="https://moonbaseotago.github.io/about/" target="_blank" rel="noopener noreferrer">VRoom</a> - High end RISC-V implementation. (<a href="https://news.ycombinator.com/item?id=30755716" target="_blank" rel="noopener noreferrer">HN</a>) (<a href="https://github.com/MoonbaseOtago/vroom" target="_blank" rel="noopener noreferrer">Code</a>)</li><li><a href="https://github.com/SpinalHDL/NaxRiscv" target="_blank" rel="noopener noreferrer">NaxRiscv</a> - RISC-V core.</li><li><a href="https://github.com/tommythorn/yarvi" target="_blank" rel="noopener noreferrer">YARVI</a> - RISC-V Implementation.</li><li><a href="https://github.com/losfair/FlatRv" target="_blank" rel="noopener noreferrer">FlatRv</a> - Cross-platform RISC-V interpreter that implements the RV32IMA instruction set.</li><li><a href="https://github.com/SymbioticEDA/riscv-formal" target="_blank" rel="noopener noreferrer">RISC-V Formal Verification Framework</a></li><li><a href="https://github.com/bluespec/Flute" target="_blank" rel="noopener noreferrer">Flute</a> - RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance.</li><li><a href="https://github.com/rsnikhil/Forvis_RISCV-ISA-Spec" target="_blank" rel="noopener noreferrer">RISCV-ISA-Spec</a> - Formal specification of RISC-V Instruction Set.</li><li><a href="https://github.com/pulp-platform/snitch" target="_blank" rel="noopener noreferrer">Snitch System</a> - Lean but mean RISC-V system.</li><li><a href="https://github.com/riscv-software-src/riscv-angel" target="_blank" rel="noopener noreferrer">JavaScript RISC-V ISA Simulator. Boots Linux in a web-browser</a></li><li><a href="https://github.com/fwsGonzo/rvscript" target="_blank" rel="noopener noreferrer">RVScript</a> - Fast RISC-V-based scripting backend for game engines.</li><li><a href="https://danielmangum.com/risc-v-tips/2022-05-14-opening-a-udp-socket-risc-v/" target="_blank" rel="noopener noreferrer">Opening a UDP Socket in RISC-V Assembly (2022)</a></li><li><a href="https://github.com/ucb-bar/riscv-torture" target="_blank" rel="noopener noreferrer">RISC-V Torture Test</a></li><li><a href="https://github.com/repnop/sbi" target="_blank" rel="noopener noreferrer">SBI</a> - Rust library to interface with the RISC-V Supervisor Binary Interface.</li><li><a href="https://github.com/LowLevelJavaScript/RISC-V-Emulator" target="_blank" rel="noopener noreferrer">RISC V Emulator</a></li><li><a href="https://github.com/rust-embedded/riscv-rt" target="_blank" rel="noopener noreferrer">riscv-rt</a> - Minimal runtime / startup for RISC-V CPU&#x27;s.</li><li><a href="https://github.com/riscv-non-isa/riscv-toolchain-conventions" target="_blank" rel="noopener noreferrer">RISC-V Toolchain Conventions</a></li></ul></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/ecioran/kinderheim/docs/hardware/cpu/risc-v.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_eYIM" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vbeJ"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages navigation"><a class="pagination-nav__link pagination-nav__link--prev" href="/kinderheim/hardware/cpu/amd"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">AMD</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/kinderheim/hardware/displays"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">Displays</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#links" class="table-of-contents__link toc-highlight">Links</a></li></ul></div></div></div></div></main></div></div></div>
<script src="/kinderheim/assets/js/runtime~main.e4e3e0cf.js"></script>
<script src="/kinderheim/assets/js/main.e5b1abf7.js"></script>
</body>
</html>