/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CAN */
.set CAN_CanIP__BUFFER_STATUS, CYREG_CAN1_BUFFER_STATUS
.set CAN_CanIP__CAN_RX0_ACR, CYREG_CAN1_CAN_RX0_ACR
.set CAN_CanIP__CAN_RX0_ACR_DATA, CYREG_CAN1_CAN_RX0_ACR_DATA
.set CAN_CanIP__CAN_RX0_AMR, CYREG_CAN1_CAN_RX0_AMR
.set CAN_CanIP__CAN_RX0_AMR_DATA, CYREG_CAN1_CAN_RX0_AMR_DATA
.set CAN_CanIP__CAN_RX0_CONTROL, CYREG_CAN1_CAN_RX0_CONTROL
.set CAN_CanIP__CAN_RX0_DATA_HIGH, CYREG_CAN1_CAN_RX0_DATA_HIGH
.set CAN_CanIP__CAN_RX0_DATA_LOW, CYREG_CAN1_CAN_RX0_DATA_LOW
.set CAN_CanIP__CAN_RX0_ID, CYREG_CAN1_CAN_RX0_ID
.set CAN_CanIP__CAN_RX1_ACR, CYREG_CAN1_CAN_RX1_ACR
.set CAN_CanIP__CAN_RX1_ACR_DATA, CYREG_CAN1_CAN_RX1_ACR_DATA
.set CAN_CanIP__CAN_RX1_AMR, CYREG_CAN1_CAN_RX1_AMR
.set CAN_CanIP__CAN_RX1_AMR_DATA, CYREG_CAN1_CAN_RX1_AMR_DATA
.set CAN_CanIP__CAN_RX1_CONTROL, CYREG_CAN1_CAN_RX1_CONTROL
.set CAN_CanIP__CAN_RX1_DATA_HIGH, CYREG_CAN1_CAN_RX1_DATA_HIGH
.set CAN_CanIP__CAN_RX1_DATA_LOW, CYREG_CAN1_CAN_RX1_DATA_LOW
.set CAN_CanIP__CAN_RX1_ID, CYREG_CAN1_CAN_RX1_ID
.set CAN_CanIP__CAN_RX10_ACR, CYREG_CAN1_CAN_RX10_ACR
.set CAN_CanIP__CAN_RX10_ACR_DATA, CYREG_CAN1_CAN_RX10_ACR_DATA
.set CAN_CanIP__CAN_RX10_AMR, CYREG_CAN1_CAN_RX10_AMR
.set CAN_CanIP__CAN_RX10_AMR_DATA, CYREG_CAN1_CAN_RX10_AMR_DATA
.set CAN_CanIP__CAN_RX10_CONTROL, CYREG_CAN1_CAN_RX10_CONTROL
.set CAN_CanIP__CAN_RX10_DATA_HIGH, CYREG_CAN1_CAN_RX10_DATA_HIGH
.set CAN_CanIP__CAN_RX10_DATA_LOW, CYREG_CAN1_CAN_RX10_DATA_LOW
.set CAN_CanIP__CAN_RX10_ID, CYREG_CAN1_CAN_RX10_ID
.set CAN_CanIP__CAN_RX11_ACR, CYREG_CAN1_CAN_RX11_ACR
.set CAN_CanIP__CAN_RX11_ACR_DATA, CYREG_CAN1_CAN_RX11_ACR_DATA
.set CAN_CanIP__CAN_RX11_AMR, CYREG_CAN1_CAN_RX11_AMR
.set CAN_CanIP__CAN_RX11_AMR_DATA, CYREG_CAN1_CAN_RX11_AMR_DATA
.set CAN_CanIP__CAN_RX11_CONTROL, CYREG_CAN1_CAN_RX11_CONTROL
.set CAN_CanIP__CAN_RX11_DATA_HIGH, CYREG_CAN1_CAN_RX11_DATA_HIGH
.set CAN_CanIP__CAN_RX11_DATA_LOW, CYREG_CAN1_CAN_RX11_DATA_LOW
.set CAN_CanIP__CAN_RX11_ID, CYREG_CAN1_CAN_RX11_ID
.set CAN_CanIP__CAN_RX12_ACR, CYREG_CAN1_CAN_RX12_ACR
.set CAN_CanIP__CAN_RX12_ACR_DATA, CYREG_CAN1_CAN_RX12_ACR_DATA
.set CAN_CanIP__CAN_RX12_AMR, CYREG_CAN1_CAN_RX12_AMR
.set CAN_CanIP__CAN_RX12_AMR_DATA, CYREG_CAN1_CAN_RX12_AMR_DATA
.set CAN_CanIP__CAN_RX12_CONTROL, CYREG_CAN1_CAN_RX12_CONTROL
.set CAN_CanIP__CAN_RX12_DATA_HIGH, CYREG_CAN1_CAN_RX12_DATA_HIGH
.set CAN_CanIP__CAN_RX12_DATA_LOW, CYREG_CAN1_CAN_RX12_DATA_LOW
.set CAN_CanIP__CAN_RX12_ID, CYREG_CAN1_CAN_RX12_ID
.set CAN_CanIP__CAN_RX13_ACR, CYREG_CAN1_CAN_RX13_ACR
.set CAN_CanIP__CAN_RX13_ACR_DATA, CYREG_CAN1_CAN_RX13_ACR_DATA
.set CAN_CanIP__CAN_RX13_AMR, CYREG_CAN1_CAN_RX13_AMR
.set CAN_CanIP__CAN_RX13_AMR_DATA, CYREG_CAN1_CAN_RX13_AMR_DATA
.set CAN_CanIP__CAN_RX13_CONTROL, CYREG_CAN1_CAN_RX13_CONTROL
.set CAN_CanIP__CAN_RX13_DATA_HIGH, CYREG_CAN1_CAN_RX13_DATA_HIGH
.set CAN_CanIP__CAN_RX13_DATA_LOW, CYREG_CAN1_CAN_RX13_DATA_LOW
.set CAN_CanIP__CAN_RX13_ID, CYREG_CAN1_CAN_RX13_ID
.set CAN_CanIP__CAN_RX14_ACR, CYREG_CAN1_CAN_RX14_ACR
.set CAN_CanIP__CAN_RX14_ACR_DATA, CYREG_CAN1_CAN_RX14_ACR_DATA
.set CAN_CanIP__CAN_RX14_AMR, CYREG_CAN1_CAN_RX14_AMR
.set CAN_CanIP__CAN_RX14_AMR_DATA, CYREG_CAN1_CAN_RX14_AMR_DATA
.set CAN_CanIP__CAN_RX14_CONTROL, CYREG_CAN1_CAN_RX14_CONTROL
.set CAN_CanIP__CAN_RX14_DATA_HIGH, CYREG_CAN1_CAN_RX14_DATA_HIGH
.set CAN_CanIP__CAN_RX14_DATA_LOW, CYREG_CAN1_CAN_RX14_DATA_LOW
.set CAN_CanIP__CAN_RX14_ID, CYREG_CAN1_CAN_RX14_ID
.set CAN_CanIP__CAN_RX15_ACR, CYREG_CAN1_CAN_RX15_ACR
.set CAN_CanIP__CAN_RX15_ACR_DATA, CYREG_CAN1_CAN_RX15_ACR_DATA
.set CAN_CanIP__CAN_RX15_AMR, CYREG_CAN1_CAN_RX15_AMR
.set CAN_CanIP__CAN_RX15_AMR_DATA, CYREG_CAN1_CAN_RX15_AMR_DATA
.set CAN_CanIP__CAN_RX15_CONTROL, CYREG_CAN1_CAN_RX15_CONTROL
.set CAN_CanIP__CAN_RX15_DATA_HIGH, CYREG_CAN1_CAN_RX15_DATA_HIGH
.set CAN_CanIP__CAN_RX15_DATA_LOW, CYREG_CAN1_CAN_RX15_DATA_LOW
.set CAN_CanIP__CAN_RX15_ID, CYREG_CAN1_CAN_RX15_ID
.set CAN_CanIP__CAN_RX2_ACR, CYREG_CAN1_CAN_RX2_ACR
.set CAN_CanIP__CAN_RX2_ACR_DATA, CYREG_CAN1_CAN_RX2_ACR_DATA
.set CAN_CanIP__CAN_RX2_AMR, CYREG_CAN1_CAN_RX2_AMR
.set CAN_CanIP__CAN_RX2_AMR_DATA, CYREG_CAN1_CAN_RX2_AMR_DATA
.set CAN_CanIP__CAN_RX2_CONTROL, CYREG_CAN1_CAN_RX2_CONTROL
.set CAN_CanIP__CAN_RX2_DATA_HIGH, CYREG_CAN1_CAN_RX2_DATA_HIGH
.set CAN_CanIP__CAN_RX2_DATA_LOW, CYREG_CAN1_CAN_RX2_DATA_LOW
.set CAN_CanIP__CAN_RX2_ID, CYREG_CAN1_CAN_RX2_ID
.set CAN_CanIP__CAN_RX3_ACR, CYREG_CAN1_CAN_RX3_ACR
.set CAN_CanIP__CAN_RX3_ACR_DATA, CYREG_CAN1_CAN_RX3_ACR_DATA
.set CAN_CanIP__CAN_RX3_AMR, CYREG_CAN1_CAN_RX3_AMR
.set CAN_CanIP__CAN_RX3_AMR_DATA, CYREG_CAN1_CAN_RX3_AMR_DATA
.set CAN_CanIP__CAN_RX3_CONTROL, CYREG_CAN1_CAN_RX3_CONTROL
.set CAN_CanIP__CAN_RX3_DATA_HIGH, CYREG_CAN1_CAN_RX3_DATA_HIGH
.set CAN_CanIP__CAN_RX3_DATA_LOW, CYREG_CAN1_CAN_RX3_DATA_LOW
.set CAN_CanIP__CAN_RX3_ID, CYREG_CAN1_CAN_RX3_ID
.set CAN_CanIP__CAN_RX4_ACR, CYREG_CAN1_CAN_RX4_ACR
.set CAN_CanIP__CAN_RX4_ACR_DATA, CYREG_CAN1_CAN_RX4_ACR_DATA
.set CAN_CanIP__CAN_RX4_AMR, CYREG_CAN1_CAN_RX4_AMR
.set CAN_CanIP__CAN_RX4_AMR_DATA, CYREG_CAN1_CAN_RX4_AMR_DATA
.set CAN_CanIP__CAN_RX4_CONTROL, CYREG_CAN1_CAN_RX4_CONTROL
.set CAN_CanIP__CAN_RX4_DATA_HIGH, CYREG_CAN1_CAN_RX4_DATA_HIGH
.set CAN_CanIP__CAN_RX4_DATA_LOW, CYREG_CAN1_CAN_RX4_DATA_LOW
.set CAN_CanIP__CAN_RX4_ID, CYREG_CAN1_CAN_RX4_ID
.set CAN_CanIP__CAN_RX5_ACR, CYREG_CAN1_CAN_RX5_ACR
.set CAN_CanIP__CAN_RX5_ACR_DATA, CYREG_CAN1_CAN_RX5_ACR_DATA
.set CAN_CanIP__CAN_RX5_AMR, CYREG_CAN1_CAN_RX5_AMR
.set CAN_CanIP__CAN_RX5_AMR_DATA, CYREG_CAN1_CAN_RX5_AMR_DATA
.set CAN_CanIP__CAN_RX5_CONTROL, CYREG_CAN1_CAN_RX5_CONTROL
.set CAN_CanIP__CAN_RX5_DATA_HIGH, CYREG_CAN1_CAN_RX5_DATA_HIGH
.set CAN_CanIP__CAN_RX5_DATA_LOW, CYREG_CAN1_CAN_RX5_DATA_LOW
.set CAN_CanIP__CAN_RX5_ID, CYREG_CAN1_CAN_RX5_ID
.set CAN_CanIP__CAN_RX6_ACR, CYREG_CAN1_CAN_RX6_ACR
.set CAN_CanIP__CAN_RX6_ACR_DATA, CYREG_CAN1_CAN_RX6_ACR_DATA
.set CAN_CanIP__CAN_RX6_AMR, CYREG_CAN1_CAN_RX6_AMR
.set CAN_CanIP__CAN_RX6_AMR_DATA, CYREG_CAN1_CAN_RX6_AMR_DATA
.set CAN_CanIP__CAN_RX6_CONTROL, CYREG_CAN1_CAN_RX6_CONTROL
.set CAN_CanIP__CAN_RX6_DATA_HIGH, CYREG_CAN1_CAN_RX6_DATA_HIGH
.set CAN_CanIP__CAN_RX6_DATA_LOW, CYREG_CAN1_CAN_RX6_DATA_LOW
.set CAN_CanIP__CAN_RX6_ID, CYREG_CAN1_CAN_RX6_ID
.set CAN_CanIP__CAN_RX7_ACR, CYREG_CAN1_CAN_RX7_ACR
.set CAN_CanIP__CAN_RX7_ACR_DATA, CYREG_CAN1_CAN_RX7_ACR_DATA
.set CAN_CanIP__CAN_RX7_AMR, CYREG_CAN1_CAN_RX7_AMR
.set CAN_CanIP__CAN_RX7_AMR_DATA, CYREG_CAN1_CAN_RX7_AMR_DATA
.set CAN_CanIP__CAN_RX7_CONTROL, CYREG_CAN1_CAN_RX7_CONTROL
.set CAN_CanIP__CAN_RX7_DATA_HIGH, CYREG_CAN1_CAN_RX7_DATA_HIGH
.set CAN_CanIP__CAN_RX7_DATA_LOW, CYREG_CAN1_CAN_RX7_DATA_LOW
.set CAN_CanIP__CAN_RX7_ID, CYREG_CAN1_CAN_RX7_ID
.set CAN_CanIP__CAN_RX8_ACR, CYREG_CAN1_CAN_RX8_ACR
.set CAN_CanIP__CAN_RX8_ACR_DATA, CYREG_CAN1_CAN_RX8_ACR_DATA
.set CAN_CanIP__CAN_RX8_AMR, CYREG_CAN1_CAN_RX8_AMR
.set CAN_CanIP__CAN_RX8_AMR_DATA, CYREG_CAN1_CAN_RX8_AMR_DATA
.set CAN_CanIP__CAN_RX8_CONTROL, CYREG_CAN1_CAN_RX8_CONTROL
.set CAN_CanIP__CAN_RX8_DATA_HIGH, CYREG_CAN1_CAN_RX8_DATA_HIGH
.set CAN_CanIP__CAN_RX8_DATA_LOW, CYREG_CAN1_CAN_RX8_DATA_LOW
.set CAN_CanIP__CAN_RX8_ID, CYREG_CAN1_CAN_RX8_ID
.set CAN_CanIP__CAN_RX9_ACR, CYREG_CAN1_CAN_RX9_ACR
.set CAN_CanIP__CAN_RX9_ACR_DATA, CYREG_CAN1_CAN_RX9_ACR_DATA
.set CAN_CanIP__CAN_RX9_AMR, CYREG_CAN1_CAN_RX9_AMR
.set CAN_CanIP__CAN_RX9_AMR_DATA, CYREG_CAN1_CAN_RX9_AMR_DATA
.set CAN_CanIP__CAN_RX9_CONTROL, CYREG_CAN1_CAN_RX9_CONTROL
.set CAN_CanIP__CAN_RX9_DATA_HIGH, CYREG_CAN1_CAN_RX9_DATA_HIGH
.set CAN_CanIP__CAN_RX9_DATA_LOW, CYREG_CAN1_CAN_RX9_DATA_LOW
.set CAN_CanIP__CAN_RX9_ID, CYREG_CAN1_CAN_RX9_ID
.set CAN_CanIP__CAN_TX0_CONTROL, CYREG_CAN1_CAN_TX0_CONTROL
.set CAN_CanIP__CAN_TX0_DATA_HIGH, CYREG_CAN1_CAN_TX0_DATA_HIGH
.set CAN_CanIP__CAN_TX0_DATA_LOW, CYREG_CAN1_CAN_TX0_DATA_LOW
.set CAN_CanIP__CAN_TX0_ID, CYREG_CAN1_CAN_TX0_ID
.set CAN_CanIP__CAN_TX1_CONTROL, CYREG_CAN1_CAN_TX1_CONTROL
.set CAN_CanIP__CAN_TX1_DATA_HIGH, CYREG_CAN1_CAN_TX1_DATA_HIGH
.set CAN_CanIP__CAN_TX1_DATA_LOW, CYREG_CAN1_CAN_TX1_DATA_LOW
.set CAN_CanIP__CAN_TX1_ID, CYREG_CAN1_CAN_TX1_ID
.set CAN_CanIP__CAN_TX2_CONTROL, CYREG_CAN1_CAN_TX2_CONTROL
.set CAN_CanIP__CAN_TX2_DATA_HIGH, CYREG_CAN1_CAN_TX2_DATA_HIGH
.set CAN_CanIP__CAN_TX2_DATA_LOW, CYREG_CAN1_CAN_TX2_DATA_LOW
.set CAN_CanIP__CAN_TX2_ID, CYREG_CAN1_CAN_TX2_ID
.set CAN_CanIP__CAN_TX3_CONTROL, CYREG_CAN1_CAN_TX3_CONTROL
.set CAN_CanIP__CAN_TX3_DATA_HIGH, CYREG_CAN1_CAN_TX3_DATA_HIGH
.set CAN_CanIP__CAN_TX3_DATA_LOW, CYREG_CAN1_CAN_TX3_DATA_LOW
.set CAN_CanIP__CAN_TX3_ID, CYREG_CAN1_CAN_TX3_ID
.set CAN_CanIP__CAN_TX4_CONTROL, CYREG_CAN1_CAN_TX4_CONTROL
.set CAN_CanIP__CAN_TX4_DATA_HIGH, CYREG_CAN1_CAN_TX4_DATA_HIGH
.set CAN_CanIP__CAN_TX4_DATA_LOW, CYREG_CAN1_CAN_TX4_DATA_LOW
.set CAN_CanIP__CAN_TX4_ID, CYREG_CAN1_CAN_TX4_ID
.set CAN_CanIP__CAN_TX5_CONTROL, CYREG_CAN1_CAN_TX5_CONTROL
.set CAN_CanIP__CAN_TX5_DATA_HIGH, CYREG_CAN1_CAN_TX5_DATA_HIGH
.set CAN_CanIP__CAN_TX5_DATA_LOW, CYREG_CAN1_CAN_TX5_DATA_LOW
.set CAN_CanIP__CAN_TX5_ID, CYREG_CAN1_CAN_TX5_ID
.set CAN_CanIP__CAN_TX6_CONTROL, CYREG_CAN1_CAN_TX6_CONTROL
.set CAN_CanIP__CAN_TX6_DATA_HIGH, CYREG_CAN1_CAN_TX6_DATA_HIGH
.set CAN_CanIP__CAN_TX6_DATA_LOW, CYREG_CAN1_CAN_TX6_DATA_LOW
.set CAN_CanIP__CAN_TX6_ID, CYREG_CAN1_CAN_TX6_ID
.set CAN_CanIP__CAN_TX7_CONTROL, CYREG_CAN1_CAN_TX7_CONTROL
.set CAN_CanIP__CAN_TX7_DATA_HIGH, CYREG_CAN1_CAN_TX7_DATA_HIGH
.set CAN_CanIP__CAN_TX7_DATA_LOW, CYREG_CAN1_CAN_TX7_DATA_LOW
.set CAN_CanIP__CAN_TX7_ID, CYREG_CAN1_CAN_TX7_ID
.set CAN_CanIP__CNTL, CYREG_CAN1_CNTL
.set CAN_CanIP__COMMAND, CYREG_CAN1_COMMAND
.set CAN_CanIP__CONFIG, CYREG_CAN1_CONFIG
.set CAN_CanIP__ECR, CYREG_CAN1_ECR
.set CAN_CanIP__ERROR_STATUS, CYREG_CAN1_ERROR_STATUS
.set CAN_CanIP__INT_EBL, CYREG_CAN1_INT_EBL
.set CAN_CanIP__INT_STATUS, CYREG_CAN1_INT_STATUS
.set CAN_CanIP__INTR_CAN, CYREG_CAN1_INTR_CAN
.set CAN_CanIP__INTR_CAN_MASK, CYREG_CAN1_INTR_CAN_MASK
.set CAN_CanIP__INTR_CAN_MASKED, CYREG_CAN1_INTR_CAN_MASKED
.set CAN_CanIP__INTR_CAN_SET, CYREG_CAN1_INTR_CAN_SET
.set CAN_CanIP__TTCAN_CAPTURE, CYREG_CAN1_TTCAN_CAPTURE
.set CAN_CanIP__TTCAN_COMPARE, CYREG_CAN1_TTCAN_COMPARE
.set CAN_CanIP__TTCAN_COUNTER, CYREG_CAN1_TTCAN_COUNTER
.set CAN_CanIP__TTCAN_TIMING, CYREG_CAN1_TTCAN_TIMING
.set CAN_HFCLK__DIV_ID, 0x00000040
.set CAN_HFCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CAN_HFCLK__PA_DIV_ID, 0x000000FF
.set CAN_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CAN_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CAN_isr__INTC_MASK, 0x20000000
.set CAN_isr__INTC_NUMBER, 29
.set CAN_isr__INTC_PRIOR_MASK, 0xC000
.set CAN_isr__INTC_PRIOR_NUM, 3
.set CAN_isr__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set CAN_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CAN_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* RX_1 */
.set RX_1__0__DR, CYREG_GPIO_PRT0_DR
.set RX_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RX_1__0__HSIOM_MASK, 0x0000000F
.set RX_1__0__HSIOM_SHIFT, 0
.set RX_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__0__INTR, CYREG_GPIO_PRT0_INTR
.set RX_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX_1__0__MASK, 0x01
.set RX_1__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set RX_1__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set RX_1__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set RX_1__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set RX_1__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set RX_1__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set RX_1__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set RX_1__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set RX_1__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set RX_1__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set RX_1__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set RX_1__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set RX_1__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set RX_1__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set RX_1__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set RX_1__0__PC, CYREG_GPIO_PRT0_PC
.set RX_1__0__PC2, CYREG_GPIO_PRT0_PC2
.set RX_1__0__PORT, 0
.set RX_1__0__PS, CYREG_GPIO_PRT0_PS
.set RX_1__0__SHIFT, 0
.set RX_1__DR, CYREG_GPIO_PRT0_DR
.set RX_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RX_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RX_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RX_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__INTR, CYREG_GPIO_PRT0_INTR
.set RX_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RX_1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RX_1__MASK, 0x01
.set RX_1__PA__CFG0, CYREG_UDB_PA4_CFG0
.set RX_1__PA__CFG1, CYREG_UDB_PA4_CFG1
.set RX_1__PA__CFG10, CYREG_UDB_PA4_CFG10
.set RX_1__PA__CFG11, CYREG_UDB_PA4_CFG11
.set RX_1__PA__CFG12, CYREG_UDB_PA4_CFG12
.set RX_1__PA__CFG13, CYREG_UDB_PA4_CFG13
.set RX_1__PA__CFG14, CYREG_UDB_PA4_CFG14
.set RX_1__PA__CFG2, CYREG_UDB_PA4_CFG2
.set RX_1__PA__CFG3, CYREG_UDB_PA4_CFG3
.set RX_1__PA__CFG4, CYREG_UDB_PA4_CFG4
.set RX_1__PA__CFG5, CYREG_UDB_PA4_CFG5
.set RX_1__PA__CFG6, CYREG_UDB_PA4_CFG6
.set RX_1__PA__CFG7, CYREG_UDB_PA4_CFG7
.set RX_1__PA__CFG8, CYREG_UDB_PA4_CFG8
.set RX_1__PA__CFG9, CYREG_UDB_PA4_CFG9
.set RX_1__PC, CYREG_GPIO_PRT0_PC
.set RX_1__PC2, CYREG_GPIO_PRT0_PC2
.set RX_1__PORT, 0
.set RX_1__PS, CYREG_GPIO_PRT0_PS
.set RX_1__SHIFT, 0

/* TX_1 */
.set TX_1__0__DR, CYREG_GPIO_PRT4_DR
.set TX_1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set TX_1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set TX_1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set TX_1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set TX_1__0__HSIOM_MASK, 0x0F000000
.set TX_1__0__HSIOM_SHIFT, 24
.set TX_1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set TX_1__0__INTR, CYREG_GPIO_PRT4_INTR
.set TX_1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set TX_1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set TX_1__0__MASK, 0x40
.set TX_1__0__OUT_SEL, CYREG_UDB_PA5_CFG10
.set TX_1__0__OUT_SEL_SHIFT, 12
.set TX_1__0__OUT_SEL_VAL, -1
.set TX_1__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set TX_1__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set TX_1__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set TX_1__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set TX_1__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set TX_1__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set TX_1__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set TX_1__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set TX_1__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set TX_1__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set TX_1__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set TX_1__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set TX_1__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set TX_1__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set TX_1__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set TX_1__0__PC, CYREG_GPIO_PRT4_PC
.set TX_1__0__PC2, CYREG_GPIO_PRT4_PC2
.set TX_1__0__PORT, 4
.set TX_1__0__PS, CYREG_GPIO_PRT4_PS
.set TX_1__0__SHIFT, 6
.set TX_1__DR, CYREG_GPIO_PRT4_DR
.set TX_1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set TX_1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set TX_1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set TX_1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set TX_1__INTR, CYREG_GPIO_PRT4_INTR
.set TX_1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set TX_1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set TX_1__MASK, 0x40
.set TX_1__PA__CFG0, CYREG_UDB_PA5_CFG0
.set TX_1__PA__CFG1, CYREG_UDB_PA5_CFG1
.set TX_1__PA__CFG10, CYREG_UDB_PA5_CFG10
.set TX_1__PA__CFG11, CYREG_UDB_PA5_CFG11
.set TX_1__PA__CFG12, CYREG_UDB_PA5_CFG12
.set TX_1__PA__CFG13, CYREG_UDB_PA5_CFG13
.set TX_1__PA__CFG14, CYREG_UDB_PA5_CFG14
.set TX_1__PA__CFG2, CYREG_UDB_PA5_CFG2
.set TX_1__PA__CFG3, CYREG_UDB_PA5_CFG3
.set TX_1__PA__CFG4, CYREG_UDB_PA5_CFG4
.set TX_1__PA__CFG5, CYREG_UDB_PA5_CFG5
.set TX_1__PA__CFG6, CYREG_UDB_PA5_CFG6
.set TX_1__PA__CFG7, CYREG_UDB_PA5_CFG7
.set TX_1__PA__CFG8, CYREG_UDB_PA5_CFG8
.set TX_1__PA__CFG9, CYREG_UDB_PA5_CFG9
.set TX_1__PC, CYREG_GPIO_PRT4_PC
.set TX_1__PC2, CYREG_GPIO_PRT4_PC2
.set TX_1__PORT, 4
.set TX_1__PS, CYREG_GPIO_PRT4_PS
.set TX_1__SHIFT, 6

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_rx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_rx__0__PORT, 3
.set UART_rx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT3_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_rx__PC, CYREG_GPIO_PRT3_PC
.set UART_rx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_rx__PORT, 3
.set UART_rx__PS, CYREG_GPIO_PRT3_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB1_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB1_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set UART_SCBCLK__DIV_ID, 0x00000043
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA7_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 2
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__0__PORT, 3
.set UART_tx__0__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT3_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT3_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PA__CFG0, CYREG_UDB_PA7_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA7_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA7_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA7_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA7_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA7_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA7_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA7_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA7_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA7_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA7_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA7_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA7_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA7_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA7_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT3_PC
.set UART_tx__PC2, CYREG_GPIO_PRT3_PC2
.set UART_tx__PORT, 3
.set UART_tx__PS, CYREG_GPIO_PRT3_PS
.set UART_tx__SHIFT, 1

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
.set Clock_1__DIV_ID, 0x00000044
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
.set Clock_2__DIV_ID, 0x000000C0
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_24_5_CTL
.set Clock_2__FRAC_MASK, 0x000000F8
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Pin_Pot */
.set Pin_Pot__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_Pot__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_Pot__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_Pot__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_Pot__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_Pot__0__HSIOM_MASK, 0x000F0000
.set Pin_Pot__0__HSIOM_SHIFT, 16
.set Pin_Pot__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Pot__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_Pot__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Pot__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_Pot__0__MASK, 0x10
.set Pin_Pot__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Pot__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Pot__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Pot__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Pot__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Pot__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Pot__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Pot__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Pot__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Pot__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Pot__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Pot__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Pot__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Pot__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Pot__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Pot__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_Pot__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_Pot__0__PORT, 2
.set Pin_Pot__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_Pot__0__SHIFT, 4
.set Pin_Pot__DR, CYREG_GPIO_PRT2_DR
.set Pin_Pot__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_Pot__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_Pot__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_Pot__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Pot__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_Pot__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_Pot__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_Pot__MASK, 0x10
.set Pin_Pot__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_Pot__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_Pot__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_Pot__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_Pot__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_Pot__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_Pot__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_Pot__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_Pot__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_Pot__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_Pot__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_Pot__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_Pot__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_Pot__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_Pot__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_Pot__PC, CYREG_GPIO_PRT2_PC
.set Pin_Pot__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_Pot__PORT, 2
.set Pin_Pot__PS, CYREG_GPIO_PRT2_PS
.set Pin_Pot__SHIFT, 4

/* QuadDec */
.set QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST3
.set QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_bQuadDec_Stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK3
.set QuadDec_bQuadDec_Stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set QuadDec_bQuadDec_Stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST3
.set QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST3
.set QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST3
.set QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_UDB_W8_A02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_UDB_W8_A12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_UDB_W8_D02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_UDB_W8_D12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_UDB_W8_F02
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_UDB_W8_F12
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_A0_REG, CYREG_UDB_W32_A03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_A1_REG, CYREG_UDB_W32_A13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_D0_REG, CYREG_UDB_W32_D03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_D1_REG, CYREG_UDB_W32_D13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_F0_REG, CYREG_UDB_W32_F03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_F1_REG, CYREG_UDB_W32_F13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_UDB_W8_A03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_UDB_W8_A13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_UDB_W8_D03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_UDB_W8_D13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_UDB_W8_F03
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_UDB_W8_F13
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
.set QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK3
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST0

/* Clock_PWM */
.set Clock_PWM__CTRL_REGISTER, CYREG_PERI_PCLK_CTL18
.set Clock_PWM__DIV_ID, 0x00000041
.set Clock_PWM__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_PWM__PA_DIV_ID, 0x000000FF

/* PWM_Motor */
.set PWM_Motor_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT7_CC
.set PWM_Motor_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT7_CC_BUFF
.set PWM_Motor_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT7_COUNTER
.set PWM_Motor_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT7_CTRL
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT7_INTR
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT7_INTR_MASK
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT7_INTR_MASKED
.set PWM_Motor_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT7_INTR_SET
.set PWM_Motor_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT7_PERIOD
.set PWM_Motor_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT7_PERIOD_BUFF
.set PWM_Motor_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT7_STATUS
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x80
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 7
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x8000
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 15
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x80000000
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 31
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x800000
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 23
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x80
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 7
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x80
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 7
.set PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 7
.set PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT7_TR_CTRL0
.set PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT7_TR_CTRL1
.set PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT7_TR_CTRL2

/* Pin_Motor */
.set Pin_Motor__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Motor__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Motor__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Motor__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Motor__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Motor__0__HSIOM_MASK, 0x0F000000
.set Pin_Motor__0__HSIOM_SHIFT, 24
.set Pin_Motor__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Motor__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Motor__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Motor__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Motor__0__MASK, 0x40
.set Pin_Motor__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_Motor__0__OUT_SEL_SHIFT, 12
.set Pin_Motor__0__OUT_SEL_VAL, -1
.set Pin_Motor__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Motor__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Motor__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Motor__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Motor__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Motor__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Motor__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Motor__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Motor__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Motor__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Motor__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Motor__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Motor__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Motor__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Motor__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Motor__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Motor__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Motor__0__PORT, 1
.set Pin_Motor__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Motor__0__SHIFT, 6
.set Pin_Motor__DR, CYREG_GPIO_PRT1_DR
.set Pin_Motor__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Motor__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Motor__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Motor__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Motor__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Motor__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Motor__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Motor__MASK, 0x40
.set Pin_Motor__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Motor__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Motor__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Motor__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Motor__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Motor__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Motor__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Motor__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Motor__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Motor__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Motor__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Motor__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Motor__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Motor__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Motor__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Motor__PC, CYREG_GPIO_PRT1_PC
.set Pin_Motor__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Motor__PORT, 1
.set Pin_Motor__PS, CYREG_GPIO_PRT1_PS
.set Pin_Motor__SHIFT, 6

/* Pin_debug */
.set Pin_debug__0__DR, CYREG_GPIO_PRT5_DR
.set Pin_debug__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_debug__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_debug__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_debug__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_debug__0__HSIOM_MASK, 0x0000F000
.set Pin_debug__0__HSIOM_SHIFT, 12
.set Pin_debug__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_debug__0__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_debug__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_debug__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_debug__0__MASK, 0x08
.set Pin_debug__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_debug__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_debug__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_debug__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_debug__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_debug__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_debug__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_debug__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_debug__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_debug__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_debug__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_debug__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_debug__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_debug__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_debug__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_debug__0__PC, CYREG_GPIO_PRT5_PC
.set Pin_debug__0__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_debug__0__PORT, 5
.set Pin_debug__0__PS, CYREG_GPIO_PRT5_PS
.set Pin_debug__0__SHIFT, 3
.set Pin_debug__DR, CYREG_GPIO_PRT5_DR
.set Pin_debug__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_debug__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_debug__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_debug__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_debug__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_debug__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_debug__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_debug__MASK, 0x08
.set Pin_debug__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_debug__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_debug__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_debug__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_debug__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_debug__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_debug__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_debug__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_debug__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_debug__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_debug__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_debug__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_debug__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_debug__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_debug__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_debug__PC, CYREG_GPIO_PRT5_PC
.set Pin_debug__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_debug__PORT, 5
.set Pin_debug__PS, CYREG_GPIO_PRT5_PS
.set Pin_debug__SHIFT, 3

/* isr_manual */
.set isr_manual__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_manual__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_manual__INTC_MASK, 0x02
.set isr_manual__INTC_NUMBER, 1
.set isr_manual__INTC_PRIOR_MASK, 0xC000
.set isr_manual__INTC_PRIOR_NUM, 3
.set isr_manual__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_manual__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_manual__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_Limit_1 */
.set Pin_Limit_1__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Limit_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Limit_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Limit_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Limit_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Limit_1__0__HSIOM_MASK, 0xF0000000
.set Pin_Limit_1__0__HSIOM_SHIFT, 28
.set Pin_Limit_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Limit_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Limit_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Limit_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Limit_1__0__MASK, 0x80
.set Pin_Limit_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Limit_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Limit_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Limit_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Limit_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Limit_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Limit_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Limit_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Limit_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Limit_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Limit_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Limit_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Limit_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Limit_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Limit_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Limit_1__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Limit_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Limit_1__0__PORT, 1
.set Pin_Limit_1__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Limit_1__0__SHIFT, 7
.set Pin_Limit_1__DR, CYREG_GPIO_PRT1_DR
.set Pin_Limit_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Limit_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Limit_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Limit_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Limit_1__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Limit_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Limit_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Limit_1__MASK, 0x80
.set Pin_Limit_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Limit_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Limit_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Limit_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Limit_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Limit_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Limit_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Limit_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Limit_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Limit_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Limit_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Limit_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Limit_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Limit_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Limit_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Limit_1__PC, CYREG_GPIO_PRT1_PC
.set Pin_Limit_1__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Limit_1__PORT, 1
.set Pin_Limit_1__PS, CYREG_GPIO_PRT1_PS
.set Pin_Limit_1__SHIFT, 7

/* Pin_Limit_2 */
.set Pin_Limit_2__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_Limit_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_Limit_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_Limit_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_Limit_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_Limit_2__0__HSIOM_MASK, 0xF0000000
.set Pin_Limit_2__0__HSIOM_SHIFT, 28
.set Pin_Limit_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Limit_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_Limit_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Limit_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_Limit_2__0__MASK, 0x80
.set Pin_Limit_2__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_Limit_2__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_Limit_2__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_Limit_2__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_Limit_2__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_Limit_2__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_Limit_2__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_Limit_2__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_Limit_2__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_Limit_2__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_Limit_2__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_Limit_2__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_Limit_2__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_Limit_2__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_Limit_2__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_Limit_2__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_Limit_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_Limit_2__0__PORT, 4
.set Pin_Limit_2__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_Limit_2__0__SHIFT, 7
.set Pin_Limit_2__DR, CYREG_GPIO_PRT4_DR
.set Pin_Limit_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_Limit_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_Limit_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_Limit_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Limit_2__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_Limit_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Limit_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_Limit_2__MASK, 0x80
.set Pin_Limit_2__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_Limit_2__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_Limit_2__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_Limit_2__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_Limit_2__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_Limit_2__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_Limit_2__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_Limit_2__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_Limit_2__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_Limit_2__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_Limit_2__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_Limit_2__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_Limit_2__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_Limit_2__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_Limit_2__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_Limit_2__PC, CYREG_GPIO_PRT4_PC
.set Pin_Limit_2__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_Limit_2__PORT, 4
.set Pin_Limit_2__PS, CYREG_GPIO_PRT4_PS
.set Pin_Limit_2__SHIFT, 7

/* isr_Limit_1 */
.set isr_Limit_1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_Limit_1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_Limit_1__INTC_MASK, 0x01
.set isr_Limit_1__INTC_NUMBER, 0
.set isr_Limit_1__INTC_PRIOR_MASK, 0xC0
.set isr_Limit_1__INTC_PRIOR_NUM, 3
.set isr_Limit_1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_Limit_1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_Limit_1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_Manual_2 */
.set Pin_Manual_2__0__DR, CYREG_GPIO_PRT4_DR
.set Pin_Manual_2__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_Manual_2__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_Manual_2__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_Manual_2__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set Pin_Manual_2__0__HSIOM_MASK, 0x0000000F
.set Pin_Manual_2__0__HSIOM_SHIFT, 0
.set Pin_Manual_2__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Manual_2__0__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_Manual_2__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Manual_2__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_Manual_2__0__MASK, 0x01
.set Pin_Manual_2__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_Manual_2__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_Manual_2__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_Manual_2__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_Manual_2__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_Manual_2__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_Manual_2__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_Manual_2__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_Manual_2__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_Manual_2__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_Manual_2__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_Manual_2__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_Manual_2__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_Manual_2__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_Manual_2__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_Manual_2__0__PC, CYREG_GPIO_PRT4_PC
.set Pin_Manual_2__0__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_Manual_2__0__PORT, 4
.set Pin_Manual_2__0__PS, CYREG_GPIO_PRT4_PS
.set Pin_Manual_2__0__SHIFT, 0
.set Pin_Manual_2__DR, CYREG_GPIO_PRT4_DR
.set Pin_Manual_2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set Pin_Manual_2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set Pin_Manual_2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set Pin_Manual_2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Manual_2__INTR, CYREG_GPIO_PRT4_INTR
.set Pin_Manual_2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set Pin_Manual_2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set Pin_Manual_2__MASK, 0x01
.set Pin_Manual_2__PA__CFG0, CYREG_UDB_PA5_CFG0
.set Pin_Manual_2__PA__CFG1, CYREG_UDB_PA5_CFG1
.set Pin_Manual_2__PA__CFG10, CYREG_UDB_PA5_CFG10
.set Pin_Manual_2__PA__CFG11, CYREG_UDB_PA5_CFG11
.set Pin_Manual_2__PA__CFG12, CYREG_UDB_PA5_CFG12
.set Pin_Manual_2__PA__CFG13, CYREG_UDB_PA5_CFG13
.set Pin_Manual_2__PA__CFG14, CYREG_UDB_PA5_CFG14
.set Pin_Manual_2__PA__CFG2, CYREG_UDB_PA5_CFG2
.set Pin_Manual_2__PA__CFG3, CYREG_UDB_PA5_CFG3
.set Pin_Manual_2__PA__CFG4, CYREG_UDB_PA5_CFG4
.set Pin_Manual_2__PA__CFG5, CYREG_UDB_PA5_CFG5
.set Pin_Manual_2__PA__CFG6, CYREG_UDB_PA5_CFG6
.set Pin_Manual_2__PA__CFG7, CYREG_UDB_PA5_CFG7
.set Pin_Manual_2__PA__CFG8, CYREG_UDB_PA5_CFG8
.set Pin_Manual_2__PA__CFG9, CYREG_UDB_PA5_CFG9
.set Pin_Manual_2__PC, CYREG_GPIO_PRT4_PC
.set Pin_Manual_2__PC2, CYREG_GPIO_PRT4_PC2
.set Pin_Manual_2__PORT, 4
.set Pin_Manual_2__PS, CYREG_GPIO_PRT4_PS
.set Pin_Manual_2__SHIFT, 0

/* Pin_count_10 */
.set Pin_count_10__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_10__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_10__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_10__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_10__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_count_10__0__HSIOM_MASK, 0x00000F00
.set Pin_count_10__0__HSIOM_SHIFT, 8
.set Pin_count_10__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_10__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_10__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_10__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_10__0__MASK, 0x04
.set Pin_count_10__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_10__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_10__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_10__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_10__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_10__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_10__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_10__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_10__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_10__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_10__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_10__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_10__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_10__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_10__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_10__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_10__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_10__0__PORT, 1
.set Pin_count_10__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_10__0__SHIFT, 2
.set Pin_count_10__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_10__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_10__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_10__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_10__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_10__MASK, 0x04
.set Pin_count_10__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_10__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_10__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_10__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_10__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_10__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_10__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_10__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_10__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_10__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_10__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_10__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_10__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_10__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_10__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_10__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_10__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_10__PORT, 1
.set Pin_count_10__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_10__SHIFT, 2

/* Pin_count_20 */
.set Pin_count_20__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_20__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_20__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_20__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_20__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_count_20__0__HSIOM_MASK, 0x0000F000
.set Pin_count_20__0__HSIOM_SHIFT, 12
.set Pin_count_20__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_20__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_20__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_20__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_20__0__MASK, 0x08
.set Pin_count_20__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_20__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_20__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_20__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_20__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_20__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_20__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_20__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_20__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_20__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_20__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_20__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_20__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_20__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_20__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_20__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_20__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_20__0__PORT, 1
.set Pin_count_20__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_20__0__SHIFT, 3
.set Pin_count_20__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_20__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_20__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_20__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_20__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_20__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_20__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_20__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_20__MASK, 0x08
.set Pin_count_20__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_20__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_20__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_20__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_20__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_20__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_20__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_20__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_20__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_20__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_20__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_20__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_20__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_20__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_20__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_20__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_20__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_20__PORT, 1
.set Pin_count_20__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_20__SHIFT, 3

/* Pin_manual_1 */
.set Pin_manual_1__0__DR, CYREG_GPIO_PRT3_DR
.set Pin_manual_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_manual_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_manual_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_manual_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_manual_1__0__HSIOM_MASK, 0x00F00000
.set Pin_manual_1__0__HSIOM_SHIFT, 20
.set Pin_manual_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_manual_1__0__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_manual_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_manual_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_manual_1__0__MASK, 0x20
.set Pin_manual_1__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Pin_manual_1__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Pin_manual_1__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Pin_manual_1__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Pin_manual_1__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Pin_manual_1__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Pin_manual_1__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Pin_manual_1__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Pin_manual_1__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Pin_manual_1__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Pin_manual_1__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Pin_manual_1__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Pin_manual_1__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Pin_manual_1__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Pin_manual_1__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Pin_manual_1__0__PC, CYREG_GPIO_PRT3_PC
.set Pin_manual_1__0__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_manual_1__0__PORT, 3
.set Pin_manual_1__0__PS, CYREG_GPIO_PRT3_PS
.set Pin_manual_1__0__SHIFT, 5
.set Pin_manual_1__DR, CYREG_GPIO_PRT3_DR
.set Pin_manual_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Pin_manual_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Pin_manual_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Pin_manual_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_manual_1__INTR, CYREG_GPIO_PRT3_INTR
.set Pin_manual_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Pin_manual_1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Pin_manual_1__MASK, 0x20
.set Pin_manual_1__PA__CFG0, CYREG_UDB_PA7_CFG0
.set Pin_manual_1__PA__CFG1, CYREG_UDB_PA7_CFG1
.set Pin_manual_1__PA__CFG10, CYREG_UDB_PA7_CFG10
.set Pin_manual_1__PA__CFG11, CYREG_UDB_PA7_CFG11
.set Pin_manual_1__PA__CFG12, CYREG_UDB_PA7_CFG12
.set Pin_manual_1__PA__CFG13, CYREG_UDB_PA7_CFG13
.set Pin_manual_1__PA__CFG14, CYREG_UDB_PA7_CFG14
.set Pin_manual_1__PA__CFG2, CYREG_UDB_PA7_CFG2
.set Pin_manual_1__PA__CFG3, CYREG_UDB_PA7_CFG3
.set Pin_manual_1__PA__CFG4, CYREG_UDB_PA7_CFG4
.set Pin_manual_1__PA__CFG5, CYREG_UDB_PA7_CFG5
.set Pin_manual_1__PA__CFG6, CYREG_UDB_PA7_CFG6
.set Pin_manual_1__PA__CFG7, CYREG_UDB_PA7_CFG7
.set Pin_manual_1__PA__CFG8, CYREG_UDB_PA7_CFG8
.set Pin_manual_1__PA__CFG9, CYREG_UDB_PA7_CFG9
.set Pin_manual_1__PC, CYREG_GPIO_PRT3_PC
.set Pin_manual_1__PC2, CYREG_GPIO_PRT3_PC2
.set Pin_manual_1__PORT, 3
.set Pin_manual_1__PS, CYREG_GPIO_PRT3_PS
.set Pin_manual_1__SHIFT, 5

/* ADC_SAR_Seq_1 */
.set ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000042
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_Seq_1_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_SAR_Seq_1_intClock__DIV_ID, 0x00000042
.set ADC_SAR_Seq_1_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set ADC_SAR_Seq_1_intClock__PA_DIV_ID, 0x000000FF
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x20000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 17
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_Direction */
.set Pin_Direction__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Direction__0__HSIOM_MASK, 0x000F0000
.set Pin_Direction__0__HSIOM_SHIFT, 16
.set Pin_Direction__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction__0__MASK, 0x10
.set Pin_Direction__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction__0__PORT, 1
.set Pin_Direction__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction__0__SHIFT, 4
.set Pin_Direction__DR, CYREG_GPIO_PRT1_DR
.set Pin_Direction__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_Direction__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_Direction__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_Direction__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_Direction__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_Direction__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_Direction__MASK, 0x10
.set Pin_Direction__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Direction__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Direction__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Direction__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Direction__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Direction__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Direction__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Direction__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Direction__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Direction__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Direction__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Direction__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Direction__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Direction__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Direction__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Direction__PC, CYREG_GPIO_PRT1_PC
.set Pin_Direction__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_Direction__PORT, 1
.set Pin_Direction__PS, CYREG_GPIO_PRT1_PS
.set Pin_Direction__SHIFT, 4

/* Pin_Encoder_A */
.set Pin_Encoder_A__0__DR, CYREG_GPIO_PRT5_DR
.set Pin_Encoder_A__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Encoder_A__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Encoder_A__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Encoder_A__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_Encoder_A__0__HSIOM_MASK, 0x00F00000
.set Pin_Encoder_A__0__HSIOM_SHIFT, 20
.set Pin_Encoder_A__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_A__0__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_A__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_A__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_A__0__MASK, 0x20
.set Pin_Encoder_A__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Encoder_A__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Encoder_A__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Encoder_A__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Encoder_A__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Encoder_A__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Encoder_A__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Encoder_A__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Encoder_A__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Encoder_A__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Encoder_A__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Encoder_A__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Encoder_A__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Encoder_A__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Encoder_A__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Encoder_A__0__PC, CYREG_GPIO_PRT5_PC
.set Pin_Encoder_A__0__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Encoder_A__0__PORT, 5
.set Pin_Encoder_A__0__PS, CYREG_GPIO_PRT5_PS
.set Pin_Encoder_A__0__SHIFT, 5
.set Pin_Encoder_A__DR, CYREG_GPIO_PRT5_DR
.set Pin_Encoder_A__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Encoder_A__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Encoder_A__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Encoder_A__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_A__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_A__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_A__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_A__MASK, 0x20
.set Pin_Encoder_A__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Encoder_A__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Encoder_A__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Encoder_A__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Encoder_A__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Encoder_A__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Encoder_A__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Encoder_A__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Encoder_A__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Encoder_A__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Encoder_A__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Encoder_A__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Encoder_A__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Encoder_A__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Encoder_A__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Encoder_A__PC, CYREG_GPIO_PRT5_PC
.set Pin_Encoder_A__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Encoder_A__PORT, 5
.set Pin_Encoder_A__PS, CYREG_GPIO_PRT5_PS
.set Pin_Encoder_A__SHIFT, 5

/* Pin_Encoder_B */
.set Pin_Encoder_B__0__DR, CYREG_GPIO_PRT5_DR
.set Pin_Encoder_B__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Encoder_B__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Encoder_B__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Encoder_B__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set Pin_Encoder_B__0__HSIOM_MASK, 0x0F000000
.set Pin_Encoder_B__0__HSIOM_SHIFT, 24
.set Pin_Encoder_B__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_B__0__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_B__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_B__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_B__0__MASK, 0x40
.set Pin_Encoder_B__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Encoder_B__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Encoder_B__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Encoder_B__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Encoder_B__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Encoder_B__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Encoder_B__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Encoder_B__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Encoder_B__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Encoder_B__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Encoder_B__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Encoder_B__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Encoder_B__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Encoder_B__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Encoder_B__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Encoder_B__0__PC, CYREG_GPIO_PRT5_PC
.set Pin_Encoder_B__0__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Encoder_B__0__PORT, 5
.set Pin_Encoder_B__0__PS, CYREG_GPIO_PRT5_PS
.set Pin_Encoder_B__0__SHIFT, 6
.set Pin_Encoder_B__DR, CYREG_GPIO_PRT5_DR
.set Pin_Encoder_B__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set Pin_Encoder_B__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set Pin_Encoder_B__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set Pin_Encoder_B__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_B__INTR, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_B__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set Pin_Encoder_B__INTSTAT, CYREG_GPIO_PRT5_INTR
.set Pin_Encoder_B__MASK, 0x40
.set Pin_Encoder_B__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_Encoder_B__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_Encoder_B__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_Encoder_B__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_Encoder_B__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_Encoder_B__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_Encoder_B__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_Encoder_B__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_Encoder_B__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_Encoder_B__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_Encoder_B__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_Encoder_B__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_Encoder_B__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_Encoder_B__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_Encoder_B__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_Encoder_B__PC, CYREG_GPIO_PRT5_PC
.set Pin_Encoder_B__PC2, CYREG_GPIO_PRT5_PC2
.set Pin_Encoder_B__PORT, 5
.set Pin_Encoder_B__PS, CYREG_GPIO_PRT5_PS
.set Pin_Encoder_B__SHIFT, 6

/* Pin_count_neg_10 */
.set Pin_count_neg_10__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_neg_10__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_neg_10__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_neg_10__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_neg_10__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_count_neg_10__0__HSIOM_MASK, 0x000000F0
.set Pin_count_neg_10__0__HSIOM_SHIFT, 4
.set Pin_count_neg_10__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_10__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_10__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_10__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_10__0__MASK, 0x02
.set Pin_count_neg_10__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_neg_10__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_neg_10__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_neg_10__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_neg_10__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_neg_10__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_neg_10__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_neg_10__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_neg_10__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_neg_10__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_neg_10__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_neg_10__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_neg_10__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_neg_10__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_neg_10__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_neg_10__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_neg_10__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_neg_10__0__PORT, 1
.set Pin_count_neg_10__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_neg_10__0__SHIFT, 1
.set Pin_count_neg_10__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_neg_10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_neg_10__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_neg_10__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_neg_10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_10__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_10__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_10__MASK, 0x02
.set Pin_count_neg_10__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_neg_10__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_neg_10__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_neg_10__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_neg_10__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_neg_10__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_neg_10__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_neg_10__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_neg_10__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_neg_10__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_neg_10__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_neg_10__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_neg_10__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_neg_10__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_neg_10__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_neg_10__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_neg_10__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_neg_10__PORT, 1
.set Pin_count_neg_10__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_neg_10__SHIFT, 1

/* Pin_count_neg_20 */
.set Pin_count_neg_20__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_neg_20__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_neg_20__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_neg_20__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_neg_20__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_count_neg_20__0__HSIOM_MASK, 0x0000000F
.set Pin_count_neg_20__0__HSIOM_SHIFT, 0
.set Pin_count_neg_20__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_20__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_20__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_20__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_20__0__MASK, 0x01
.set Pin_count_neg_20__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_neg_20__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_neg_20__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_neg_20__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_neg_20__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_neg_20__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_neg_20__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_neg_20__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_neg_20__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_neg_20__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_neg_20__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_neg_20__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_neg_20__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_neg_20__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_neg_20__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_neg_20__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_neg_20__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_neg_20__0__PORT, 1
.set Pin_count_neg_20__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_neg_20__0__SHIFT, 0
.set Pin_count_neg_20__DR, CYREG_GPIO_PRT1_DR
.set Pin_count_neg_20__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_count_neg_20__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_count_neg_20__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_count_neg_20__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_20__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_20__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_count_neg_20__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_count_neg_20__MASK, 0x01
.set Pin_count_neg_20__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_count_neg_20__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_count_neg_20__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_count_neg_20__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_count_neg_20__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_count_neg_20__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_count_neg_20__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_count_neg_20__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_count_neg_20__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_count_neg_20__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_count_neg_20__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_count_neg_20__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_count_neg_20__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_count_neg_20__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_count_neg_20__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_count_neg_20__PC, CYREG_GPIO_PRT1_PC
.set Pin_count_neg_20__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_count_neg_20__PORT, 1
.set Pin_count_neg_20__PS, CYREG_GPIO_PRT1_PS
.set Pin_count_neg_20__SHIFT, 0

/* Status_Reg_Manual */
.set Status_Reg_Manual_sts_intr_sts_reg__0__MASK, 0x01
.set Status_Reg_Manual_sts_intr_sts_reg__0__POS, 0
.set Status_Reg_Manual_sts_intr_sts_reg__1__MASK, 0x02
.set Status_Reg_Manual_sts_intr_sts_reg__1__POS, 1
.set Status_Reg_Manual_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Status_Reg_Manual_sts_intr_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set Status_Reg_Manual_sts_intr_sts_reg__32BIT_MASK_REG, CYREG_UDB_W32_MSK2
.set Status_Reg_Manual_sts_intr_sts_reg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
.set Status_Reg_Manual_sts_intr_sts_reg__32BIT_STATUS_REG, CYREG_UDB_W32_ST2
.set Status_Reg_Manual_sts_intr_sts_reg__MASK, 0x03
.set Status_Reg_Manual_sts_intr_sts_reg__MASK_REG, CYREG_UDB_W8_MSK2
.set Status_Reg_Manual_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Status_Reg_Manual_sts_intr_sts_reg__STATUS_REG, CYREG_UDB_W8_ST2

/* Status_Reg_Switches */
.set Status_Reg_Switches_sts_intr_sts_reg__0__MASK, 0x01
.set Status_Reg_Switches_sts_intr_sts_reg__0__POS, 0
.set Status_Reg_Switches_sts_intr_sts_reg__1__MASK, 0x02
.set Status_Reg_Switches_sts_intr_sts_reg__1__POS, 1
.set Status_Reg_Switches_sts_intr_sts_reg__MASK, 0x03
.set Status_Reg_Switches_sts_intr_sts_reg__MASK_REG, CYREG_UDB_W8_MSK7
.set Status_Reg_Switches_sts_intr_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
.set Status_Reg_Switches_sts_intr_sts_reg__STATUS_REG, CYREG_UDB_W8_ST7

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101311A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 1
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
