git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_ieee_754_add_sub.git f:/verilog_sva_gh_scraper/data/full_repos/697876788
git clone --depth 1 --no-tags https://github.com/xunying123/TouALU.git f:/verilog_sva_gh_scraper/data/full_repos/697320768
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/DPK_TMR.git f:/verilog_sva_gh_scraper/data/full_repos/697387196
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/AlarmProject.git f:/verilog_sva_gh_scraper/data/full_repos/698931382
git clone --depth 1 --no-tags https://github.com/LUISARAMIREZ08/Procesador_Monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/699574034
git clone --depth 1 --no-tags https://github.com/jnaraujo/tec498_2023_2_projeto_02.git f:/verilog_sva_gh_scraper/data/full_repos/695567790
git clone --depth 1 --no-tags https://github.com/raki025/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/697165501
git clone --depth 1 --no-tags https://github.com/Pruthvi-Parate/RISCV_Project_IIITB.git f:/verilog_sva_gh_scraper/data/full_repos/699753451
git clone --depth 1 --no-tags https://github.com/aviel207/Real-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/695757198
git clone --depth 1 --no-tags https://github.com/avishkaherath/RISCV32-SingleCycle-NonPipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/692959641
git clone --depth 1 --no-tags https://github.com/ZeboZebo702/CEE_2024_modular_calc.git f:/verilog_sva_gh_scraper/data/full_repos/693353154
git clone --depth 1 --no-tags https://github.com/doora1202/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/699693709
git clone --depth 1 --no-tags https://github.com/IslamElsadek97/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/693206387
git clone --depth 1 --no-tags https://github.com/Mohamed123484/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/693197980
git clone --depth 1 --no-tags https://github.com/harison1121/NTHU.git f:/verilog_sva_gh_scraper/data/full_repos/693719814
git clone --depth 1 --no-tags https://github.com/PrathikUmbarji/digitalSystem.git f:/verilog_sva_gh_scraper/data/full_repos/693263897
git clone --depth 1 --no-tags https://github.com/MiskaMoska/NoCRouterArch.git f:/verilog_sva_gh_scraper/data/full_repos/693678653
git clone --depth 1 --no-tags https://github.com/fayizferosh/risc-v-myth-report.git f:/verilog_sva_gh_scraper/data/full_repos/694169519
git clone --depth 1 --no-tags https://github.com/DanielUSMELO/my_chip.git f:/verilog_sva_gh_scraper/data/full_repos/694862657
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/693840090
git clone --depth 1 --no-tags https://github.com/Hadassaju/my_chip_dpga.git f:/verilog_sva_gh_scraper/data/full_repos/693761892
git clone --depth 1 --no-tags https://github.com/VargVain/arch-alu.git f:/verilog_sva_gh_scraper/data/full_repos/697439173
git clone --depth 1 --no-tags https://github.com/sgh579/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/697556430
git clone --depth 1 --no-tags https://github.com/mrdunker/IIITB_auto_room_lc.git f:/verilog_sva_gh_scraper/data/full_repos/699655771
git clone --depth 1 --no-tags https://github.com/develone/catboard-relook.git f:/verilog_sva_gh_scraper/data/full_repos/698941182
git clone --depth 1 --no-tags https://github.com/Mithun-Chakravarthi/100-Days-RTL-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/693661286
git clone --depth 1 --no-tags https://github.com/d-chekuri/RTL2GDS.git f:/verilog_sva_gh_scraper/data/full_repos/696348702
git clone --depth 1 --no-tags https://github.com/Justsomebody1234/Hdl_Bits.git f:/verilog_sva_gh_scraper/data/full_repos/693192163
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/32bit-Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/692646993
git clone --depth 1 --no-tags https://github.com/shyamsundar-nd/fulladder.git f:/verilog_sva_gh_scraper/data/full_repos/692648179
git clone --depth 1 --no-tags https://github.com/dhanvantraj7/Soil_Monitoring_bot.git f:/verilog_sva_gh_scraper/data/full_repos/697695620
git clone --depth 1 --no-tags https://github.com/sm-koeunseo/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/693700751
git clone --depth 1 --no-tags https://github.com/s311511010/SOCStudy.git f:/verilog_sva_gh_scraper/data/full_repos/695027304
git clone --depth 1 --no-tags https://github.com/sumitarohit/UART_Using_Verilog_HDl.git f:/verilog_sva_gh_scraper/data/full_repos/699214273
git clone --depth 1 --no-tags https://github.com/aviaya4/memory_register.git f:/verilog_sva_gh_scraper/data/full_repos/699278501
git clone --depth 1 --no-tags https://github.com/esraaayman1900735/RTL-to-GDS-implementation-of-low-power-configurable-multi-clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/698647858
git clone --depth 1 --no-tags https://github.com/abottegam/Digital-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/698693945
git clone --depth 1 --no-tags https://github.com/Revathikotni123/T_intersection.git f:/verilog_sva_gh_scraper/data/full_repos/698167091
git clone --depth 1 --no-tags https://github.com/MuChengChen/IC-Contest-Undergraduate-Level-Cell-Based-Digital-Circuit-Design-Category-PREVIOUS-EXAM.git f:/verilog_sva_gh_scraper/data/full_repos/696164858
git clone --depth 1 --no-tags https://github.com/prathiksha97/udcounter.git f:/verilog_sva_gh_scraper/data/full_repos/697121566
git clone --depth 1 --no-tags https://github.com/eslamaoao/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/697586852
git clone --depth 1 --no-tags https://github.com/jorgeav55/Dispatch_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/698749817
git clone --depth 1 --no-tags https://github.com/Vankit21/Majorproject.git f:/verilog_sva_gh_scraper/data/full_repos/698991907
git clone --depth 1 --no-tags https://github.com/MuChengChen/SHA3.git f:/verilog_sva_gh_scraper/data/full_repos/698858019
git clone --depth 1 --no-tags https://github.com/mrLSD/Sipeed-TangNano-20K.git f:/verilog_sva_gh_scraper/data/full_repos/698945639
git clone --depth 1 --no-tags https://github.com/Tichard/ELN.git f:/verilog_sva_gh_scraper/data/full_repos/699459091
git clone --depth 1 --no-tags https://github.com/Fermuto/I2CTransmitReceive.git f:/verilog_sva_gh_scraper/data/full_repos/700052514
git clone --depth 1 --no-tags https://github.com/suraj4840/Vedic_multiplier_023.git f:/verilog_sva_gh_scraper/data/full_repos/698343915
git clone --depth 1 --no-tags https://github.com/basemhesham/32-bit_single_cycle_MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/696496580
git clone --depth 1 --no-tags https://github.com/ObitoUchiha-K/StateMooreMachine.git f:/verilog_sva_gh_scraper/data/full_repos/693951664
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Round-Robin-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/697070805
git clone --depth 1 --no-tags https://github.com/pjb325/ECE128-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/696975332
git clone --depth 1 --no-tags https://github.com/H44081272/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/695874974
git clone --depth 1 --no-tags https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL01.git f:/verilog_sva_gh_scraper/data/full_repos/695840012
git clone --depth 1 --no-tags https://github.com/zizi0123/ToyALU.git f:/verilog_sva_gh_scraper/data/full_repos/697401875
git clone --depth 1 --no-tags https://github.com/meiEEsam/Multi-Cylcle-Mips.git f:/verilog_sva_gh_scraper/data/full_repos/697893365
git clone --depth 1 --no-tags https://github.com/muhammad-maarij-zeeshan/synchronous-ram.git f:/verilog_sva_gh_scraper/data/full_repos/693471845
git clone --depth 1 --no-tags https://github.com/0ZoZ0/Image_Processing_with_Neighborhood_Processing_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/693100607
git clone --depth 1 --no-tags https://github.com/atondwalkar/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/693257299
git clone --depth 1 --no-tags https://github.com/camailam/PBL_CD.git f:/verilog_sva_gh_scraper/data/full_repos/694434169
git clone --depth 1 --no-tags https://github.com/subbu009/Router_1x3.git f:/verilog_sva_gh_scraper/data/full_repos/693638890
git clone --depth 1 --no-tags https://github.com/gps1784/verilog-nes-6502.git f:/verilog_sva_gh_scraper/data/full_repos/692830631
git clone --depth 1 --no-tags https://github.com/PiyushTewari2/CMOS-OV7670-SCCB-intefacing-and-configuration-on-FPGA-NEXYS4-DDR-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/692963904
git clone --depth 1 --no-tags https://github.com/fathimaruksana/TFF.git f:/verilog_sva_gh_scraper/data/full_repos/693440797
git clone --depth 1 --no-tags https://github.com/JNario31/4bit-binary-to-decimal.git f:/verilog_sva_gh_scraper/data/full_repos/693373811
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/693820652
git clone --depth 1 --no-tags https://github.com/AbdAllah1441/GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/695746762
git clone --depth 1 --no-tags https://github.com/Zathura1sanky/32-Bit-RISC-V-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/699965344
git clone --depth 1 --no-tags https://github.com/SakirHussain/spi.git f:/verilog_sva_gh_scraper/data/full_repos/699800698
git clone --depth 1 --no-tags https://github.com/shale-paper/prototype.git f:/verilog_sva_gh_scraper/data/full_repos/693374570
git clone --depth 1 --no-tags https://github.com/SuperSaish/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/693566575
git clone --depth 1 --no-tags https://github.com/ZeboZebo702/ARITH_2019_modulus_calc.git f:/verilog_sva_gh_scraper/data/full_repos/693391796
git clone --depth 1 --no-tags https://github.com/Sourabhsinghchouhan/Single_cycle_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/693623223
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/Prime-number.git f:/verilog_sva_gh_scraper/data/full_repos/692670040
git clone --depth 1 --no-tags https://github.com/Mohamedfares10/Basic_Improved_Pulse_Width_Modulation.git f:/verilog_sva_gh_scraper/data/full_repos/692849759
git clone --depth 1 --no-tags https://github.com/gt74745/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/692787473
git clone --depth 1 --no-tags https://github.com/ahmedkha2/USB_AXI_interface.git f:/verilog_sva_gh_scraper/data/full_repos/692912593
git clone --depth 1 --no-tags https://github.com/Omarchaban/Design_and_UVM_Verification_of_Single_Cycle_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/693012732
git clone --depth 1 --no-tags https://github.com/iyashiiii/SELF-MADE-ACTIVITIES-FROM-VERILOG-RECORDINGS.git f:/verilog_sva_gh_scraper/data/full_repos/692921629
git clone --depth 1 --no-tags https://github.com/suraj4840/SR_FF_using_JK_FF_013.git f:/verilog_sva_gh_scraper/data/full_repos/696294199
git clone --depth 1 --no-tags https://github.com/suraj4840/SIS0_014.git f:/verilog_sva_gh_scraper/data/full_repos/696299867
git clone --depth 1 --no-tags https://github.com/kaveri307/4x1-Multiplexer-struct.git f:/verilog_sva_gh_scraper/data/full_repos/695230110
git clone --depth 1 --no-tags https://github.com/0ZoZ0/RV32I_RISC-V-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/695279305
git clone --depth 1 --no-tags https://github.com/kkmlyle/top_tx_922.git f:/verilog_sva_gh_scraper/data/full_repos/695143672
git clone --depth 1 --no-tags https://github.com/XiaoKChenEdu/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/694529998
git clone --depth 1 --no-tags https://github.com/hiGiraffe/Computer-Organization-Mips.git f:/verilog_sva_gh_scraper/data/full_repos/698677417
git clone --depth 1 --no-tags https://github.com/MuChengChen/INTRODUCTION-TO-VLSI-CAD-HOMEWORK.git f:/verilog_sva_gh_scraper/data/full_repos/696159445
git clone --depth 1 --no-tags https://github.com/renjialong0926/myrepo.git f:/verilog_sva_gh_scraper/data/full_repos/696189748
git clone --depth 1 --no-tags https://github.com/rolance110/Image_Denoising_and_Edge_Detection.git f:/verilog_sva_gh_scraper/data/full_repos/698139488
git clone --depth 1 --no-tags https://github.com/gagana-05/caravel_setup.git f:/verilog_sva_gh_scraper/data/full_repos/698203803
git clone --depth 1 --no-tags https://github.com/SnehashreeHazra/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/698206317
git clone --depth 1 --no-tags https://github.com/Prabha1010/myadldo.git f:/verilog_sva_gh_scraper/data/full_repos/698572644
git clone --depth 1 --no-tags https://github.com/MiZiDD-76/tt05_mizidd_7bitalu.git f:/verilog_sva_gh_scraper/data/full_repos/699496036
git clone --depth 1 --no-tags https://github.com/alvin0912/AtrousConvolution.git f:/verilog_sva_gh_scraper/data/full_repos/699425536
git clone --depth 1 --no-tags https://github.com/PeterBaptista/Microondas-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/694931023
git clone --depth 1 --no-tags https://github.com/pritish2439/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/694703286
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/Synchronizers.git f:/verilog_sva_gh_scraper/data/full_repos/695691909
git clone --depth 1 --no-tags https://github.com/Max-0729/SOCStudy.git f:/verilog_sva_gh_scraper/data/full_repos/695025705
git clone --depth 1 --no-tags https://github.com/suraj4840/MUX_4_1_004.git f:/verilog_sva_gh_scraper/data/full_repos/695619669
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/695473161
