==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k410tffg900-2'
INFO: [HLS 200-10] Analyzing design file 'matched.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 366.848 ; gain = 13.375 ; free physical = 120966 ; free virtual = 255424
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 366.848 ; gain = 13.375 ; free physical = 120962 ; free virtual = 255422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 367.238 ; gain = 13.766 ; free physical = 120951 ; free virtual = 255413
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 367.238 ; gain = 13.766 ; free physical = 120946 ; free virtual = 255408
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'averaging' (matched.cpp:28).
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA' (matched.cpp:98) in function 'averaging' completely.
INFO: [XFORM 203-101] Partitioning array 'data_reg_i.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pn_seq.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 494.844 ; gain = 141.371 ; free physical = 120917 ; free virtual = 255384
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 494.844 ; gain = 141.371 ; free physical = 120915 ; free virtual = 255382
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'averaging' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'averaging'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'averaging'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_reg_q_V_load_2', matched.cpp:101) on array 'data_reg_q_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_reg_q_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.04 seconds; current allocated memory: 82.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 82.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'averaging'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'averaging/i_data_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'averaging/i_data_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'averaging/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'averaging/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'averaging/start_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'averaging' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'currentwrState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_valid_reg_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currentState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'firstLoad_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'data_reg_i_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'averaging_data_reg_q_V' to 'averaging_data_rebkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'averaging'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 83.565 MB.
INFO: [RTMG 210-278] Implementing memory 'averaging_data_rebkb_ram (RAM)' using block RAMs with reset.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 494.844 ; gain = 141.371 ; free physical = 120912 ; free virtual = 255382
INFO: [SYSC 207-301] Generating SystemC RTL for averaging.
INFO: [VHDL 208-304] Generating VHDL RTL for averaging.
INFO: [VLOG 209-307] Generating Verilog RTL for averaging.
INFO: [HLS 200-112] Total elapsed time: 19.36 seconds; peak allocated memory: 83.565 MB.
