Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_factorial_wrapper_behav xil_defaultlib.tb_factorial_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(WIDTH=4)
Compiling module xil_defaultlib.fact_reg(WIDTH=1)
Compiling module xil_defaultlib.fac_controlunit
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.fac_datapath
Compiling module xil_defaultlib.factorial_accelerator
Compiling module xil_defaultlib.fact_result_reg
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.factorial_wrapper
Compiling module xil_defaultlib.tb_factorial_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_factorial_wrapper_behav
