#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1011bae00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1011baf80 .scope module, "sram_array_tb" "sram_array_tb" 3 4;
 .timescale 0 0;
P_0x1011bb100 .param/l "ADDR_WIDTH" 1 3 7, +C4<00000000000000000000000000100000>;
P_0x1011bb140 .param/l "WIDTH" 1 3 6, +C4<00000000000000000000000000010000>;
L_0x82d031a40 .functor XOR 1, v0x82d078280_0, L_0x82d07a1c0, C4<0>, C4<0>;
L_0x82d031ab0 .functor AND 1, L_0x82d031a40, L_0x82d07a260, C4<1>, C4<1>;
L_0x82d031b20 .functor NOT 1, L_0x82d031ab0, C4<0>, C4<0>, C4<0>;
v0x82d078fa0_0 .net "Mclk", 0 0, v0x82d078280_0;  1 drivers
v0x82d079040_0 .var "ReadEn", 0 0;
v0x82d0790e0_0 .var "WriteEn", 0 0;
v0x82d079180_0 .net *"_ivl_1", 0 0, L_0x82d07a1c0;  1 drivers
v0x82d079220_0 .net *"_ivl_12", 0 0, L_0x82d07a300;  1 drivers
v0x82d0792c0_0 .net *"_ivl_16", 0 0, L_0x82d07a3a0;  1 drivers
v0x82d079360_0 .net *"_ivl_2", 0 0, L_0x82d031a40;  1 drivers
v0x82d079400_0 .net *"_ivl_20", 0 0, L_0x82d07a440;  1 drivers
v0x82d0794a0_0 .net *"_ivl_24", 0 0, L_0x82d07a4e0;  1 drivers
v0x82d079540_0 .net *"_ivl_28", 0 0, L_0x82d07a580;  1 drivers
v0x82d0795e0_0 .net *"_ivl_32", 0 0, L_0x82d07a620;  1 drivers
v0x82d079680_0 .net *"_ivl_36", 0 0, L_0x82d07a6c0;  1 drivers
v0x82d079720_0 .net *"_ivl_40", 0 0, L_0x82d07a760;  1 drivers
v0x82d0797c0_0 .net *"_ivl_44", 0 0, L_0x82d07a800;  1 drivers
v0x82d079860_0 .net *"_ivl_48", 0 0, L_0x82d07a8a0;  1 drivers
v0x82d079900_0 .net *"_ivl_5", 0 0, L_0x82d07a260;  1 drivers
v0x82d0799a0_0 .net *"_ivl_52", 0 0, L_0x82d07a940;  1 drivers
v0x82d079a40_0 .var "clk", 0 0;
v0x82d079ae0_0 .net "clkpos", 9 0, v0x82d0783c0_0;  1 drivers
v0x82d079b80_0 .var "i", 4 0;
v0x82d079c20_0 .var "in", 15 0;
v0x82d079cc0_0 .net "instFlag", 0 0, v0x82d078460_0;  1 drivers
v0x82d079d60_0 .net "outA", 15 0, v0x82d078b40_0;  1 drivers
v0x82d079e00_0 .net "outB", 15 0, v0x82d078be0_0;  1 drivers
v0x82d079ea0_0 .var "reset", 0 0;
v0x82d079f40_0 .net "srclkneg", 0 0, L_0x82d031ab0;  1 drivers
v0x82d079fe0_0 .net "srclkpos", 0 0, L_0x82d031b20;  1 drivers
v0x82d07a080_0 .var "wordA", 31 0;
v0x82d07a120_0 .var "wordB", 31 0;
E_0x82d03a480 .event posedge, L_0x82d07a940;
E_0x82d03a4c0 .event posedge, L_0x82d07a8a0;
E_0x82d03a500 .event posedge, L_0x82d07a800;
E_0x82d03a540 .event posedge, L_0x82d07a760;
E_0x82d03a580 .event posedge, L_0x82d07a6c0;
E_0x82d03a5c0 .event posedge, L_0x82d07a620;
E_0x82d03a600 .event posedge, L_0x82d07a580;
E_0x82d03a680 .event posedge, L_0x82d07a4e0;
E_0x82d03a6c0 .event posedge, L_0x82d07a440;
E_0x82d03a640 .event posedge, L_0x82d07a3a0;
E_0x82d03a700 .event posedge, L_0x82d07a300;
L_0x82d07a1c0 .part v0x82d0783c0_0, 6, 1;
L_0x82d07a260 .part v0x82d0783c0_0, 6, 1;
L_0x82d07a300 .part v0x82d0783c0_0, 2, 1;
L_0x82d07a3a0 .part v0x82d0783c0_0, 4, 1;
L_0x82d07a440 .part v0x82d0783c0_0, 8, 1;
L_0x82d07a4e0 .part v0x82d0783c0_0, 9, 1;
L_0x82d07a580 .part v0x82d0783c0_0, 2, 1;
L_0x82d07a620 .part v0x82d0783c0_0, 4, 1;
L_0x82d07a6c0 .part v0x82d0783c0_0, 8, 1;
L_0x82d07a760 .part v0x82d0783c0_0, 9, 1;
L_0x82d07a800 .part v0x82d0783c0_0, 2, 1;
L_0x82d07a8a0 .part v0x82d0783c0_0, 6, 1;
L_0x82d07a940 .part v0x82d0783c0_0, 8, 1;
S_0x1011b2b90 .scope module, "bennett" "bennett_clock" 3 29, 4 1 0, S_0x1011baf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "clkp";
    .port_info 3 /OUTPUT 1 "Mclk";
    .port_info 4 /OUTPUT 1 "instFlag";
P_0x1011b2d10 .param/l "MAX_STATE" 1 4 12, +C4<00000000000000000000000000000000000000000000000000000000000010101>;
P_0x1011b2d50 .param/l "PHASES" 0 4 2, +C4<00000000000000000000000000001010>;
P_0x1011b2d90 .param/l "STATE_WIDTH" 1 4 14, +C4<00000000000000000000000000000101>;
v0x82d078280_0 .var "Mclk", 0 0;
v0x82d078320_0 .net "clk", 0 0, v0x82d079a40_0;  1 drivers
v0x82d0783c0_0 .var "clkp", 9 0;
v0x82d078460_0 .var "instFlag", 0 0;
v0x82d078500_0 .net "reset", 0 0, v0x82d079ea0_0;  1 drivers
v0x82d0785a0_0 .var "state", 4 0;
E_0x82d03a740 .event anyedge, v0x82d0785a0_0;
E_0x82d03a780 .event posedge, v0x82d078500_0, v0x82d078320_0;
E_0x82d03a7c0 .event posedge, v0x82d078320_0;
S_0x1011b99a0 .scope begin, "$unm_blk_16" "$unm_blk_16" 4 41, 4 41 0, S_0x1011b2b90;
 .timescale 0 0;
v0x82d0781e0_0 .var/i "i", 31 0;
S_0x1011b9b20 .scope module, "dut" "sram_array" 3 37, 5 1 0, S_0x1011baf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "outA";
    .port_info 1 /OUTPUT 16 "outB";
    .port_info 2 /INPUT 32 "wordA";
    .port_info 3 /INPUT 32 "wordB";
    .port_info 4 /INPUT 1 "ReadEn";
    .port_info 5 /INPUT 1 "WriteEn";
    .port_info 6 /INPUT 16 "in";
    .port_info 7 /INPUT 1 "srclkneg";
    .port_info 8 /INPUT 1 "srclkpos";
L_0x82d0319d0 .functor OR 1, v0x82d079040_0, v0x82d0790e0_0, C4<0>, C4<0>;
v0x82d078640_0 .net "ReadEn", 0 0, v0x82d079040_0;  1 drivers
v0x82d0786e0_0 .net "WriteEn", 0 0, v0x82d0790e0_0;  1 drivers
v0x82d078780_0 .net *"_ivl_6", 0 0, L_0x82d0319d0;  1 drivers
v0x82d078820_0 .var "convA", 4 0;
v0x82d0788c0_0 .var "convB", 4 0;
v0x82d078960_0 .var "flag", 0 0;
v0x82d078a00_0 .var/i "i", 31 0;
v0x82d078aa0_0 .net "in", 15 0, v0x82d079c20_0;  1 drivers
v0x82d078b40_0 .var "outA", 15 0;
v0x82d078be0_0 .var "outB", 15 0;
v0x82d078c80 .array "sram", 31 0, 15 0;
v0x82d078d20_0 .net "srclkneg", 0 0, L_0x82d031ab0;  alias, 1 drivers
v0x82d078dc0_0 .net "srclkpos", 0 0, L_0x82d031b20;  alias, 1 drivers
v0x82d078e60_0 .net "wordA", 31 0, v0x82d07a080_0;  1 drivers
v0x82d078f00_0 .net "wordB", 31 0, v0x82d07a120_0;  1 drivers
E_0x82d03a800 .event posedge, L_0x82d0319d0;
E_0x82d03a840 .event anyedge, v0x82d078e60_0, v0x82d078f00_0;
E_0x82d03a880 .event anyedge, v0x82d078d20_0;
    .scope S_0x1011b2b90;
T_0 ;
    %wait E_0x82d03a7c0;
    %load/vec4 v0x82d0783c0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x82d078280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x82d078460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x82d078280_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1011b2b90;
T_1 ;
    %wait E_0x82d03a780;
    %load/vec4 v0x82d078500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x82d0785a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 65;
    %cmpi/e 21, 0, 65;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x82d0785a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x82d0785a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x82d0785a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1011b2b90;
T_2 ;
    %wait E_0x82d03a740;
    %fork t_1, S_0x1011b99a0;
    %jmp t_0;
    .scope S_0x1011b99a0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d078460_0, 0, 1;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x82d0783c0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82d078460_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x82d0781e0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x82d0781e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x82d0781e0_0;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x82d0781e0_0;
    %store/vec4 v0x82d0783c0_0, 4, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x82d0781e0_0;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 1, 1;
    %ix/getv/s 4, v0x82d0781e0_0;
    %store/vec4 v0x82d0783c0_0, 4, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x82d0781e0_0;
    %store/vec4 v0x82d0783c0_0, 4, 1;
T_2.9 ;
T_2.7 ;
    %load/vec4 v0x82d0781e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x82d0781e0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x82d0783c0_0, 0, 10;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x82d0781e0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x82d0781e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v0x82d0781e0_0;
    %pad/u 65;
    %pushi/vec4 21, 0, 65;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 65;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x82d0781e0_0;
    %store/vec4 v0x82d0783c0_0, 4, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x82d0781e0_0;
    %pad/u 65;
    %pushi/vec4 21, 0, 65;
    %load/vec4 v0x82d0785a0_0;
    %pad/u 65;
    %sub;
    %cmp/e;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 1, 1;
    %ix/getv/s 4, v0x82d0781e0_0;
    %store/vec4 v0x82d0783c0_0, 4, 1;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x82d0781e0_0;
    %store/vec4 v0x82d0783c0_0, 4, 1;
T_2.17 ;
T_2.15 ;
    %load/vec4 v0x82d0781e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x82d0781e0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
T_2.11 ;
T_2.3 ;
T_2.1 ;
    %end;
    .scope S_0x1011b2b90;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1011b9b20;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82d078960_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1011b9b20;
T_4 ;
    %wait E_0x82d03a880;
    %load/vec4 v0x82d078960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x82d078c80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d078960_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1011b9b20;
T_5 ;
    %wait E_0x82d03a840;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x82d078820_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x82d0788c0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x82d078a00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x82d078a00_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x82d078e60_0;
    %load/vec4 v0x82d078a00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x82d078a00_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x82d078820_0, 0, 5;
T_5.2 ;
    %load/vec4 v0x82d078f00_0;
    %load/vec4 v0x82d078a00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x82d078a00_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x82d0788c0_0, 0, 5;
T_5.4 ;
    %load/vec4 v0x82d078a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x82d078a00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1011b9b20;
T_6 ;
    %wait E_0x82d03a800;
    %load/vec4 v0x82d078640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x82d078820_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x82d078c80, 4;
    %store/vec4 v0x82d078b40_0, 0, 16;
    %load/vec4 v0x82d0788c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x82d078c80, 4;
    %store/vec4 v0x82d078be0_0, 0, 16;
T_6.0 ;
    %load/vec4 v0x82d0786e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x82d078c80, 0, 4;
    %load/vec4 v0x82d078aa0_0;
    %load/vec4 v0x82d078820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x82d078c80, 0, 4;
    %load/vec4 v0x82d078aa0_0;
    %load/vec4 v0x82d0788c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x82d078c80, 0, 4;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1011baf80;
T_7 ;
    %vpi_call/w 3 47 "$dumpfile", "sram_array.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1011baf80 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1011baf80;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d079a40_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x82d079a40_0;
    %inv;
    %store/vec4 v0x82d079a40_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x1011baf80;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82d079ea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d079ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d079040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d0790e0_0, 0, 1;
    %vpi_call/w 3 76 "$display", "Pre Test peek into SRAM cells" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x82d079b80_0, 0, 5;
T_9.0 ;
    %load/vec4 v0x82d079b80_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x82d079b80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x82d078c80, 4;
    %vpi_call/w 3 78 "$display", "SRAM at address: %b --- Data: %b", v0x82d079b80_0, S<0,vec4,u16> {1 0 0};
    %load/vec4 v0x82d079b80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x82d079b80_0, 0, 5;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call/w 3 80 "$display", "------ End of peek ------\012" {0 0 0};
    %vpi_call/w 3 82 "$display", "Begin Test Sequences --------------------------------\012" {0 0 0};
    %wait E_0x82d03a700;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x82d07a080_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x82d07a120_0, 0, 32;
    %wait E_0x82d03a640;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x82d079c20_0, 0, 16;
    %wait E_0x82d03a6c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82d0790e0_0, 0, 1;
    %vpi_call/w 3 91 "$display", "Writing %b to address A: %h and address B: %h", v0x82d079c20_0, v0x82d07a080_0, v0x82d07a120_0 {0 0 0};
    %wait E_0x82d03a680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d0790e0_0, 0, 1;
    %vpi_call/w 3 94 "$display", "SRAM CELL address A: %h address B: %h\012 Data: %b\012", v0x82d07a080_0, v0x82d07a120_0, &A<v0x82d078c80, 1> {0 0 0};
    %wait E_0x82d03a600;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x82d07a080_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x82d07a120_0, 0, 32;
    %wait E_0x82d03a5c0;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x82d079c20_0, 0, 16;
    %wait E_0x82d03a580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82d0790e0_0, 0, 1;
    %vpi_call/w 3 104 "$display", "Writing %b to address A: %h and address B: %h", v0x82d079c20_0, v0x82d07a080_0, v0x82d07a120_0 {0 0 0};
    %wait E_0x82d03a540;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d0790e0_0, 0, 1;
    %vpi_call/w 3 107 "$display", "SRAM CELL address A: %h address B: %h\012 Data: %b\012", v0x82d07a080_0, v0x82d07a120_0, &A<v0x82d078c80, 2> {0 0 0};
    %wait E_0x82d03a500;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x82d07a080_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x82d07a120_0, 0, 32;
    %wait E_0x82d03a4c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x82d079040_0, 0, 1;
    %vpi_call/w 3 115 "$display", "Reading from address A: %h --- Data: %b\012", v0x82d07a080_0, &A<v0x82d078c80, 0> {0 0 0};
    %vpi_call/w 3 116 "$display", "Reading from address B: %h --- Data: %b\012", v0x82d07a120_0, &A<v0x82d078c80, 1> {0 0 0};
    %wait E_0x82d03a480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x82d079040_0, 0, 1;
    %vpi_call/w 3 119 "$display", "End of Test Sequences-----------------------------\012" {0 0 0};
    %vpi_call/w 3 122 "$display", "End of Test peek into SRAM cells" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x82d079b80_0, 0, 5;
T_9.2 ;
    %load/vec4 v0x82d079b80_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0x82d079b80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x82d078c80, 4;
    %vpi_call/w 3 124 "$display", "SRAM at address: %b --- Data: %b", v0x82d079b80_0, S<0,vec4,u16> {1 0 0};
    %load/vec4 v0x82d079b80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x82d079b80_0, 0, 5;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call/w 3 126 "$display", "------ End of peek ------\012" {0 0 0};
    %delay 400, 0;
    %vpi_call/w 3 129 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sram_array_tb.sv";
    "./../../bennettclock/bennettClock.sv";
    "../../sram_2port_bank/sram_array.sv";
