[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/EnumVarNoTypedef/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 42
LIB: work
FILE: ${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv
n<> u<41> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<41> s<40> l<1:1>
  n<> u<40> t<Source_text> p<41> c<39> l<1:1> el<7:10>
    n<> u<39> t<Description> p<40> c<38> l<1:1> el<7:10>
      n<> u<38> t<Module_declaration> p<39> c<6> l<1:1> el<7:10>
        n<> u<6> t<Module_nonansi_header> p<38> c<2> s<36> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<36> t<Module_item> p<38> c<35> s<37> l<3:2> el<5:11>
          n<> u<35> t<Non_port_module_item> p<36> c<34> l<3:2> el<5:11>
            n<> u<34> t<Module_or_generate_item> p<35> c<33> l<3:2> el<5:11>
              n<> u<33> t<Module_common_item> p<34> c<32> l<3:2> el<5:11>
                n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<3:2> el<5:11>
                  n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<3:2> el<5:11>
                    n<> u<30> t<Data_declaration> p<31> c<29> l<3:2> el<5:11>
                      n<> u<29> t<Variable_declaration> p<30> c<25> l<3:2> el<5:11>
                        n<> u<25> t<Data_type> p<29> c<18> s<28> l<3:2> el<5:3>
                          n<> u<18> t<Enum_base_type> p<25> c<7> s<24> l<3:7> el<3:18>
                            n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:7> el<3:12>
                            n<> u<17> t<Packed_dimension> p<18> c<16> l<3:13> el<3:18>
                              n<> u<16> t<Constant_range> p<17> c<11> l<3:14> el<3:17>
                                n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:14> el<3:15>
                                  n<> u<10> t<Constant_primary> p<11> c<9> l<3:14> el<3:15>
                                    n<> u<9> t<Primary_literal> p<10> c<8> l<3:14> el<3:15>
                                      n<2> u<8> t<INT_CONST> p<9> l<3:14> el<3:15>
                                n<> u<15> t<Constant_expression> p<16> c<14> l<3:16> el<3:17>
                                  n<> u<14> t<Constant_primary> p<15> c<13> l<3:16> el<3:17>
                                    n<> u<13> t<Primary_literal> p<14> c<12> l<3:16> el<3:17>
                                      n<0> u<12> t<INT_CONST> p<13> l<3:16> el<3:17>
                          n<> u<24> t<Enum_name_declaration> p<25> c<19> l<4:4> el<4:17>
                            n<Global> u<19> t<STRING_CONST> p<24> s<23> l<4:4> el<4:10>
                            n<> u<23> t<Constant_expression> p<24> c<22> l<4:13> el<4:17>
                              n<> u<22> t<Constant_primary> p<23> c<21> l<4:13> el<4:17>
                                n<> u<21> t<Primary_literal> p<22> c<20> l<4:13> el<4:17>
                                  n<4'h2> u<20> t<INT_CONST> p<21> l<4:13> el<4:17>
                        n<> u<28> t<Variable_decl_assignment_list> p<29> c<27> l<5:4> el<5:10>
                          n<> u<27> t<Variable_decl_assignment> p<28> c<26> l<5:4> el<5:10>
                            n<myenum> u<26> t<STRING_CONST> p<27> l<5:4> el<5:10>
        n<> u<37> t<ENDMODULE> p<38> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
Identifier                                             1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/EnumVarNoTypedef/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv, line:1:1, endln:7:10
    |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv, line:1:1, endln:7:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiImportTypespec:
  \_LogicNet: (work@top.myenum), line:5:4, endln:5:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.myenum), line:3:2, endln:5:3
      |vpiParent:
      \_LogicNet: (work@top.myenum), line:5:4, endln:5:10
      |vpiFullName:work@top.myenum
      |vpiActual:
      \_LogicTypespec: , line:3:7, endln:3:12
    |vpiName:myenum
    |vpiFullName:work@top.myenum
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.myenum), line:5:4, endln:5:10
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/EnumVarNoTypedef/dut.sv, line:1:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
