#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 23 15:21:23 2024
# Process ID: 16686
# Current directory: /home/melanie/Git/pipelined-arm
# Command line: vivado ProyectoFinal.xpr
# Log file: /home/melanie/Git/pipelined-arm/vivado.log
# Journal file: /home/melanie/Git/pipelined-arm/vivado.jou
# Running On        :melanie-OMEN-Laptop-15-ek0xxx
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency     :3532.069 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :12300 MB
# Swap memory       :2147 MB
# Total Virtual     :14447 MB
# Available Virtual :11359 MB
#-----------------------------------------------------------
start_gui
open_project ProyectoFinal.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/melanie/Git/pipelined-arm/ProyectoFinal.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 7870.441 ; gain = 375.047 ; free physical = 3863 ; free virtual = 9899
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:74]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:74]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:80]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:80]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:117]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 8216.930 ; gain = 77.270 ; free physical = 3743 ; free virtual = 9775
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8270.797 ; gain = 9.863 ; free physical = 3669 ; free virtual = 9702
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 2
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/arm/dp/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/arm/h/StallF}} {{/testbench/dut/arm/h/StallD}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/arm/h/FlushE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/arm/h/ForwardAE}} {{/testbench/dut/arm/h/ForwardBE}} {{/testbench/dut/arm/h/LDRstall}} {{/testbench/dut/arm/h/Match_12D_E}} {{/testbench/dut/arm/h/Match_1E_M}} {{/testbench/dut/arm/h/Match_1E_W}} {{/testbench/dut/arm/h/Match_2E_M}} {{/testbench/dut/arm/h/Match_2E_W}} {{/testbench/dut/arm/h/MemtoRegE}} {{/testbench/dut/arm/h/RegWriteM}} {{/testbench/dut/arm/h/RegWriteW}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:130]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8339.344 ; gain = 9.965 ; free physical = 3268 ; free virtual = 9413
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/h/FlushE}} {{/testbench/dut/arm/h/ForwardAE}} {{/testbench/dut/arm/h/ForwardBE}} {{/testbench/dut/arm/h/LDRstall}} {{/testbench/dut/arm/h/Match_12D_E}} {{/testbench/dut/arm/h/Match_1E_M}} {{/testbench/dut/arm/h/Match_1E_W}} {{/testbench/dut/arm/h/Match_2E_M}} {{/testbench/dut/arm/h/Match_2E_W}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/StallF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8339.344 ; gain = 0.000 ; free physical = 3276 ; free virtual = 9412
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/dp/alu/a}} {{/testbench/dut/arm/dp/alu/b}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/dp/alu/Result}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/dp/rf/wd3}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/dp/rf/we3}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/dp/rf/wa3}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/arm/c/RegWriteW}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8356.395 ; gain = 0.000 ; free physical = 3180 ; free virtual = 9388
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8362.398 ; gain = 0.000 ; free physical = 3165 ; free virtual = 9401
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/StallF}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/arm/h/FlushE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/arm/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/arm/h/StallF}} {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/FlushE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/arm/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/arm/dp/alu/a}} {{/testbench/dut/arm/dp/alu/b}} {{/testbench/dut/arm/dp/alu/Result}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation failed
$stop called at time : 215 ns : File "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8388.480 ; gain = 17.969 ; free physical = 3141 ; free virtual = 9351
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 7
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Simulation failed
$stop called at time : 215 ns : File "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" Line 45
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8428.516 ; gain = 0.000 ; free physical = 3083 ; free virtual = 9309
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/arm/h/ForwardAE}} {{/testbench/dut/arm/h/ForwardBE}} {{/testbench/dut/arm/h/StallF}} {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/FlushE}} {{/testbench/dut/arm/h/LDRstall}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/arm/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8428.516 ; gain = 0.000 ; free physical = 2961 ; free virtual = 9290
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 9
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/testbench/dut/arm/InstrF}} 
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/testbench/dut/arm/h/ForwardAE}} {{/testbench/dut/arm/h/ForwardBE}} {{/testbench/dut/arm/h/StallF}} {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/FlushE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8428.516 ; gain = 0.000 ; free physical = 2909 ; free virtual = 9310
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 10
add_wave {{/testbench/dut/arm/h/ForwardAE}} {{/testbench/dut/arm/h/ForwardBE}} {{/testbench/dut/arm/h/StallF}} {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/FlushE}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/arm/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/dmem/a}} {{/testbench/dut/dmem/wd}} {{/testbench/dut/dmem/rd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/dmem/RAM}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8478.516 ; gain = 0.000 ; free physical = 2871 ; free virtual = 9325
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/testbench/dut/dmem/RAM}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/testbench/dut/arm/InstrF}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/testbench/dut/arm/h/ForwardAE}} {{/testbench/dut/arm/h/ForwardBE}} {{/testbench/dut/arm/h/StallF}} {{/testbench/dut/arm/h/StallD}} {{/testbench/dut/arm/h/FlushE}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8478.516 ; gain = 0.000 ; free physical = 2863 ; free virtual = 9295
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8478.516 ; gain = 0.000 ; free physical = 2833 ; free virtual = 9277
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/testbench/dut/dmem/a}} {{/testbench/dut/dmem/wd}} {{/testbench/dut/dmem/rd}} {{/testbench/dut/dmem/RAM}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8480.531 ; gain = 0.000 ; free physical = 2853 ; free virtual = 9317
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 14
add_wave {{/testbench/dut/arm/dp/rf/rf}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/testbench/dut/arm/InstrF}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:91]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:131]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:132]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:75]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:81]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'PCSrcM' on this module [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:56]
ERROR: [VRFC 10-3180] cannot find port 'PCSrcD' on this module [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:55]
ERROR: [VRFC 10-3180] cannot find port 'PCSrcE' on this module [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:54]
ERROR: [VRFC 10-8530] module 'flopr(WIDTH=14)' is ignored due to previous errors [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v:1]
ERROR: [VRFC 10-8530] module 'flopenr(WIDTH=32)' is ignored due to previous errors [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v:1]
ERROR: [VRFC 10-8530] module 'mux2(WIDTH=32)' is ignored due to previous errors [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v:1]
ERROR: [VRFC 10-8530] module 'adder(WIDTH=32)' is ignored due to previous errors [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v:1]
ERROR: [VRFC 10-8530] module 'mux3(WIDTH=32)' is ignored due to previous errors [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [SIM-utils-43] Exported '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/memfile_example.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3248] data object 'ALUSrcE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:77]
WARNING: [VRFC 10-9364] second declaration of 'ALUSrcE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:77]
WARNING: [VRFC 10-3248] data object 'ALUControlE' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:83]
WARNING: [VRFC 10-9364] second declaration of 'ALUControlE' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:83]
WARNING: [VRFC 10-3248] data object 'MemWriteM' is already declared [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:120]
WARNING: [VRFC 10-9364] second declaration of 'MemWriteM' is ignored [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:120]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:92]
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 14 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:93]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:133]
WARNING: [VRFC 10-9543] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:134]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:272]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/melanie/Git/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=14)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/melanie/Git/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8582.512 ; gain = 36.008 ; free physical = 2788 ; free virtual = 9282
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 14:38:08 2024...
