# Simple_UART_Project
This project implements a simple UART system using Verilog. It includes modules for TX, RX, and UART, along with a testbench for simulation. The design covers the architecture and functionality of each block, with Verilog code and screenshots of the simulation results.
