{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732043357966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732043357967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:09:17 2024 " "Processing started: Tue Nov 19 16:09:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732043357967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732043357967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex3_1 -c ex3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex3_1 -c ex3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732043357967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732043358070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_compare_concat.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_compare_concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_compare_concat " "Found entity 1: tb_compare_concat" {  } { { "tb_compare_concat.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732043358121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732043358121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ex3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex3_1 " "Found entity 1: ex3_1" {  } { { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732043358122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732043358122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex3_1 " "Elaborating entity \"ex3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732043358165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex3_1.v(8) " "Verilog HDL assignment warning at ex3_1.v(8): truncated value with size 32 to match size of target (1)" {  } { { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732043358166 "|ex3_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732043358396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732043358523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732043358523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732043358549 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732043358549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732043358549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732043358549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732043358554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:09:18 2024 " "Processing ended: Tue Nov 19 16:09:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732043358554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732043358554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732043358554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732043358554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732043359598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732043359599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:09:19 2024 " "Processing started: Tue Nov 19 16:09:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732043359599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732043359599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex3_1 -c ex3_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex3_1 -c ex3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732043359599 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732043359618 ""}
{ "Info" "0" "" "Project  = ex3_1" {  } {  } 0 0 "Project  = ex3_1" 0 0 "Fitter" 0 0 1732043359619 ""}
{ "Info" "0" "" "Revision = ex3_1" {  } {  } 0 0 "Revision = ex3_1" 0 0 "Fitter" 0 0 1732043359619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732043359648 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ex3_1 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design ex3_1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1732043359707 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732043359726 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732043359727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732043359778 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732043359785 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732043359899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732043359899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732043359899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732043359902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732043359902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732043359902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732043359902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732043359902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732043359902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732043359903 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 7 " "No exact pin location assignment(s) for 7 pins of 7 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result " "Pin result not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { result } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 3 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a[1] } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { a[0] } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Pin c\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { c[0] } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b[0] } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Pin c\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { c[1] } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { b[1] } } } { "ex3_1.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1.v" 2 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732043360013 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732043360013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex3_1.sdc " "Synopsys Design Constraints File file not found: 'ex3_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732043360157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732043360158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1732043360158 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1732043360158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732043360159 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1732043360159 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732043360159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732043360160 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732043360161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732043360161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732043360161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732043360161 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732043360162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732043360162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732043360162 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732043360162 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 6 1 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 6 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732043360163 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732043360163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732043360163 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732043360164 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732043360164 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732043360164 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732043360168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732043360660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732043360691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732043360696 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732043360801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732043360801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732043361013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732043361188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732043361188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732043361265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732043361265 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1732043361265 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732043361265 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732043361270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732043361324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732043361427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732043361478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732043361575 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732043361796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/output_files/ex3_1.fit.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/ex3_1/output_files/ex3_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732043361918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732043362067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:09:22 2024 " "Processing ended: Tue Nov 19 16:09:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732043362067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732043362067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732043362067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732043362067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732043363710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732043363710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:09:23 2024 " "Processing started: Tue Nov 19 16:09:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732043363710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732043363710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex3_1 -c ex3_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex3_1 -c ex3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732043363710 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732043364115 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732043364126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732043364254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:09:24 2024 " "Processing ended: Tue Nov 19 16:09:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732043364254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732043364254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732043364254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732043364254 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732043364806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732043365828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732043365828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:09:25 2024 " "Processing started: Tue Nov 19 16:09:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732043365828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732043365828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex3_1 -c ex3_1 " "Command: quartus_sta ex3_1 -c ex3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732043365829 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732043365850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732043365911 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1732043365932 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1732043365932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex3_1.sdc " "Synopsys Design Constraints File file not found: 'ex3_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732043366088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732043366088 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732043366089 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732043366089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732043366089 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732043366089 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732043366089 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1732043366091 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732043366092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732043366097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732043366113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732043366302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732043366314 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732043366314 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732043366314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732043366314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366316 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732043366317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732043366428 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732043366428 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732043366428 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732043366428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732043366430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732043366693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732043366693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732043366704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:09:26 2024 " "Processing ended: Tue Nov 19 16:09:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732043366704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732043366704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732043366704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732043366704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732043367943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732043367943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:09:27 2024 " "Processing started: Tue Nov 19 16:09:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732043367943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732043367943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex3_1 -c ex3_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex3_1 -c ex3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732043367944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_6_1200mv_85c_slow.vho /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_6_1200mv_85c_slow.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_6_1200mv_0c_slow.vho /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_6_1200mv_0c_slow.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_min_1200mv_0c_fast.vho /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_min_1200mv_0c_fast.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1.vho /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1.vho in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_6_1200mv_85c_vhd_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_6_1200mv_85c_vhd_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_6_1200mv_0c_vhd_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_6_1200mv_0c_vhd_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_min_1200mv_0c_vhd_fast.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_min_1200mv_0c_vhd_fast.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_1_vhd.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ simulation " "Generated file ex3_1_vhd.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732043368224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732043368244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:09:28 2024 " "Processing ended: Tue Nov 19 16:09:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732043368244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732043368244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732043368244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732043368244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732043369250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732043369250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:09:29 2024 " "Processing started: Tue Nov 19 16:09:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732043369250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732043369250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /tools/intel/quartus/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex3_1 ex3_1 " "Command: quartus_sh -t /tools/intel/quartus/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex3_1 ex3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732043369250 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui ex3_1 ex3_1 " "Quartus(args): --block_on_gui ex3_1 ex3_1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1732043369251 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1732043369270 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1732043369300 ""}
{ "Warning" "0" "" "Warning: File ex3_1_run_msim_gate_vhdl.do already exists - backing up current file as ex3_1_run_msim_gate_vhdl.do.bak" {  } {  } 0 0 "Warning: File ex3_1_run_msim_gate_vhdl.do already exists - backing up current file as ex3_1_run_msim_gate_vhdl.do.bak" 0 0 "Quartus II" 0 0 1732043369321 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ex3_1_run_msim_gate_vhdl.do" {  } { { "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ex3_1_run_msim_gate_vhdl.do" "0" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ex3_1_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/gme/guilherme.manske/quartus/Verilog/ex3_1/simulation/modelsim/ex3_1_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1732043369323 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do ex3_1_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do ex3_1_run_msim_gate_vhdl.do " 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{ex3_1.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{ex3_1.vho\}" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1732043427155 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiv_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiv_atom_pack" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneiv_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneiv_components" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity ex3_1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity ex3_1" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of ex3_1" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of ex3_1" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_1 \{/home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_1 \{/home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v\}" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module tb_compare_concat" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module tb_compare_concat" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     tb_compare_concat" {  } {  } 0 0 "ModelSim-Altera Info: #     tb_compare_concat" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=ex3_1_vhd.sdo -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs=\"+acc\"  tb_compare_concat" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=ex3_1_vhd.sdo -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs=\"+acc\"  tb_compare_concat" 0 0 "Quartus II" 0 0 1732043427156 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /NA=ex3_1_vhd.sdo -t 1ps tb_compare_concat " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_mf -L altera -L lpm -L sgate -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /NA=ex3_1_vhd.sdo -t 1ps tb_compare_concat " 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_compare_concat" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_compare_concat" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALTERA version supports only a single HDL" {  } {  } 0 0 "ModelSim-Altera Info: # ALTERA version supports only a single HDL" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Fatal: (vsim-3039) /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v(13): Instantiation of 'ex3_1' failed." {  } {  } 0 0 "ModelSim-Altera Error: # ** Fatal: (vsim-3039) /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v(13): Instantiation of 'ex3_1' failed." 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_compare_concat File: /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_compare_concat File: /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # FATAL ERROR while loading design" {  } {  } 0 0 "ModelSim-Altera Info: # FATAL ERROR while loading design" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design " {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design " 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution " {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution " 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./ex3_1_run_msim_gate_vhdl.do PAUSED at line 12" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./ex3_1_run_msim_gate_vhdl.do PAUSED at line 12" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.tb_compare_concat" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.tb_compare_concat" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.tb_compare_concat " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.tb_compare_concat " 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_compare_concat" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_compare_concat" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ALTERA version supports only a single HDL" {  } {  } 0 0 "ModelSim-Altera Info: # ALTERA version supports only a single HDL" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Fatal: (vsim-3039) /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v(13): Instantiation of 'ex3_1' failed." {  } {  } 0 0 "ModelSim-Altera Error: # ** Fatal: (vsim-3039) /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v(13): Instantiation of 'ex3_1' failed." 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_compare_concat File: /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_compare_concat File: /home/gme/guilherme.manske/quartus/Verilog/ex3_1/tb_compare_concat.v" 0 0 "Quartus II" 0 0 1732043427157 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # FATAL ERROR while loading design" {  } {  } 0 0 "ModelSim-Altera Info: # FATAL ERROR while loading design" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design " {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design " 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution " {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution " 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./ex3_1_run_msim_gate_vhdl.do PAUSED at line 12" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./ex3_1_run_msim_gate_vhdl.do PAUSED at line 12" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.ex3_1" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.ex3_1" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.ex3_1 " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.ex3_1 " 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_atom_pack(body)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_components" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.ex3_1(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.ex3_1(structure)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_io_obuf(arch)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_io_ibuf(arch)" 0 0 "Quartus II" 0 0 1732043427158 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)" 0 0 "Quartus II" 0 0 1732043427159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: add wave -position insertpoint  \\" {  } {  } 0 0 "ModelSim-Altera Info: add wave -position insertpoint  \\" 0 0 "Quartus II" 0 0 1732043427159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: sim:/ex3_1/result" {  } {  } 0 0 "ModelSim-Altera Info: sim:/ex3_1/result" 0 0 "Quartus II" 0 0 1732043427159 ""}
{ "Info" "0" "" "ModelSim-Altera Info: run" {  } {  } 0 0 "ModelSim-Altera Info: run" 0 0 "Quartus II" 0 0 1732043427159 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Quartus II" 0 0 1732043427259 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1732043427259 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1_nativelink_simulation.rpt" {  } { { "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1_nativelink_simulation.rpt" "0" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/gme/guilherme.manske/quartus/Verilog/ex3_1/ex3_1_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1732043427259 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  15 s " "Quartus II Full Compilation was unsuccessful. 1 error, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732043427784 ""}
