-o e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/compile -lc e:/GIT/my_projects/FPGA/Verilog/SPI_cont/library.cfg -fl e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/projlib.cfg -pli "C:/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/compile/SPI_cont.epr -O2 -sve -msg 5 -sv2k12 -work SPI_cont e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/SPI_cont.v e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/SPI_cont_tb.v 