// Seed: 3686547505
module module_0 (
    input tri0 id_0
);
  assign id_2 = id_0 == -1;
  assign id_3 = id_3;
  assign id_2 = 1;
  supply1 id_4 = 1'd0;
  assign module_1.id_3 = 0;
  always id_2 = -1'd0 - id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    id_15,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    input wand id_10,
    output wire id_11,
    input tri0 id_12,
    input tri id_13
);
  and primCall (id_8, id_0, id_6, id_5, id_13, id_3, id_15, id_7, id_9, id_2, id_12, id_10, id_1);
  module_0 modCall_1 (id_0);
endmodule
