{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481775621062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481775621063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 23:20:19 2016 " "Processing started: Wed Dec 14 23:20:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481775621063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481775621063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioLab -c DE2_Audio_Example " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioLab -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481775621063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/project.v 1 1 " "Found 1 design units, including 1 entities, in source file project/project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project/project.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/encode_corrupt_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file project/encode_corrupt_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_corrupt_decode " "Found entity 1: encode_corrupt_decode" {  } { { "project/encode_corrupt_decode.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file project/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "project/encode.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file project/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "project/decode.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/corrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file project/corrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 corrupt " "Found entity 1: corrupt" {  } { { "project/corrupt.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file noise_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 noise_block " "Found entity 1: noise_block" {  } { { "noise_block.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_32 " "Found entity 1: mult_32" {  } { { "modules/mult_32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/mult_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "modules/add32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/add32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/const32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/const32.v" { { "Info" "ISGN_ENTITY_NAME" "1 const32 " "Found entity 1: const32" {  } { { "modules/const32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/const32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_32 " "Found entity 1: mux1_32" {  } { { "modules/mux1_32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/mux1_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "modules/reg32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775621983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775621983 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_Audio_Example.v(140) " "Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(140): ignored dangling comma in List of Port Connections" {  } { { "DE2_Audio_Example.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/DE2_Audio_Example.v" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1481775622001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Found entity 1: DE2_Audio_Example" {  } { { "DE2_Audio_Example.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/DE2_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filter_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 filter_demo " "Found entity 1: filter_demo" {  } { { "filter_demo.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/filter_demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sll2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sll2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2_32 " "Found entity 1: sll2_32" {  } { { "modules/sll2_32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/sll2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/srl2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/srl2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl2_32 " "Found entity 1: srl2_32" {  } { { "modules/srl2_32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/srl2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_32 " "Found entity 1: shift_32" {  } { { "shift.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775622017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775622017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de encode_corrupt_decode.v(11) " "Verilog HDL Implicit Net warning at encode_corrupt_decode.v(11): created implicit net for \"de\"" {  } { { "project/encode_corrupt_decode.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775622018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst corrupt.v(7) " "Verilog HDL Implicit Net warning at corrupt.v(7): created implicit net for \"rst\"" {  } { { "project/corrupt.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775622018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk corrupt.v(7) " "Verilog HDL Implicit Net warning at corrupt.v(7): created implicit net for \"clk\"" {  } { { "project/corrupt.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775622018 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_out mux1_32.v(15) " "Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for \"mux_out\"" {  } { { "modules/mux1_32.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/modules/mux1_32.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775622018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481775623246 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 320 896 1064 336 "SW\[2..0\]" "" } { 368 896 1064 384 "SW\[17..15\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1481775623268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:inst1 " "Elaborating entity \"avconf\" for hierarchy \"avconf:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 672 416 576 768 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623273 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481775623274 "|toplevel|avconf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:inst1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:inst1\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775623283 "|toplevel|avconf:inst1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775623283 "|toplevel|avconf:inst1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775623283 "|toplevel|avconf:inst1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:inst " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 64 384 728 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:inst\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Controller.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Controller.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623409 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481775623409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5041 " "Found entity 1: scfifo_5041" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/scfifo_5041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5041 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated " "Elaborating entity \"scfifo_5041\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_on31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_on31 " "Found entity 1: a_dpfifo_on31" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_on31 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo " "Elaborating entity \"a_dpfifo_on31\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\"" {  } { { "db/scfifo_5041.tdf" "dpfifo" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/scfifo_5041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc81 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram " "Elaborating entity \"altsyncram_rc81\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\"" {  } { { "db/a_dpfifo_on31.tdf" "FIFOram" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_on31.tdf" "almost_full_comparer" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_on31.tdf" "three_comparison" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_on31.tdf" "rd_ptr_msb" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_on31.tdf" "usedw_counter" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775623864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775623864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_on31.tdf" "wr_ptr" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/a_dpfifo_on31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Controller.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775623922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:inst\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624063 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481775624063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_demo filter_demo:inst4 " "Elaborating entity \"filter_demo\" for hierarchy \"filter_demo:inst4\"" {  } { { "toplevel.bdf" "inst4" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 104 1112 1504 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624068 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "drop " "Pin \"drop\" not connected" {  } { { "filter_demo.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/filter_demo.bdf" { { 472 -24 144 488 "drop\[2..0\]" "" } { 464 144 224 480 "drop\[2..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1481775624097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project filter_demo:inst4\|project:inst7 " "Elaborating entity \"project\" for hierarchy \"filter_demo:inst4\|project:inst7\"" {  } { { "filter_demo.bdf" "inst7" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/filter_demo.bdf" { { 56 824 1040 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G project.v(19) " "Verilog HDL or VHDL warning at project.v(19): object \"G\" assigned a value but never read" {  } { { "project/project.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/project.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481775624117 "|toplevel|filter_demo:inst4|project:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H project.v(32) " "Verilog HDL or VHDL warning at project.v(32): object \"H\" assigned a value but never read" {  } { { "project/project.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/project.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481775624117 "|toplevel|filter_demo:inst4|project:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e project.v(730) " "Verilog HDL or VHDL warning at project.v(730): object \"e\" assigned a value but never read" {  } { { "project/project.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/project.v" 730 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481775624117 "|toplevel|filter_demo:inst4|project:inst7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "audio_out\[21..0\] project.v(5) " "Output port \"audio_out\[21..0\]\" at project.v(5) has no driver" {  } { { "project/project.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/project.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481775624117 "|toplevel|filter_demo:inst4|project:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_corrupt_decode filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0 " "Elaborating entity \"encode_corrupt_decode\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\"" {  } { { "project/project.v" "ecd0" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/project.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|encode:e " "Elaborating entity \"encode\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|encode:e\"" {  } { { "project/encode_corrupt_decode.v" "e" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624134 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "codeword encode.v(3) " "Output port \"codeword\" at encode.v(3) has no driver" {  } { { "project/encode.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1481775624136 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|encode:e"}
{ "Warning" "WSGN_EMPTY_SHELL" "encode " "Entity \"encode\" contains only dangling pins" {  } { { "project/encode_corrupt_decode.v" "e" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 10 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1481775624137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrupt filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c " "Elaborating entity \"corrupt\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\"" {  } { { "project/encode_corrupt_decode.v" "c" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_block filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn " "Elaborating entity \"noise_block\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\"" {  } { { "project/corrupt.v" "gn" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|add32:inst12 " "Elaborating entity \"add32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|add32:inst12\"" {  } { { "noise_block.bdf" "inst12" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 176 1424 1584 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst\"" {  } { { "noise_block.bdf" "inst" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 56 376 528 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst1 " "Elaborating entity \"uniformRV32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst1\"" {  } { { "noise_block.bdf" "inst1" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 152 376 528 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst7\"" {  } { { "noise_block.bdf" "inst7" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 248 376 528 328 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst2 " "Elaborating entity \"uniformRV32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst2\"" {  } { { "noise_block.bdf" "inst2" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 344 376 528 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst9 " "Elaborating entity \"uniformRV32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst9\"" {  } { { "noise_block.bdf" "inst9" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 432 376 528 512 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst3 " "Elaborating entity \"uniformRV32\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|corrupt:c\|noise_block:gn\|uniformRV32:inst3\"" {  } { { "noise_block.bdf" "inst3" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/noise_block.bdf" { { 528 376 528 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|decode:d " "Elaborating entity \"decode\" for hierarchy \"filter_demo:inst4\|project:inst7\|encode_corrupt_decode:ecd0\|decode:d\"" {  } { { "project/encode_corrupt_decode.v" "d" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_32 filter_demo:inst4\|shift_32:inst6 " "Elaborating entity \"shift_32\" for hierarchy \"filter_demo:inst4\|shift_32:inst6\"" {  } { { "filter_demo.bdf" "inst6" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/filter_demo.bdf" { { 200 728 912 312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:inst2 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:inst2\"" {  } { { "toplevel.bdf" "inst2" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 152 1608 1752 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481775624679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(8) " "Verilog HDL assignment warning at LEDdriver.v(8): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624683 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(10) " "Verilog HDL assignment warning at LEDdriver.v(10): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624683 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(12) " "Verilog HDL assignment warning at LEDdriver.v(12): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624683 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(14) " "Verilog HDL assignment warning at LEDdriver.v(14): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624683 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(16) " "Verilog HDL assignment warning at LEDdriver.v(16): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624683 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(18) " "Verilog HDL assignment warning at LEDdriver.v(18): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624683 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(20) " "Verilog HDL assignment warning at LEDdriver.v(20): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624684 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(22) " "Verilog HDL assignment warning at LEDdriver.v(22): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/LEDdriver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481775624684 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "r d 1 16 " "Port \"r\" on the entity instantiation of \"d\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "project/encode_corrupt_decode.v" "d" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1481775624793 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|decode:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a a 6 32 " "Port \"a\" on the entity instantiation of \"a\" is connected to a signal of width 6. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "project/corrupt.v" "a" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1481775624794 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|corrupt:c|add32:a"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b a 1 32 " "Port \"b\" on the entity instantiation of \"a\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "project/corrupt.v" "a" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1481775624794 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|corrupt:c|add32:a"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y a 16 32 " "Port \"y\" on the entity instantiation of \"a\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "project/corrupt.v" "a" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1481775624794 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|corrupt:c|add32:a"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out gn 1 32 " "Port \"out\" on the entity instantiation of \"gn\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "project/corrupt.v" "gn" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 7 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1481775624796 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|corrupt:c|noise_block:gn"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out c 1 16 " "Port \"out\" on the entity instantiation of \"c\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "project/encode_corrupt_decode.v" "c" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1481775624797 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|corrupt:c"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "codeword e 6 16 " "Port \"codeword\" on the entity instantiation of \"e\" is connected to a signal of width 6. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "project/encode_corrupt_decode.v" "e" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/encode_corrupt_decode.v" 10 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1481775624797 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|encode:e"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "out gn 1 32 " "Port \"out\" on the entity instantiation of \"gn\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "project/corrupt.v" "gn" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/project/corrupt.v" 7 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1481775624801 "|toplevel|filter_demo:inst4|project:inst7|encode_corrupt_decode:ecd0|corrupt:c|noise_block:gn"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6t14 " "Found entity 1: altsyncram_6t14" {  } { { "db/altsyncram_6t14.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/altsyncram_6t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775626516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775626516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775626709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775626709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775626813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775626813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mdi " "Found entity 1: cntr_mdi" {  } { { "db/cntr_mdi.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_mdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775626927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775626927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775627010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775627010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775627095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775627095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775627228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775627228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775627294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775627294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775627373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775627373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481775627442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481775627442 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775627622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481775629514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[2\] " "Latch avconf:inst1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629612 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[8\] " "Latch avconf:inst1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629612 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[9\] " "Latch avconf:inst1\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629612 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[1\] " "Latch avconf:inst1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629612 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[7\] " "Latch avconf:inst1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[0\] " "Latch avconf:inst1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[10\] " "Latch avconf:inst1\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[4\] " "Latch avconf:inst1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[11\] " "Latch avconf:inst1\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[3\] " "Latch avconf:inst1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[6\] " "Latch avconf:inst1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[5\] " "Latch avconf:inst1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[15\] " "Latch avconf:inst1\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[2\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[13\] " "Latch avconf:inst1\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629613 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[14\] " "Latch avconf:inst1\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629614 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[12\] " "Latch avconf:inst1\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481775629614 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481775629614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 72 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 63 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "C:/Users/vbhand2/Downloads/SPH_final_project/avconf/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481775629618 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481775629618 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] VCC " "Pin \"LEDR\[16\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] VCC " "Pin \"LEDR\[15\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] VCC " "Pin \"LEDR\[14\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] VCC " "Pin \"LEDR\[13\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] VCC " "Pin \"LEDR\[12\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] VCC " "Pin \"LEDR\[11\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] VCC " "Pin \"LEDR\[10\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/vbhand2/Downloads/SPH_final_project/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775629827 "|toplevel|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481775629827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481775630742 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481775630805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481775630805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481775630861 "|toplevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481775630861 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 385 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 385 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1481775632544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481775632634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481775632634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4146 " "Implemented 4146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481775633519 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481775633519 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1481775633519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3786 " "Implemented 3786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481775633519 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481775633519 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1481775633519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481775633519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481775633589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 23:20:33 2016 " "Processing ended: Wed Dec 14 23:20:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481775633589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481775633589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481775633589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481775633589 ""}
