Flow report for lab1_1
Wed Oct 13 16:40:03 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Wed Oct 13 16:40:03 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; lab1_1                                      ;
; Top-level Entity Name              ; lab1_1                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2 / 6,272 ( < 1 % )                         ;
;     Total combinational functions  ; 2 / 6,272 ( < 1 % )                         ;
;     Dedicated logic registers      ; 0 / 6,272 ( 0 % )                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 13 / 92 ( 14 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/13/2021 16:14:11 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab1_1              ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                ;
+-------------------------------------+--------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                      ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 963351307677.163413085137273               ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                         ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; D:/verilogLAB/lab1/lab1_1/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                  ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                         ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                          ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                       ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)     ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                               ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:07     ; 1.0                     ; 419 MB              ; 00:00:17                           ;
; Fitter               ; 00:00:02     ; 1.0                     ; 1069 MB             ; 00:00:03                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 357 MB              ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 474 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 600 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 603 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 603 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 596 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 601 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 601 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 603 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 597 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 603 MB              ; 00:00:00                           ;
; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:21                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; Fitter               ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; Assembler            ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; Timing Analyzer      ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; phamnam99        ; Ubuntu 20.04.3 ; 20         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab1_1 -c lab1_1
quartus_fit --read_settings_files=off --write_settings_files=off lab1_1 -c lab1_1
quartus_asm --read_settings_files=off --write_settings_files=off lab1_1 -c lab1_1
quartus_sta lab1_1 -c lab1_1
quartus_eda --read_settings_files=off --write_settings_files=off lab1_1 -c lab1_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/ lab1_1 -c lab1_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/ lab1_1 -c lab1_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/modelsim/Waveform.vwf.vt
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/ lab1_1 -c lab1_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/ lab1_1 -c lab1_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/ lab1_1 -c lab1_1
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab1_1 -c lab1_1 --vector_source=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/Waveform.vwf --testbench_file=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/phamnam/DATA_WIN/verilogLAB/lab1/lab1_1/simulation/qsim/ lab1_1 -c lab1_1



