-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pretest is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (39 downto 0);
    y_V : IN STD_LOGIC_VECTOR (39 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of pretest is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv40_1000000000 : STD_LOGIC_VECTOR (39 downto 0) := "0001000000000000000000000000000000000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv41_1000000000 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_const_lv41_1FC00000000 : STD_LOGIC_VECTOR (40 downto 0) := "11111110000000000000000000000000000000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv40_FC00000000 : STD_LOGIC_VECTOR (39 downto 0) := "1111110000000000000000000000000000000000";
    constant ap_const_lv40_8000000000 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv40_7FFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "0111111111111111111111111111111111111111";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv80_100000000000000001 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_Result_9_reg_868 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_150_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_13_reg_880 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_20_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_898 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_2_fu_274_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal reg_904 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_Result_1_reg_915 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal trunc_ln718_fu_300_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal reg_930 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal trunc_ln718_1_fu_541_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_92_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal p_Result_s_reg_936 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_reg_941 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_952 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_964 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_reg_981 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_reg_986 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_277_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal reg_998 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1118_fu_832_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal r_V_7_fu_283_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_2_reg_1022 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_reg_1028 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_1055 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_3_reg_1061 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_1066 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_reg_1072 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_1_reg_1077 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_3_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_3_reg_1083 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_82_p2 : STD_LOGIC_VECTOR (80 downto 0);
    signal reg_1109 : STD_LOGIC_VECTOR (80 downto 0);
    signal r_V_4_fu_829_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal r_V_fu_78_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fu_390_p2 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_82_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_82_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal lhs_V_fu_88_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_92_p0 : STD_LOGIC_VECTOR (79 downto 0);
    signal sext_ln728_fu_552_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_92_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal zext_ln415_1_fu_646_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln415_fu_386_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ret_V_5_fu_188_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Result_5_fu_112_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_5_fu_112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_150_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_795_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_455_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal lhs_V_fu_88_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal ret_V_7_fu_174_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_194_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln785_2_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_5_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_277_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_277_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_7_fu_283_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_s_fu_292_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal trunc_ln718_fu_300_p0 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Result_s_14_fu_304_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Result_s_14_fu_304_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_1_fu_320_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal y2_V_fu_345_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_3_fu_354_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Result_2_fu_361_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_3_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_373_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_5_fu_373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_390_p0 : STD_LOGIC_VECTOR (79 downto 0);
    signal lhs_V_1_fu_817_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_390_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal rhs_V_1_fu_820_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Result_2_fu_361_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_416_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_8_fu_424_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_8_fu_424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_455_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_455_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal deleted_zeros_fu_252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_1_fu_541_p0 : STD_LOGIC_VECTOR (79 downto 0);
    signal rhs_V_fu_545_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal rhs_V_fu_545_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal grp_fu_569_p0 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_fu_574_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal q_V_fu_605_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_12_fu_614_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal p_Result_7_fu_621_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_12_fu_614_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_633_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_14_fu_633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_1_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_676_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal Range1_all_zeros_1_fu_684_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Range1_all_ones_2_fu_689_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_694_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_17_fu_694_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_795_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_795_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal lhs_V_1_fu_817_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_4_fu_829_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln1118_fu_832_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal r_V_6_fu_841_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal r_V_6_fu_841_p3 : STD_LOGIC_VECTOR (73 downto 0);
    signal grp_fu_852_p0 : STD_LOGIC_VECTOR (80 downto 0);
    signal sext_ln1497_fu_848_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal grp_fu_852_p1 : STD_LOGIC_VECTOR (80 downto 0);
    signal xor_ln1497_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_92_p01 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_92_p03 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_5_fu_112_p10 : STD_LOGIC_VECTOR (79 downto 0);
    signal reg_9304 : STD_LOGIC_VECTOR (3 downto 0);

    component calc_mul_41s_40s_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (80 downto 0) );
    end component;


    component calc_mul_40s_40s_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;



begin
    calc_mul_41s_40s_bkb_U1 : component calc_mul_41s_40s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 41,
        din1_WIDTH => 40,
        dout_WIDTH => 81)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_82_p0,
        din1 => grp_fu_82_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_82_p2);

    calc_mul_40s_40s_cud_U2 : component calc_mul_40s_40s_cud
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 80)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_277_p0,
        din1 => grp_fu_277_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_277_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    reg_1109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                reg_1109 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_390_p2),81));
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                reg_1109 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_78_p1),81));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                reg_1109 <= r_V_4_fu_829_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                reg_1109 <= grp_fu_82_p2;
            end if; 
        end if;
    end process;

    reg_904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                reg_904 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_150_p3),80));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                reg_904 <= r_V_2_fu_274_p1;
            end if; 
        end if;
    end process;

    reg_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                reg_930 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_9304),40));
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                reg_930 <= grp_fu_92_p2(40 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                reg_930 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln718_1_fu_541_p1),40));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                reg_930 <= grp_fu_150_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                reg_930 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln718_fu_300_p1),40));
            end if; 
        end if;
    end process;

    reg_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                reg_998 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_92_p2),81));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                reg_998 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_fu_283_p1),81));
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                reg_998 <= sext_ln1118_fu_832_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                reg_998 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_277_p2),81));
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                Range1_all_ones_2_reg_1072 <= Range1_all_ones_2_fu_689_p2;
                Range1_all_zeros_1_reg_1066 <= Range1_all_zeros_1_fu_684_p2;
                and_ln786_3_reg_1083 <= and_ln786_3_fu_720_p2;
                carry_3_reg_1061 <= carry_3_fu_670_p2;
                icmp_ln1497_1_reg_1077 <= grp_fu_852_p2;
                p_Result_8_reg_1055 <= grp_fu_416_p1(39 downto 39);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                Range1_all_ones_reg_952 <= Range1_all_ones_fu_340_p2;
                Range1_all_zeros_reg_964 <= Range1_all_zeros_fu_335_p2;
                r_1_reg_957 <= grp_fu_569_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                Range2_all_ones_1_reg_1038 <= Range2_all_ones_1_fu_584_p2;
                p_Result_6_reg_1028 <= grp_fu_92_p2(79 downto 79);
                r_2_reg_1022 <= grp_fu_569_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                Range2_all_ones_reg_941 <= Range2_all_ones_fu_314_p2;
                p_Result_1_reg_915 <= p_Result_1_fu_320_p1(79 downto 76);
                p_Result_s_reg_936 <= p_Result_s_fu_292_p1(79 downto 79);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                and_ln786_reg_986 <= and_ln786_fu_449_p2;
                carry_1_reg_981 <= carry_1_fu_410_p2;
                p_Result_3_reg_975 <= p_Result_3_fu_676_p1(39 downto 39);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                p_Result_10_reg_898 <= grp_fu_416_p1(39 downto 39);
                p_Result_9_reg_868 <= ret_V_7_fu_174_p2(40 downto 40);
                p_Val2_13_reg_880 <= grp_fu_150_p3;
                tmp_20_reg_892 <= ret_V_7_fu_174_p2(40 downto 40);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    Range1_all_ones_2_fu_689_p0 <= reg_930(4 - 1 downto 0);
    Range1_all_ones_2_fu_689_p2 <= "1" when (Range1_all_ones_2_fu_689_p0 = ap_const_lv4_F) else "0";
    Range1_all_ones_fu_340_p2 <= "1" when (p_Result_1_reg_915 = ap_const_lv4_F) else "0";
    Range1_all_zeros_1_fu_684_p0 <= reg_930(4 - 1 downto 0);
    Range1_all_zeros_1_fu_684_p2 <= "1" when (Range1_all_zeros_1_fu_684_p0 = ap_const_lv4_0) else "0";
    Range1_all_zeros_fu_335_p2 <= "1" when (p_Result_1_reg_915 = ap_const_lv4_0) else "0";
    Range2_all_ones_1_fu_584_p2 <= "1" when (tmp_fu_574_p4 = ap_const_lv3_7) else "0";
    Range2_all_ones_fu_314_p2 <= "1" when (p_Result_s_14_fu_304_p4 = ap_const_lv3_7) else "0";
    and_ln412_1_fu_640_p2 <= (tmp_14_fu_633_p3 and r_3_fu_628_p2);
    and_ln412_fu_380_p2 <= (tmp_5_fu_373_p3 and r_fu_368_p2);
    and_ln779_1_fu_707_p2 <= (xor_ln779_1_fu_701_p2 and Range2_all_ones_1_reg_1038);
    and_ln779_fu_437_p2 <= (xor_ln779_fu_431_p2 and Range2_all_ones_reg_941);
    and_ln781_1_fu_736_p2 <= (carry_3_reg_1061 and Range1_all_ones_2_reg_1072);
    and_ln781_fu_460_p2 <= (carry_1_reg_981 and Range1_all_ones_reg_952);
    and_ln786_3_fu_720_p2 <= (grp_fu_416_p3 and deleted_ones_2_fu_712_p3);
    and_ln786_5_fu_225_p2 <= (tmp_20_reg_892 and p_Result_10_reg_898);
    and_ln786_fu_449_p2 <= (p_Result_3_fu_676_p3 and deleted_ones_fu_442_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (xor_ln1497_fu_857_p2 or icmp_ln1497_1_reg_1077);
    carry_1_fu_410_p2 <= (p_Result_2_fu_361_p3 and grp_fu_664_p2);
    carry_3_fu_670_p2 <= (p_Result_7_fu_621_p3 and grp_fu_664_p2);
    deleted_ones_2_fu_712_p3 <= 
        and_ln779_1_fu_707_p2 when (carry_3_fu_670_p2(0) = '1') else 
        Range1_all_ones_2_fu_689_p2;
    deleted_ones_fu_442_p3 <= 
        and_ln779_fu_437_p2 when (carry_1_fu_410_p2(0) = '1') else 
        Range1_all_ones_reg_952;
    deleted_zeros_1_fu_731_p3 <= 
        Range1_all_ones_2_reg_1072 when (carry_3_reg_1061(0) = '1') else 
        Range1_all_zeros_1_reg_1066;
    deleted_zeros_fu_252_p3 <= 
        Range1_all_ones_reg_952 when (carry_1_reg_981(0) = '1') else 
        Range1_all_zeros_reg_964;

    grp_fu_150_p0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state12, or_ln340_3_fu_144_p2, or_ln340_8_fu_246_p2, or_ln340_1_fu_513_p2, or_ln340_6_fu_789_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_150_p0 <= or_ln340_6_fu_789_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_150_p0 <= or_ln340_1_fu_513_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_150_p0 <= or_ln340_8_fu_246_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_150_p0 <= or_ln340_3_fu_144_p2;
        else 
            grp_fu_150_p0 <= "X";
        end if; 
    end process;

    grp_fu_150_p3 <= 
        grp_fu_795_p3 when (grp_fu_150_p0(0) = '1') else 
        grp_fu_455_p3;
    grp_fu_194_p1 <= grp_fu_92_p2(40 - 1 downto 0);
    grp_fu_194_p3 <= grp_fu_194_p1(39 downto 39);
    grp_fu_277_p0 <= r_V_7_fu_283_p1(40 - 1 downto 0);
    grp_fu_277_p1 <= r_V_7_fu_283_p1(40 - 1 downto 0);

    grp_fu_390_p0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state13, sext_ln728_fu_552_p1, lhs_V_1_fu_817_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_390_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_817_p1),80));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_390_p0 <= sext_ln728_fu_552_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_390_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_const_lv40_FC00000000),80));
        else 
            grp_fu_390_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_390_p1_assign_proc : process(x_V, ap_CS_fsm_state2, ap_CS_fsm_state10, reg_998, ap_CS_fsm_state13, rhs_V_1_fu_820_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_1_fu_820_p1),80));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_390_p1 <= reg_998(80 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V),80));
        else 
            grp_fu_390_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_390_p2 <= std_logic_vector(signed(grp_fu_390_p0) + signed(grp_fu_390_p1));
    grp_fu_416_p1 <= grp_fu_92_p2(40 - 1 downto 0);
    grp_fu_416_p3 <= grp_fu_416_p1(39 downto 39);

    grp_fu_455_p0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state12, underflow_3_fu_235_p2, underflow_1_fu_126_p2, underflow_2_fu_773_p2, underflow_fu_497_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_455_p0 <= underflow_2_fu_773_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_455_p0 <= underflow_fu_497_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_455_p0 <= underflow_3_fu_235_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_455_p0 <= underflow_1_fu_126_p2;
        else 
            grp_fu_455_p0 <= "X";
        end if; 
    end process;


    grp_fu_455_p2_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, reg_930, ap_CS_fsm_state12, grp_fu_390_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_455_p2 <= reg_930;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_455_p2 <= grp_fu_390_p2(40 - 1 downto 0);
        else 
            grp_fu_455_p2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_455_p3 <= 
        ap_const_lv40_8000000000 when (grp_fu_455_p0(0) = '1') else 
        grp_fu_455_p2;
    grp_fu_569_p0 <= reg_930(35 - 1 downto 0);
    grp_fu_569_p2 <= "0" when (grp_fu_569_p0 = ap_const_lv35_0) else "1";
    grp_fu_664_p2 <= (grp_fu_194_p3 xor ap_const_lv1_1);

    grp_fu_795_p0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state12, or_ln340_7_fu_240_p2, xor_ln340_fu_132_p2, or_ln340_4_fu_778_p2, or_ln340_fu_502_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_795_p0 <= or_ln340_4_fu_778_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_795_p0 <= or_ln340_fu_502_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_795_p0 <= or_ln340_7_fu_240_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_795_p0 <= xor_ln340_fu_132_p2;
        else 
            grp_fu_795_p0 <= "X";
        end if; 
    end process;


    grp_fu_795_p2_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state9, reg_930, ap_CS_fsm_state12, grp_fu_390_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fu_795_p2 <= reg_930;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_795_p2 <= grp_fu_390_p2(40 - 1 downto 0);
        else 
            grp_fu_795_p2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_795_p3 <= 
        ap_const_lv40_7FFFFFFFFF when (grp_fu_795_p0(0) = '1') else 
        grp_fu_795_p2;

    grp_fu_82_p0_assign_proc : process(ap_CS_fsm_state1, r_V_2_fu_274_p1, ap_CS_fsm_state4, sext_ln1118_fu_832_p1, ap_CS_fsm_state14, r_V_fu_78_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_82_p0 <= sext_ln1118_fu_832_p1(41 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_82_p0 <= r_V_2_fu_274_p1(41 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_82_p0 <= r_V_fu_78_p1(41 - 1 downto 0);
        else 
            grp_fu_82_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_82_p1_assign_proc : process(ap_CS_fsm_state1, r_V_2_fu_274_p1, ap_CS_fsm_state4, ap_CS_fsm_state14, r_V_4_fu_829_p1, r_V_fu_78_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_82_p1 <= r_V_4_fu_829_p1(40 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_82_p1 <= r_V_2_fu_274_p1(40 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_82_p1 <= r_V_fu_78_p1(40 - 1 downto 0);
        else 
            grp_fu_82_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_852_p0_assign_proc : process(ap_CS_fsm_state11, reg_1109, ap_CS_fsm_state20, sext_ln1497_fu_848_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_852_p0 <= sext_ln1497_fu_848_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_852_p0 <= reg_1109;
        else 
            grp_fu_852_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_852_p1_assign_proc : process(ap_CS_fsm_state11, reg_1109, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_852_p1 <= reg_1109;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv80_100000000000000001),81));
        else 
            grp_fu_852_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_852_p2 <= "1" when (signed(grp_fu_852_p0) < signed(grp_fu_852_p1)) else "0";

    grp_fu_92_p0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state10, sext_ln728_fu_552_p1, grp_fu_92_p01, grp_fu_92_p03)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_92_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_92_p03),80));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_92_p0 <= sext_ln728_fu_552_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_92_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_92_p01),80));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_92_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv40_1000000000),80));
        else 
            grp_fu_92_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_92_p01 <= y2_V_fu_345_p1(75 downto 36);
    grp_fu_92_p03 <= q_V_fu_605_p1(75 downto 36);

    grp_fu_92_p1_assign_proc : process(x_V, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state10, reg_1109, zext_ln415_1_fu_646_p1, zext_ln415_fu_386_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_92_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln415_1_fu_646_p1),80));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_92_p1 <= reg_1109(80 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_92_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln415_fu_386_p1),80));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_92_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V),80));
        else 
            grp_fu_92_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_92_p2 <= std_logic_vector(unsigned(grp_fu_92_p0) + unsigned(grp_fu_92_p1));
    lhs_V_1_fu_817_p0 <= reg_930;
        lhs_V_1_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_817_p0),41));

    lhs_V_fu_88_p0 <= x_V;
        lhs_V_fu_88_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_fu_88_p0),41));

    or_ln340_1_fu_513_p2 <= (or_ln340_2_fu_508_p2 or and_ln781_fu_460_p2);
    or_ln340_2_fu_508_p2 <= (xor_ln785_1_fu_475_p2 or and_ln786_reg_986);
    or_ln340_3_fu_144_p2 <= (xor_ln340_1_fu_138_p2 or p_Result_5_fu_112_p3);
    or_ln340_4_fu_778_p2 <= (underflow_2_fu_773_p2 or overflow_1_fu_756_p2);
    or_ln340_5_fu_784_p2 <= (xor_ln785_3_fu_751_p2 or and_ln786_3_reg_1083);
    or_ln340_6_fu_789_p2 <= (or_ln340_5_fu_784_p2 or and_ln781_1_fu_736_p2);
    or_ln340_7_fu_240_p2 <= (underflow_3_fu_235_p2 or overflow_2_fu_219_p2);
    or_ln340_8_fu_246_p2 <= (xor_ln785_4_fu_214_p2 or and_ln786_5_fu_225_p2);
    or_ln340_fu_502_p2 <= (underflow_fu_497_p2 or overflow_fu_480_p2);
    or_ln785_1_fu_746_p2 <= (xor_ln785_2_fu_740_p2 or p_Result_8_reg_1055);
    or_ln785_2_fu_210_p2 <= (tmp_20_reg_892 or p_Result_10_reg_898);
    or_ln785_fu_470_p2 <= (xor_ln785_fu_464_p2 or p_Result_3_reg_975);
    or_ln786_1_fu_762_p2 <= (and_ln786_3_reg_1083 or and_ln781_1_fu_736_p2);
    or_ln786_fu_486_p2 <= (and_ln786_reg_986 or and_ln781_fu_460_p2);
    overflow_1_fu_756_p2 <= (xor_ln785_3_fu_751_p2 and or_ln785_1_fu_746_p2);
    overflow_2_fu_219_p2 <= (xor_ln785_4_fu_214_p2 and or_ln785_2_fu_210_p2);
    overflow_fu_480_p2 <= (xor_ln785_1_fu_475_p2 and or_ln785_fu_470_p2);
    p_Result_1_fu_320_p1 <= grp_fu_82_p2(80 - 1 downto 0);
    p_Result_2_fu_361_p1 <= reg_1109(80 - 1 downto 0);
    p_Result_2_fu_361_p3 <= p_Result_2_fu_361_p1(75 downto 75);
    p_Result_3_fu_676_p1 <= grp_fu_92_p2(40 - 1 downto 0);
    p_Result_3_fu_676_p3 <= p_Result_3_fu_676_p1(39 downto 39);
    p_Result_4_fu_98_p3 <= ret_V_5_fu_188_p2(40 downto 40);
    p_Result_5_fu_112_p1 <= p_Result_5_fu_112_p10(40 - 1 downto 0);
    p_Result_5_fu_112_p10 <= std_logic_vector(signed(grp_fu_390_p0) + signed(grp_fu_390_p1));
    p_Result_5_fu_112_p3 <= p_Result_5_fu_112_p1(39 downto 39);
    p_Result_7_fu_621_p1 <= reg_998(80 - 1 downto 0);
    p_Result_7_fu_621_p3 <= p_Result_7_fu_621_p1(75 downto 75);
    p_Result_s_14_fu_304_p1 <= grp_fu_82_p2(80 - 1 downto 0);
    p_Result_s_14_fu_304_p4 <= p_Result_s_14_fu_304_p1(79 downto 77);
    p_Result_s_fu_292_p1 <= grp_fu_82_p2(80 - 1 downto 0);
    q_V_fu_605_p1 <= reg_998(80 - 1 downto 0);
    r_3_fu_628_p2 <= (tmp_12_fu_614_p3 or r_2_reg_1022);
        r_V_2_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_reg_880),80));

    r_V_4_fu_829_p0 <= reg_930;
        r_V_4_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_fu_829_p0),81));

    r_V_6_fu_841_p1 <= reg_904(40 - 1 downto 0);
    r_V_6_fu_841_p3 <= (r_V_6_fu_841_p1 & ap_const_lv34_0);
    r_V_7_fu_283_p0 <= reg_904(40 - 1 downto 0);
        r_V_7_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_fu_283_p0),80));

        r_V_fu_78_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V),80));

    r_fu_368_p2 <= (tmp_3_fu_354_p3 or r_1_reg_957);
    reg_9304 <= grp_fu_92_p2(79 downto 76);
    ret_V_5_fu_188_p2 <= std_logic_vector(signed(ap_const_lv41_1FC00000000) + signed(lhs_V_fu_88_p1));
    ret_V_7_fu_174_p2 <= std_logic_vector(unsigned(ap_const_lv41_1000000000) + unsigned(lhs_V_fu_88_p1));
        rhs_V_1_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_reg_880),41));

    rhs_V_fu_545_p1 <= reg_904(40 - 1 downto 0);
    rhs_V_fu_545_p3 <= (rhs_V_fu_545_p1 & ap_const_lv36_0);
    sext_ln1118_fu_832_p0 <= reg_1109(41 - 1 downto 0);
        sext_ln1118_fu_832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_fu_832_p0),81));

        sext_ln1497_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_fu_841_p3),81));

        sext_ln728_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_545_p3),80));

    tmp_12_fu_614_p1 <= reg_998(80 - 1 downto 0);
    tmp_12_fu_614_p3 <= tmp_12_fu_614_p1(36 downto 36);
    tmp_14_fu_633_p1 <= reg_998(80 - 1 downto 0);
    tmp_14_fu_633_p3 <= tmp_14_fu_633_p1(35 downto 35);
    tmp_17_fu_694_p1 <= reg_998(80 - 1 downto 0);
    tmp_17_fu_694_p3 <= tmp_17_fu_694_p1(76 downto 76);
    tmp_3_fu_354_p1 <= reg_1109(80 - 1 downto 0);
    tmp_3_fu_354_p3 <= tmp_3_fu_354_p1(36 downto 36);
    tmp_5_fu_373_p1 <= reg_1109(80 - 1 downto 0);
    tmp_5_fu_373_p3 <= tmp_5_fu_373_p1(35 downto 35);
    tmp_8_fu_424_p1 <= reg_1109(80 - 1 downto 0);
    tmp_8_fu_424_p3 <= tmp_8_fu_424_p1(76 downto 76);
    tmp_fu_574_p4 <= grp_fu_92_p2(79 downto 77);
    trunc_ln718_1_fu_541_p0 <= grp_fu_82_p2(80 - 1 downto 0);
    trunc_ln718_1_fu_541_p1 <= trunc_ln718_1_fu_541_p0(35 - 1 downto 0);
    trunc_ln718_fu_300_p0 <= grp_fu_82_p2(80 - 1 downto 0);
    trunc_ln718_fu_300_p1 <= trunc_ln718_fu_300_p0(35 - 1 downto 0);
    underflow_1_fu_126_p2 <= (xor_ln786_1_fu_120_p2 and p_Result_4_fu_98_p3);
    underflow_2_fu_773_p2 <= (xor_ln786_2_fu_767_p2 and p_Result_6_reg_1028);
    underflow_3_fu_235_p2 <= (xor_ln786_3_fu_229_p2 and p_Result_9_reg_868);
    underflow_fu_497_p2 <= (xor_ln786_fu_491_p2 and p_Result_s_reg_936);
    xor_ln1497_fu_857_p2 <= (grp_fu_852_p2 xor ap_const_lv1_1);
    xor_ln340_1_fu_138_p2 <= (p_Result_4_fu_98_p3 xor ap_const_lv1_1);
    xor_ln340_fu_132_p2 <= (p_Result_5_fu_112_p3 xor p_Result_4_fu_98_p3);
    xor_ln779_1_fu_701_p2 <= (tmp_17_fu_694_p3 xor ap_const_lv1_1);
    xor_ln779_fu_431_p2 <= (tmp_8_fu_424_p3 xor ap_const_lv1_1);
    xor_ln785_1_fu_475_p2 <= (p_Result_s_reg_936 xor ap_const_lv1_1);
    xor_ln785_2_fu_740_p2 <= (deleted_zeros_1_fu_731_p3 xor ap_const_lv1_1);
    xor_ln785_3_fu_751_p2 <= (p_Result_6_reg_1028 xor ap_const_lv1_1);
    xor_ln785_4_fu_214_p2 <= (p_Result_9_reg_868 xor ap_const_lv1_1);
    xor_ln785_fu_464_p2 <= (deleted_zeros_fu_252_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_120_p2 <= (p_Result_5_fu_112_p3 xor ap_const_lv1_1);
    xor_ln786_2_fu_767_p2 <= (or_ln786_1_fu_762_p2 xor ap_const_lv1_1);
    xor_ln786_3_fu_229_p2 <= (ap_const_lv1_1 xor and_ln786_5_fu_225_p2);
    xor_ln786_fu_491_p2 <= (or_ln786_fu_486_p2 xor ap_const_lv1_1);
    y2_V_fu_345_p1 <= reg_1109(80 - 1 downto 0);
    zext_ln415_1_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_1_fu_640_p2),40));
    zext_ln415_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_fu_380_p2),40));
end behav;
