// Seed: 581803970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4[-1 : 1!=?-1]
);
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd48
) (
    output logic id_0,
    output logic id_1,
    output wand  id_2#(.id_5(1'b0)),
    output wand  id_3
);
  always_ff id_0 = id_5;
  logic _id_6;
  if (1)
    always @(*) begin : LABEL_0
      id_0 <= -1;
      begin : LABEL_1
        id_1 = -1;
      end
      id_1 <= -1;
      $clog2(55);
      ;
    end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_5
  );
  wire id_8;
endmodule
