{
  "Top": "mvm_sa",
  "RtlTop": "mvm_sa",
  "RtlPrefix": "",
  "RtlSubPrefix": "mvm_sa_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<int, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "A_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "x_stream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<int, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "x_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<hls::axis<int, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "y_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top mvm_sa -name mvm_sa"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mvm_sa"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "21 ~ 22",
    "Latency": "20"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mvm_sa",
    "Version": "1.0",
    "DisplayName": "Mvm_sa",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mvm_sa_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mvm_sa.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mvm_sa_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mvm_sa_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/mvm_sa_mux_42_32_1_1.vhd",
      "impl\/vhdl\/mvm_sa_mvm_sa_Pipeline_load_A_loop.vhd",
      "impl\/vhdl\/mvm_sa_mvm_sa_Pipeline_read_x_loop.vhd",
      "impl\/vhdl\/mvm_sa_mvm_sa_Pipeline_VITIS_LOOP_32_1.vhd",
      "impl\/vhdl\/mvm_sa_mvm_sa_Pipeline_write_y_loop.vhd",
      "impl\/vhdl\/mvm_sa_regslice_both.vhd",
      "impl\/vhdl\/mvm_sa.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mvm_sa_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mvm_sa_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/mvm_sa_mux_42_32_1_1.v",
      "impl\/verilog\/mvm_sa_mvm_sa_Pipeline_load_A_loop.v",
      "impl\/verilog\/mvm_sa_mvm_sa_Pipeline_read_x_loop.v",
      "impl\/verilog\/mvm_sa_mvm_sa_Pipeline_VITIS_LOOP_32_1.v",
      "impl\/verilog\/mvm_sa_mvm_sa_Pipeline_write_y_loop.v",
      "impl\/verilog\/mvm_sa_regslice_both.v",
      "impl\/verilog\/mvm_sa.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mvm_sa.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "A_stream:x_stream:y_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "A_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "A_stream_",
      "ports": [
        "A_stream_TDATA",
        "A_stream_TKEEP",
        "A_stream_TLAST",
        "A_stream_TREADY",
        "A_stream_TSTRB",
        "A_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "A_stream"
        }]
    },
    "x_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "x_stream_",
      "ports": [
        "x_stream_TDATA",
        "x_stream_TKEEP",
        "x_stream_TLAST",
        "x_stream_TREADY",
        "x_stream_TSTRB",
        "x_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "x_stream"
        }]
    },
    "y_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "y_stream_",
      "ports": [
        "y_stream_TDATA",
        "y_stream_TKEEP",
        "y_stream_TLAST",
        "y_stream_TREADY",
        "y_stream_TSTRB",
        "y_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "y_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "A_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "A_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "A_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "A_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "A_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "A_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "x_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "x_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "x_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "x_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "x_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "x_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "y_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "y_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "y_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "y_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "y_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "y_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mvm_sa",
      "Instances": [
        {
          "ModuleName": "mvm_sa_Pipeline_read_x_loop",
          "InstanceName": "grp_mvm_sa_Pipeline_read_x_loop_fu_84"
        },
        {
          "ModuleName": "mvm_sa_Pipeline_load_A_loop",
          "InstanceName": "grp_mvm_sa_Pipeline_load_A_loop_fu_112"
        },
        {
          "ModuleName": "mvm_sa_Pipeline_write_y_loop",
          "InstanceName": "grp_mvm_sa_Pipeline_write_y_loop_fu_132"
        }
      ]
    },
    "Info": {
      "mvm_sa_Pipeline_read_x_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mvm_sa_Pipeline_write_y_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mvm_sa_Pipeline_load_A_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mvm_sa": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mvm_sa_Pipeline_read_x_loop": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "read_x_loop",
            "TripCount": "4",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "336",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "408",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mvm_sa_Pipeline_write_y_loop": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.323"
        },
        "Loops": [{
            "Name": "write_y_loop",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "100",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mvm_sa_Pipeline_load_A_loop": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.838"
        },
        "Loops": [{
            "Name": "load_A_loop",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "105",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "269",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mvm_sa": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineIIMin": "21",
          "PipelineIIMax": "22",
          "PipelineII": "21 ~ 22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "719",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "847",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-06 15:16:21 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
