{"vcs1":{"timestamp_begin":1731595407.359924250, "rt":1.84, "ut":0.71, "st":0.23}}
{"vcselab":{"timestamp_begin":1731595409.266878397, "rt":1.20, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1731595410.544029785, "rt":0.36, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731595406.759263975}
{"VCS_COMP_START_TIME": 1731595406.759263975}
{"VCS_COMP_END_TIME": 1731595413.004449961}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D3"}
{"vcs1": {"peak_mem": 332832}}
{"stitch_vcselab": {"peak_mem": 231544}}
