<profile>

<section name = "Vivado HLS Report for 'init_3d_mem'" level="0">
<item name = "Date">Sun Dec  1 01:11:22 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention_64th.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.322 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.370 us, 0.370 us, 37, 37, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INIT_3D_MEM_LOOP_2">36, 36, 6, -, -, 6, no</column>
<column name=" + INIT_3D_MEM_LOOP_3">4, 4, 1, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 39, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_fu_124_p2">+, 0, 0, 12, 3, 1</column>
<column name="add_ln51_fu_144_p2">+, 0, 0, 12, 3, 1</column>
<column name="icmp_ln50_fu_118_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="icmp_ln51_fu_138_p2">icmp, 0, 0, 9, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="j_0_0_reg_96">9, 2, 3, 6</column>
<column name="k_0_0_reg_107">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln50_reg_157">3, 0, 3, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="j_0_0_reg_96">3, 0, 3, 0</column>
<column name="k_0_0_reg_107">3, 0, 3, 0</column>
<column name="mem_0_0_V_addr_reg_162">3, 0, 3, 0</column>
<column name="mem_1_0_V_addr_reg_167">3, 0, 3, 0</column>
<column name="mem_2_0_V_addr_reg_172">3, 0, 3, 0</column>
<column name="mem_3_0_V_addr_reg_177">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, init_3d_mem, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, init_3d_mem, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, init_3d_mem, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, init_3d_mem, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, init_3d_mem, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, init_3d_mem, return value</column>
<column name="mem_0_0_V_address0">out, 3, ap_memory, mem_0_0_V, array</column>
<column name="mem_0_0_V_ce0">out, 1, ap_memory, mem_0_0_V, array</column>
<column name="mem_0_0_V_we0">out, 1, ap_memory, mem_0_0_V, array</column>
<column name="mem_0_0_V_d0">out, 8, ap_memory, mem_0_0_V, array</column>
<column name="mem_1_0_V_address0">out, 3, ap_memory, mem_1_0_V, array</column>
<column name="mem_1_0_V_ce0">out, 1, ap_memory, mem_1_0_V, array</column>
<column name="mem_1_0_V_we0">out, 1, ap_memory, mem_1_0_V, array</column>
<column name="mem_1_0_V_d0">out, 8, ap_memory, mem_1_0_V, array</column>
<column name="mem_2_0_V_address0">out, 3, ap_memory, mem_2_0_V, array</column>
<column name="mem_2_0_V_ce0">out, 1, ap_memory, mem_2_0_V, array</column>
<column name="mem_2_0_V_we0">out, 1, ap_memory, mem_2_0_V, array</column>
<column name="mem_2_0_V_d0">out, 8, ap_memory, mem_2_0_V, array</column>
<column name="mem_3_0_V_address0">out, 3, ap_memory, mem_3_0_V, array</column>
<column name="mem_3_0_V_ce0">out, 1, ap_memory, mem_3_0_V, array</column>
<column name="mem_3_0_V_we0">out, 1, ap_memory, mem_3_0_V, array</column>
<column name="mem_3_0_V_d0">out, 8, ap_memory, mem_3_0_V, array</column>
</table>
</item>
</section>
</profile>
