ISim log file
Running: D:\project\soc\Kmeans\Calculation_center\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/project/soc/Kmeans/Calculation_center/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/m1/, width 16 of formal port mul_a is not equal to width 9 of actual constant.
WARNING:  For instance uut/m1/, width 16 of formal port mul_b is not equal to width 9 of actual constant.
WARNING:  For instance uut/m2/, width 16 of formal port mul_a is not equal to width 9 of actual constant.
WARNING:  For instance uut/m2/, width 16 of formal port mul_b is not equal to width 9 of actual constant.
WARNING:  For instance uut/m3/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING: File "D:/project/soc/Kmeans/Calculation_center/Calculation_center.v" Line 37.  For instance uut/m4/, width 32 of formal port divide is not equal to width 16 of actual variable area. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
