INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/ALU_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_stage
INFO: [VRFC 10-311] analyzing module ALU_mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module nextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/decode_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-311] analyzing module in_register
INFO: [VRFC 10-311] analyzing module imm_sel_mux
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module bit_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/inst_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_stage
INFO: [VRFC 10-311] analyzing module new_PC
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol next_regwrite, assumed default net type wire [D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/main.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/dv_vlsi_arch/CA_project_pipeline/CA_project_pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
