-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer8_out_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    layer8_out_empty_n : IN STD_LOGIC;
    layer8_out_read : OUT STD_LOGIC;
    layer9_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    layer9_out_full_n : IN STD_LOGIC;
    layer9_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln55_reg_817 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op127_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer9_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_1_fu_199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_126_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_123 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_259_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_window_4_fu_319_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal pool_window_7_fu_343_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal pool_window_13_fu_323_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal pool_window_3_fu_333_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal indvar_flatten_fu_106 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln109_fu_147_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln55_2_fu_181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_3_fu_187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln86_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln65_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_1_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_1_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_485_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln65_1_fu_505_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln65_2_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_2_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_525_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_535_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_3_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_3_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_4_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_4_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_3_fu_565_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln65_4_fu_585_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln65_5_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_5_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_605_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_615_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_6_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_6_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_7_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_7_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_6_fu_645_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln65_7_fu_665_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln65_8_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_8_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_685_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_695_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_9_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_9_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_10_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_10_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_9_fu_725_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln65_10_fu_745_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln65_11_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln65_11_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_765_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_775_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_fu_785_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_6_fu_705_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_5_fu_625_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_4_fu_545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_172 : BOOLEAN;
    signal ap_condition_239 : BOOLEAN;
    signal ap_condition_180 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_U : component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6
    generic map (
        DataWidth => 24,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_we0,
        d0 => pool_window_4_fu_319_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_U : component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6
    generic map (
        DataWidth => 24,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_U : component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6
    generic map (
        DataWidth => 24,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_U : component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6
    generic map (
        DataWidth => 24,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv3_5,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_q0);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((icmp_ln109_fu_141_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_106 <= add_ln109_fu_147_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_106 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_239)) then
                if ((icmp_ln76_fu_211_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_211_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln76_fu_205_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_180)) then
                if ((icmp_ln80_fu_265_p2 = ap_const_lv1_1)) then 
                    pY <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_265_p2 = ap_const_lv1_0)) then 
                    pY <= add_ln80_fu_259_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_239)) then
                if ((icmp_ln76_fu_211_p2 = ap_const_lv1_1)) then 
                    sX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_211_p2 = ap_const_lv1_0)) then 
                    sX <= add_ln91_fu_231_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_141_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln55_fu_157_p2 = ap_const_lv1_1))) then
                and_ln55_1_reg_821 <= and_ln55_1_fu_199_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_141_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_817 <= icmp_ln55_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a <= layer8_out_dout(95 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1 <= layer8_out_dout(71 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2 <= layer8_out_dout(47 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3 <= pool_window_4_fu_319_p1;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_q0;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_q0;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 <= void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_q0;
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 <= void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_141_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln76_fu_211_p2 = ap_const_lv1_1))) then
                sY <= ap_phi_mux_storemerge_phi_fu_126_p4;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_147_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv5_1));
    add_ln76_fu_205_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln80_fu_259_p2 <= std_logic_vector(unsigned(pY) + unsigned(ap_const_lv32_1));
    add_ln86_fu_295_p2 <= std_logic_vector(unsigned(sY) + unsigned(select_ln86_fu_287_p3));
    add_ln91_fu_231_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln91_fu_223_p3));
    and_ln55_1_fu_199_p2 <= (icmp_ln55_1_fu_171_p2 and and_ln55_fu_193_p2);
    and_ln55_fu_193_p2 <= (icmp_ln55_3_fu_187_p2 and icmp_ln55_2_fu_181_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op127_write_state2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op127_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op127_write_state2, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op127_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op127_write_state2, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op127_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)))) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer8_out_empty_n, layer9_out_full_n, ap_predicate_op127_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((layer8_out_empty_n = ap_const_logic_0) or ((ap_predicate_op127_write_state2 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0)));
    end process;


    ap_condition_172_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_172 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_180_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_141_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_211_p2, ap_start_int)
    begin
                ap_condition_180 <= ((icmp_ln109_fu_141_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln76_fu_211_p2 = ap_const_lv1_1));
    end process;


    ap_condition_239_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_141_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_239 <= ((icmp_ln109_fu_141_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_141_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_141_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_126_p4_assign_proc : process(icmp_ln109_fu_141_p2, icmp_ln76_fu_211_p2, icmp_ln80_fu_265_p2, add_ln86_fu_295_p2, ap_phi_reg_pp0_iter0_storemerge_reg_123)
    begin
        if (((icmp_ln109_fu_141_p2 = ap_const_lv1_0) and (icmp_ln76_fu_211_p2 = ap_const_lv1_1))) then
            if ((icmp_ln80_fu_265_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_phi_fu_126_p4 <= ap_const_lv32_0;
            elsif ((icmp_ln80_fu_265_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_phi_fu_126_p4 <= add_ln86_fu_295_p2;
            else 
                ap_phi_mux_storemerge_phi_fu_126_p4 <= ap_phi_reg_pp0_iter0_storemerge_reg_123;
            end if;
        else 
            ap_phi_mux_storemerge_phi_fu_126_p4 <= ap_phi_reg_pp0_iter0_storemerge_reg_123;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_123 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op127_write_state2_assign_proc : process(icmp_ln55_reg_817, and_ln55_1_reg_821)
    begin
                ap_predicate_op127_write_state2 <= ((ap_const_lv1_1 = and_ln55_1_reg_821) and (icmp_ln55_reg_817 = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_106, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_106;
        end if; 
    end process;

    icmp_ln109_fu_141_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv5_18) else "0";
    icmp_ln55_1_fu_171_p2 <= "1" when (sY = ap_const_lv32_1) else "0";
    icmp_ln55_2_fu_181_p2 <= "1" when (signed(pY) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_3_fu_187_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_157_p2 <= "1" when (sX = ap_const_lv32_1) else "0";
    icmp_ln65_10_fu_733_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a) < signed(pool_window_3_fu_333_p4)) else "0";
    icmp_ln65_11_fu_753_p2 <= "1" when (signed(select_ln65_9_fu_725_p3) < signed(select_ln65_10_fu_745_p3)) else "0";
    icmp_ln65_1_fu_493_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3) < signed(pool_window_4_fu_319_p1)) else "0";
    icmp_ln65_2_fu_513_p2 <= "1" when (signed(select_ln65_fu_485_p3) < signed(select_ln65_1_fu_505_p3)) else "0";
    icmp_ln65_3_fu_553_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_q0)) else "0";
    icmp_ln65_4_fu_573_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2) < signed(pool_window_7_fu_343_p4)) else "0";
    icmp_ln65_5_fu_593_p2 <= "1" when (signed(select_ln65_3_fu_565_p3) < signed(select_ln65_4_fu_585_p3)) else "0";
    icmp_ln65_6_fu_633_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_q0)) else "0";
    icmp_ln65_7_fu_653_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1) < signed(pool_window_13_fu_323_p4)) else "0";
    icmp_ln65_8_fu_673_p2 <= "1" when (signed(select_ln65_6_fu_645_p3) < signed(select_ln65_7_fu_665_p3)) else "0";
    icmp_ln65_9_fu_713_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_q0)) else "0";
    icmp_ln65_fu_473_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_q0)) else "0";
    icmp_ln76_fu_211_p2 <= "1" when (add_ln76_fu_205_p2 = ap_const_lv32_6) else "0";
    icmp_ln80_fu_265_p2 <= "1" when (add_ln80_fu_259_p2 = ap_const_lv32_4) else "0";
    icmp_ln86_fu_281_p2 <= "1" when (sY = ap_const_lv32_1) else "0";

    layer8_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer8_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_blk_n <= layer8_out_empty_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer8_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_read <= ap_const_logic_1;
        else 
            layer8_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer9_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer9_out_full_n, ap_predicate_op127_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op127_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer9_out_blk_n <= layer9_out_full_n;
        else 
            layer9_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer9_out_din <= (((res_pack_fu_785_p3 & res_pack_6_fu_705_p3) & res_pack_5_fu_625_p3) & res_pack_4_fu_545_p3);

    layer9_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op127_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op127_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer9_out_write <= ap_const_logic_1;
        else 
            layer9_out_write <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_13_fu_323_p4 <= layer8_out_dout(71 downto 48);
    pool_window_3_fu_333_p4 <= layer8_out_dout(95 downto 72);
    pool_window_4_fu_319_p1 <= layer8_out_dout(24 - 1 downto 0);
    pool_window_7_fu_343_p4 <= layer8_out_dout(47 downto 24);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_4_fu_545_p3 <= 
        tmp_fu_525_p4 when (xor_ln65_2_fu_519_p2(0) = '1') else 
        tmp_9_fu_535_p4;
    res_pack_5_fu_625_p3 <= 
        tmp_s_fu_605_p4 when (xor_ln65_5_fu_599_p2(0) = '1') else 
        tmp_1_fu_615_p4;
    res_pack_6_fu_705_p3 <= 
        tmp_2_fu_685_p4 when (xor_ln65_8_fu_679_p2(0) = '1') else 
        tmp_3_fu_695_p4;
    res_pack_fu_785_p3 <= 
        tmp_4_fu_765_p4 when (xor_ln65_11_fu_759_p2(0) = '1') else 
        tmp_5_fu_775_p4;
    select_ln65_10_fu_745_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a when (xor_ln65_10_fu_739_p2(0) = '1') else 
        pool_window_3_fu_333_p4;
    select_ln65_1_fu_505_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_3 when (xor_ln65_1_fu_499_p2(0) = '1') else 
        pool_window_4_fu_319_p1;
    select_ln65_3_fu_565_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 when (xor_ln65_3_fu_559_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_q0;
    select_ln65_4_fu_585_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_2 when (xor_ln65_4_fu_579_p2(0) = '1') else 
        pool_window_7_fu_343_p4;
    select_ln65_6_fu_645_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel when (xor_ln65_6_fu_639_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_q0;
    select_ln65_7_fu_665_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi24ELi8EL9ap_q_mode4EL9a_1 when (xor_ln65_7_fu_659_p2(0) = '1') else 
        pool_window_13_fu_323_p4;
    select_ln65_9_fu_725_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 when (xor_ln65_9_fu_719_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_q0;
    select_ln65_fu_485_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 when (xor_ln65_fu_479_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_q0;
    select_ln86_fu_287_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_281_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_223_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_157_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_615_p4 <= select_ln65_4_fu_585_p3(21 downto 6);
    tmp_2_fu_685_p4 <= select_ln65_6_fu_645_p3(21 downto 6);
    tmp_3_fu_695_p4 <= select_ln65_7_fu_665_p3(21 downto 6);
    tmp_4_fu_765_p4 <= select_ln65_9_fu_725_p3(21 downto 6);
    tmp_5_fu_775_p4 <= select_ln65_10_fu_745_p3(21 downto 6);
    tmp_9_fu_535_p4 <= select_ln65_1_fu_505_p3(21 downto 6);
    tmp_fu_525_p4 <= select_ln65_fu_485_p3(21 downto 6);
    tmp_s_fu_605_p4 <= select_ln65_3_fu_565_p3(21 downto 6);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_d0 <= layer8_out_dout(71 downto 48);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_d0 <= layer8_out_dout(47 downto 24);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_d0 <= layer8_out_dout(95 downto 72);

    void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_4u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln65_10_fu_739_p2 <= (icmp_ln65_10_fu_733_p2 xor ap_const_lv1_1);
    xor_ln65_11_fu_759_p2 <= (icmp_ln65_11_fu_753_p2 xor ap_const_lv1_1);
    xor_ln65_1_fu_499_p2 <= (icmp_ln65_1_fu_493_p2 xor ap_const_lv1_1);
    xor_ln65_2_fu_519_p2 <= (icmp_ln65_2_fu_513_p2 xor ap_const_lv1_1);
    xor_ln65_3_fu_559_p2 <= (icmp_ln65_3_fu_553_p2 xor ap_const_lv1_1);
    xor_ln65_4_fu_579_p2 <= (icmp_ln65_4_fu_573_p2 xor ap_const_lv1_1);
    xor_ln65_5_fu_599_p2 <= (icmp_ln65_5_fu_593_p2 xor ap_const_lv1_1);
    xor_ln65_6_fu_639_p2 <= (icmp_ln65_6_fu_633_p2 xor ap_const_lv1_1);
    xor_ln65_7_fu_659_p2 <= (icmp_ln65_7_fu_653_p2 xor ap_const_lv1_1);
    xor_ln65_8_fu_679_p2 <= (icmp_ln65_8_fu_673_p2 xor ap_const_lv1_1);
    xor_ln65_9_fu_719_p2 <= (icmp_ln65_9_fu_713_p2 xor ap_const_lv1_1);
    xor_ln65_fu_479_p2 <= (icmp_ln65_fu_473_p2 xor ap_const_lv1_1);
end behav;
