Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  9 09:21:16 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-438982145.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.536        0.000                      0                12597        0.024        0.000                      0                12593        0.264        0.000                       0                  4260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.088        0.000                      0                   13        0.264        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       32.057        0.000                      0                  443        0.097        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       29.744        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.536        0.000                      0                11914        0.024        0.000                      0                11914        3.750        0.000                       0                  3905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.644        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.459        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.449        0.000                      0                    1                                                                        
                       sys_clk                      2.332        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.478ns (22.646%)  route 1.633ns (77.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.698 r  FDPE_3/Q
                         net (fo=5, routed)           1.633     8.331    clk200_rst
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.478ns (22.646%)  route 1.633ns (77.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.698 r  FDPE_3/Q
                         net (fo=5, routed)           1.633     8.331    clk200_rst
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.478ns (22.646%)  route 1.633ns (77.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.698 r  FDPE_3/Q
                         net (fo=5, routed)           1.633     8.331    clk200_rst
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.478ns (22.646%)  route 1.633ns (77.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.698 r  FDPE_3/Q
                         net (fo=5, routed)           1.633     8.331    clk200_rst
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.773ns (35.858%)  route 1.383ns (64.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.220ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.638     6.220    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.478     6.698 r  FDPE_3/Q
                         net (fo=5, routed)           1.383     8.081    clk200_rst
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.295     8.376 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.376    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.077    11.204    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.602    soc_netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.916    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.602    soc_netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.916    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.602    soc_netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.916    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.602    soc_netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.916    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.385%)  route 0.705ns (46.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.705     7.384    soc_netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.329     7.713 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.713    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.118    11.267    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.247ns (59.077%)  route 0.171ns (40.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.171     2.176    soc_netsoc_reset_counter[3]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.099     2.275 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     2.011    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.199     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.199     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.043     2.263 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.263    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.199     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y24         LUT3 (Prop_lut3_I1_O)        0.045     2.265 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.199     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_netsoc_reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.120     1.977    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.129    soc_netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.228 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.284    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.148ns (16.467%)  route 0.751ns (83.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     1.869    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE (Prop_fdpe_C_Q)         0.148     2.017 r  FDPE_3/Q
                         net (fo=5, routed)           0.751     2.768    clk200_rst
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.921    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y40     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y40     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y40     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     soc_netsoc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.057ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.430ns (18.307%)  route 6.381ns (81.693%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.479     3.498    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.152     3.650 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.479     5.129    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.326     5.455 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.149     6.604    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.645     7.373    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.497 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     7.760    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.151     8.036    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.214     9.374    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X44Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X44Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X44Y10         FDRE (Setup_fdre_C_D)       -0.062    41.431    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.431    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                 32.057    

Slack (MET) :             32.225ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 1.430ns (18.665%)  route 6.231ns (81.335%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.479     3.498    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.152     3.650 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.479     5.129    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.326     5.455 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.149     6.604    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.645     7.373    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.497 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     7.760    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.151     8.036    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.064     9.224    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X45Y11         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X45Y11         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.079    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X45Y11         FDRE (Setup_fdre_C_D)       -0.043    41.449    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 32.225    

Slack (MET) :             32.258ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 1.554ns (20.038%)  route 6.201ns (79.962%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.479     3.498    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.152     3.650 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.479     5.129    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.326     5.455 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.149     6.604    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.645     7.373    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.497 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     7.760    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.151     8.036    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.034     9.194    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X38Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.318 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.318    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X38Y17         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.094    41.534    
                         clock uncertainty           -0.035    41.499    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.077    41.576    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.576    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 32.258    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 1.430ns (19.444%)  route 5.925ns (80.556%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.479     3.498    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.152     3.650 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.479     5.129    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.326     5.455 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.149     6.604    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.645     7.373    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.497 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     7.760    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.151     8.036    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.757     8.917    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X43Y14         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X43Y14         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X43Y14         FDRE (Setup_fdre_C_D)       -0.058    41.431    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.431    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.540ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.430ns (19.519%)  route 5.896ns (80.481%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.479     3.498    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X37Y13         LUT2 (Prop_lut2_I1_O)        0.152     3.650 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.479     5.129    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.326     5.455 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           1.149     6.604    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.645     7.373    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.497 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.263     7.760    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.151     8.036    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.729     8.888    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X45Y14         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X45Y14         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X45Y14         FDRE (Setup_fdre_C_D)       -0.062    41.428    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.428    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                 32.540    

Slack (MET) :             32.974ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.689ns (24.052%)  route 5.333ns (75.949%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.099     3.084    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.380 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.502     3.882    storage_12_reg_i_11_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.006 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.327     4.333    storage_12_reg_i_8_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.457 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.836     5.293    storage_12_reg_i_1_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.417 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           1.073     6.490    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.614 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=4, routed)           0.824     7.438    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X39Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.590 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.672     8.263    soc_ethphy_liteethphymiirx_converter_converter_strobe_all41_out
    SLICE_X38Y17         LUT6 (Prop_lut6_I1_O)        0.326     8.589 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.589    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X38Y17         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.079    41.519    
                         clock uncertainty           -0.035    41.484    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.079    41.563    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.563    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                 32.974    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.335ns (19.807%)  route 5.405ns (80.193%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.099     3.084    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.380 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.502     3.882    storage_12_reg_i_11_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.006 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.327     4.333    storage_12_reg_i_8_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.457 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.836     5.293    storage_12_reg_i_1_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.417 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.817     6.233    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.357 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.432     6.790    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.914 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.393     8.306    soc_ethmac_crc32_checker_crc_ce
    SLICE_X36Y12         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X36Y12         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X36Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.283    soc_ethmac_crc32_checker_crc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 32.977    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.335ns (19.807%)  route 5.405ns (80.193%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.099     3.084    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.380 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.502     3.882    storage_12_reg_i_11_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.006 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.327     4.333    storage_12_reg_i_8_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.457 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.836     5.293    storage_12_reg_i_1_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.417 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.817     6.233    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.357 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.432     6.790    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.914 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.393     8.306    soc_ethmac_crc32_checker_crc_ce
    SLICE_X36Y12         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X36Y12         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[30]/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X36Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.283    soc_ethmac_crc32_checker_crc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 32.977    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 1.335ns (19.807%)  route 5.405ns (80.193%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.099     3.084    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.380 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.502     3.882    storage_12_reg_i_11_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.006 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.327     4.333    storage_12_reg_i_8_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.457 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.836     5.293    storage_12_reg_i_1_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.417 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.817     6.233    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.357 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.432     6.790    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.124     6.914 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.393     8.306    soc_ethmac_crc32_checker_crc_ce
    SLICE_X36Y12         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X36Y12         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[9]/C
                         clock pessimism              0.079    41.523    
                         clock uncertainty           -0.035    41.488    
    SLICE_X36Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.283    soc_ethmac_crc32_checker_crc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                 32.977    

Slack (MET) :             33.058ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.335ns (20.033%)  route 5.329ns (79.967%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X41Y10         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.099     3.084    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.380 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.502     3.882    storage_12_reg_i_11_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124     4.006 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.327     4.333    storage_12_reg_i_8_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.457 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          0.836     5.293    storage_12_reg_i_1_n_0
    SLICE_X40Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.417 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.729     6.146    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.270 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=9, routed)           0.877     7.147    soc_ethmac_crc32_checker_fifo_out
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.124     7.271 r  soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.959     8.230    soc_ethmac_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X44Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.449    41.449    eth_rx_clk
    SLICE_X44Y10         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/C
                         clock pessimism              0.079    41.528    
                         clock uncertainty           -0.035    41.493    
    SLICE_X44Y10         FDRE (Setup_fdre_C_CE)      -0.205    41.288    soc_ethmac_rx_converter_converter_source_payload_data_reg[20]
  -------------------------------------------------------------------
                         required time                         41.288    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                 33.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.427%)  route 0.312ns (65.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X42Y14         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/Q
                         net (fo=1, routed)           0.312     1.037    soc_ethmac_rx_converter_converter_source_payload_data[11]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.878     0.878    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.940    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.662%)  route 0.304ns (70.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X45Y14         FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/Q
                         net (fo=1, routed)           0.304     0.993    soc_ethmac_rx_converter_converter_source_payload_data[38]
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.878     0.878    eth_rx_clk
    RAMB36_X1Y2          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.644    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.242     0.886    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 soc_ethphy_liteethphymiirx_converter_sink_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_demux_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.559     0.559    eth_rx_clk
    SLICE_X39Y17         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_sink_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  soc_ethphy_liteethphymiirx_converter_sink_valid_reg/Q
                         net (fo=4, routed)           0.065     0.765    soc_ethphy_liteethphymiirx_converter_sink_valid
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.810 r  soc_ethphy_liteethphymiirx_converter_converter_demux_i_1/O
                         net (fo=1, routed)           0.000     0.810    soc_ethphy_liteethphymiirx_converter_converter_demux_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_demux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.826     0.826    eth_rx_clk
    SLICE_X38Y17         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_demux_reg/C
                         clock pessimism             -0.254     0.572    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.121     0.693    soc_ethphy_liteethphymiirx_converter_converter_demux_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X41Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl8_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl8_regs0[3]
    SLICE_X41Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X41Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.076     0.637    vns_xilinxmultiregimpl8_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X41Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl8_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl8_regs0[1]
    SLICE_X41Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X41Y15         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl8_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.286%)  route 0.215ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X41Y12         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.215     0.905    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.780    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.286%)  route 0.215ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X41Y12         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.215     0.905    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.780    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.286%)  route 0.215ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X41Y12         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.215     0.905    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.780    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.286%)  route 0.215ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X41Y12         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.215     0.905    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.780    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.286%)  route 0.215ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.562     0.562    eth_rx_clk
    SLICE_X41Y12         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.215     0.905    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_10_reg_0_7_6_7/WCLK
    SLICE_X42Y11         RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y11         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.780    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X33Y21  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X33Y21  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y17  soc_ethmac_ps_crc_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y17  soc_ethmac_ps_preamble_error_toggle_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y10  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y10  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y10  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y10  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y10  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y12  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.744ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 1.996ns (20.673%)  route 7.659ns (79.327%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.321     8.879    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I2_O)        0.326     9.205 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.645     9.850    storage_11_reg_i_46_n_0
    SLICE_X31Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.974 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.245    11.219    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                 29.744    

Slack (MET) :             30.717ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 1.872ns (21.562%)  route 6.810ns (78.438%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.027     8.585    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y13         LUT2 (Prop_lut2_I1_O)        0.326     8.911 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.335    10.246    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 30.717    

Slack (MET) :             30.772ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 1.872ns (21.698%)  route 6.755ns (78.302%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.113     8.671    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y13         LUT4 (Prop_lut4_I0_O)        0.326     8.997 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.195    10.192    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 30.772    

Slack (MET) :             30.849ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 1.988ns (22.485%)  route 6.854ns (77.515%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.321     8.879    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I2_O)        0.326     9.205 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.427     9.632    storage_11_reg_i_46_n_0
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.116     9.748 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.658    10.406    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)       -0.232    41.255    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.255    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 30.849    

Slack (MET) :             31.107ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 1.988ns (23.167%)  route 6.593ns (76.833%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.321     8.879    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I2_O)        0.326     9.205 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.427     9.632    storage_11_reg_i_46_n_0
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.116     9.748 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.398    10.146    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)       -0.234    41.253    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                 31.107    

Slack (MET) :             31.166ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 1.872ns (22.737%)  route 6.361ns (77.263%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.772     8.330    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.326     8.656 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.142     9.798    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                 31.166    

Slack (MET) :             31.179ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.872ns (22.774%)  route 6.348ns (77.226%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.768     8.326    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y13         LUT5 (Prop_lut5_I2_O)        0.326     8.652 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.133     9.784    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 31.179    

Slack (MET) :             31.220ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 1.996ns (22.970%)  route 6.694ns (77.030%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.321     8.879    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I2_O)        0.326     9.205 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.427     9.632    storage_11_reg_i_46_n_0
    SLICE_X30Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.756 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.498    10.254    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)       -0.013    41.474    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.474    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                 31.220    

Slack (MET) :             31.281ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 1.996ns (23.179%)  route 6.615ns (76.821%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          1.321     8.879    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y12         LUT6 (Prop_lut6_I2_O)        0.326     9.205 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.645     9.850    storage_11_reg_i_46_n_0
    SLICE_X31Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.974 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.202    10.176    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.443    41.443    eth_tx_clk
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)       -0.031    41.456    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.456    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                 31.281    

Slack (MET) :             31.308ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 1.872ns (23.137%)  route 6.219ns (76.863%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X28Y12         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.810     2.831    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.955 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.593    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124     3.717 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.508     4.225    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.349 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.430     4.779    soc_ethmac_padding_inserter_source_valid
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.118     4.897 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.617     5.514    soc_ethmac_crc32_inserter_source_valid
    SLICE_X31Y18         LUT5 (Prop_lut5_I2_O)        0.326     5.840 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.839     6.679    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X28Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.605     7.408    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.150     7.558 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.642     8.200    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X28Y12         LUT3 (Prop_lut3_I1_O)        0.326     8.526 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.129     9.655    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 31.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.076     0.637    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.076     0.638    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y13         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X29Y13         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y13         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.071     0.632    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.758    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X29Y12         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vns_liteethmacpreambleinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X31Y23         FDRE                                         r  vns_liteethmacpreambleinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vns_liteethmacpreambleinserter_state_reg[0]/Q
                         net (fo=14, routed)          0.122     0.816    vns_liteethmacpreambleinserter_state[0]
    SLICE_X30Y23         LUT4 (Prop_lut4_I1_O)        0.045     0.861 r  eth_tx_en_i_1/O
                         net (fo=1, routed)           0.000     0.861    soc_ethmac_tx_gap_inserter_source_valid
    SLICE_X30Y23         FDRE                                         r  eth_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X30Y23         FDRE                                         r  eth_tx_en_reg/C
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.120     0.686    eth_tx_en_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.963%)  route 0.159ns (46.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X28Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.159     0.860    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X30Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.905 r  soc_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.905    soc_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X30Y13         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.121     0.716    soc_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X33Y13         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.120     0.822    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.867 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.867    vns_liteethmacgap_state_i_1_n_0
    SLICE_X32Y13         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X32Y13         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.255     0.574    
    SLICE_X32Y13         FDRE (Hold_fdre_C_D)         0.091     0.665    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y21  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y21  FDPE_9/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y18  soc_ethmac_padding_inserter_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y20  soc_ethmac_padding_inserter_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y20  soc_ethmac_padding_inserter_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y20  soc_ethmac_padding_inserter_counter_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y18  soc_ethmac_padding_inserter_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  soc_ethmac_padding_inserter_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  soc_ethmac_padding_inserter_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  soc_ethmac_padding_inserter_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  soc_ethmac_padding_inserter_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y24  soc_ethmac_preamble_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y24  soc_ethmac_preamble_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y24  soc_ethmac_preamble_inserter_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  eth_tx_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y21  FDPE_9/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y18  soc_ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y18  soc_ethmac_padding_inserter_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  soc_ethmac_padding_inserter_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 4.050ns (46.050%)  route 4.745ns (53.950%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.167     5.233    picorv32/tag_mem_reg[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.357    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.889 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.625     6.514    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.638 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.596     7.234    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.358 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.523    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X45Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.641     8.288    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.118     8.406 f  picorv32/mem_rdata_q[29]_i_1/O
                         net (fo=3, routed)           0.907     9.313    picorv32/p_0_in__0[4]
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.326     9.639 r  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.304     9.943    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.067 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.340    10.407    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.444    11.444    picorv32/clk100
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 4.050ns (46.050%)  route 4.745ns (53.950%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.167     5.233    picorv32/tag_mem_reg[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.357    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.889 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.625     6.514    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.638 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.596     7.234    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.358 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.523    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X45Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.641     8.288    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.118     8.406 f  picorv32/mem_rdata_q[29]_i_1/O
                         net (fo=3, routed)           0.907     9.313    picorv32/p_0_in__0[4]
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.326     9.639 r  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.304     9.943    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.067 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.340    10.407    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.444    11.444    picorv32/clk100
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 4.050ns (46.050%)  route 4.745ns (53.950%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.167     5.233    picorv32/tag_mem_reg[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.357    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.889 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.625     6.514    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.638 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.596     7.234    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.358 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.523    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X45Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.641     8.288    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.118     8.406 f  picorv32/mem_rdata_q[29]_i_1/O
                         net (fo=3, routed)           0.907     9.313    picorv32/p_0_in__0[4]
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.326     9.639 r  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.304     9.943    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.067 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.340    10.407    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.444    11.444    picorv32/clk100
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 4.050ns (46.050%)  route 4.745ns (53.950%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.167     5.233    picorv32/tag_mem_reg[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.357    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.889 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.625     6.514    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.638 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.596     7.234    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.358 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.523    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X45Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.641     8.288    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.118     8.406 f  picorv32/mem_rdata_q[29]_i_1/O
                         net (fo=3, routed)           0.907     9.313    picorv32/p_0_in__0[4]
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.326     9.639 r  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.304     9.943    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.067 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.340    10.407    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.444    11.444    picorv32/clk100
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 4.050ns (46.050%)  route 4.745ns (53.950%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.612     1.612    sys_clk
    RAMB18_X1Y14         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.066 r  tag_mem_reg/DOADO[12]
                         net (fo=9, routed)           1.167     5.233    picorv32/tag_mem_reg[12]
    SLICE_X47Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.357 r  picorv32/tag_mem_reg_i_8/O
                         net (fo=1, routed)           0.000     5.357    picorv32/tag_mem_reg_i_8_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.889 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.625     6.514    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.638 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=2, routed)           0.596     7.234    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.358 r  picorv32/mem_valid_i_2/O
                         net (fo=2, routed)           0.166     7.523    picorv32/soc_netsoc_netsoc_picorv32_mem_ready
    SLICE_X45Y35         LUT2 (Prop_lut2_I1_O)        0.124     7.647 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.641     8.288    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X47Y34         LUT3 (Prop_lut3_I1_O)        0.118     8.406 f  picorv32/mem_rdata_q[29]_i_1/O
                         net (fo=3, routed)           0.907     9.313    picorv32/p_0_in__0[4]
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.326     9.639 r  picorv32/instr_retirq_i_3/O
                         net (fo=4, routed)           0.304     9.943    picorv32/instr_retirq_i_3_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.124    10.067 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.340    10.407    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.444    11.444    picorv32/clk100
    SLICE_X46Y33         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.864ns (20.995%)  route 7.014ns (79.005%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.565     1.565    sys_clk
    SLICE_X56Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/Q
                         net (fo=4, routed)           1.013     3.096    soc_netsoc_sdram_bankmachine4_tras_timer_count[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.220 f  vns_bankmachine4_state[3]_i_14/O
                         net (fo=4, routed)           1.124     4.344    vns_bankmachine4_state[3]_i_14_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.152     4.496 r  vns_bankmachine4_state[3]_i_10/O
                         net (fo=10, routed)          0.843     5.339    vns_bankmachine4_state[3]_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.671 f  soc_netsoc_sdram_choose_cmd_grant[2]_i_27/O
                         net (fo=1, routed)           0.436     6.107    soc_netsoc_sdram_choose_cmd_grant[2]_i_27_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.231 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_23/O
                         net (fo=1, routed)           0.303     6.534    soc_netsoc_sdram_choose_cmd_grant[2]_i_23_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=5, routed)           0.838     7.496    soc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=22, routed)          0.700     8.321    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.445 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.966    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.090 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.853     9.943    picorv32/vns_bankmachine7_state_reg[3]
    SLICE_X47Y9          LUT4 (Prop_lut4_I3_O)        0.118    10.061 r  picorv32/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.382    10.444    picorv32_n_43
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.449    11.449    sys_clk
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X46Y9          FDRE (Setup_fdre_C_CE)      -0.371    11.101    soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.101    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.864ns (20.995%)  route 7.014ns (79.005%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.565     1.565    sys_clk
    SLICE_X56Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/Q
                         net (fo=4, routed)           1.013     3.096    soc_netsoc_sdram_bankmachine4_tras_timer_count[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.220 f  vns_bankmachine4_state[3]_i_14/O
                         net (fo=4, routed)           1.124     4.344    vns_bankmachine4_state[3]_i_14_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.152     4.496 r  vns_bankmachine4_state[3]_i_10/O
                         net (fo=10, routed)          0.843     5.339    vns_bankmachine4_state[3]_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.671 f  soc_netsoc_sdram_choose_cmd_grant[2]_i_27/O
                         net (fo=1, routed)           0.436     6.107    soc_netsoc_sdram_choose_cmd_grant[2]_i_27_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.231 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_23/O
                         net (fo=1, routed)           0.303     6.534    soc_netsoc_sdram_choose_cmd_grant[2]_i_23_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=5, routed)           0.838     7.496    soc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=22, routed)          0.700     8.321    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.445 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.966    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.090 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.853     9.943    picorv32/vns_bankmachine7_state_reg[3]
    SLICE_X47Y9          LUT4 (Prop_lut4_I3_O)        0.118    10.061 r  picorv32/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.382    10.444    picorv32_n_43
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.449    11.449    sys_clk
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X46Y9          FDRE (Setup_fdre_C_CE)      -0.371    11.101    soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.101    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.864ns (20.995%)  route 7.014ns (79.005%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.565     1.565    sys_clk
    SLICE_X56Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/Q
                         net (fo=4, routed)           1.013     3.096    soc_netsoc_sdram_bankmachine4_tras_timer_count[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.220 f  vns_bankmachine4_state[3]_i_14/O
                         net (fo=4, routed)           1.124     4.344    vns_bankmachine4_state[3]_i_14_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.152     4.496 r  vns_bankmachine4_state[3]_i_10/O
                         net (fo=10, routed)          0.843     5.339    vns_bankmachine4_state[3]_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.671 f  soc_netsoc_sdram_choose_cmd_grant[2]_i_27/O
                         net (fo=1, routed)           0.436     6.107    soc_netsoc_sdram_choose_cmd_grant[2]_i_27_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.231 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_23/O
                         net (fo=1, routed)           0.303     6.534    soc_netsoc_sdram_choose_cmd_grant[2]_i_23_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=5, routed)           0.838     7.496    soc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=22, routed)          0.700     8.321    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.445 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.966    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.090 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.853     9.943    picorv32/vns_bankmachine7_state_reg[3]
    SLICE_X47Y9          LUT4 (Prop_lut4_I3_O)        0.118    10.061 r  picorv32/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.382    10.444    picorv32_n_43
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.449    11.449    sys_clk
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X46Y9          FDRE (Setup_fdre_C_CE)      -0.371    11.101    soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.101    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.864ns (20.995%)  route 7.014ns (79.005%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.565     1.565    sys_clk
    SLICE_X56Y16         FDRE                                         r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     2.083 r  soc_netsoc_sdram_bankmachine4_tras_timer_count_reg[0]/Q
                         net (fo=4, routed)           1.013     3.096    soc_netsoc_sdram_bankmachine4_tras_timer_count[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.220 f  vns_bankmachine4_state[3]_i_14/O
                         net (fo=4, routed)           1.124     4.344    vns_bankmachine4_state[3]_i_14_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.152     4.496 r  vns_bankmachine4_state[3]_i_10/O
                         net (fo=10, routed)          0.843     5.339    vns_bankmachine4_state[3]_i_10_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.332     5.671 f  soc_netsoc_sdram_choose_cmd_grant[2]_i_27/O
                         net (fo=1, routed)           0.436     6.107    soc_netsoc_sdram_choose_cmd_grant[2]_i_27_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.124     6.231 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_23/O
                         net (fo=1, routed)           0.303     6.534    soc_netsoc_sdram_choose_cmd_grant[2]_i_23_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.658 r  soc_netsoc_sdram_choose_cmd_grant[2]_i_13/O
                         net (fo=5, routed)           0.838     7.496    soc_netsoc_sdram_choose_cmd_grant[2]_i_13_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.620 f  soc_netsoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=22, routed)          0.700     8.321    soc_netsoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.445 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.522     8.966    soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.090 r  soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=5, routed)           0.853     9.943    picorv32/vns_bankmachine7_state_reg[3]
    SLICE_X47Y9          LUT4 (Prop_lut4_I3_O)        0.118    10.061 r  picorv32/soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.382    10.444    picorv32_n_43
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.449    11.449    sys_clk
    SLICE_X46Y9          FDRE                                         r  soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X46Y9          FDRE (Setup_fdre_C_CE)      -0.371    11.101    soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.101    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_tccdcon_ready_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 3.369ns (39.252%)  route 5.214ns (60.748%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        1.640     1.640    sys_clk
    SLICE_X63Y5          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     2.096 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=4, routed)           0.972     3.069    p_0_in6_in[5]
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124     3.193 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_12/O
                         net (fo=1, routed)           0.000     3.193    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_12_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.743 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.743    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_8_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.014 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_5/CO[0]
                         net (fo=9, routed)           0.638     4.652    soc_netsoc_sdram_bankmachine3_hit
    SLICE_X59Y11         LUT6 (Prop_lut6_I1_O)        0.373     5.025 f  soc_netsoc_sdram_choose_req_grant[2]_i_40/O
                         net (fo=1, routed)           0.000     5.025    soc_netsoc_sdram_choose_req_grant[2]_i_40_n_0
    SLICE_X59Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     5.242 f  soc_netsoc_sdram_choose_req_grant_reg[2]_i_30/O
                         net (fo=1, routed)           0.434     5.675    soc_netsoc_sdram_choose_req_grant_reg[2]_i_30_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.299     5.974 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           1.061     7.035    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.159 f  soc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=1, routed)           0.000     7.159    soc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X55Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     7.371 f  soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2/O
                         net (fo=12, routed)          0.388     7.758    soc_netsoc_sdram_bandwidth_cmd_valid_reg_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.057 f  soc_netsoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=17, routed)          0.665     8.722    soc_netsoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.116     8.838 f  soc_netsoc_sdram_tccdcon_ready_i_2/O
                         net (fo=4, routed)           0.367     9.205    soc_netsoc_sdram_tccdcon_ready_i_2_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.328     9.533 r  soc_netsoc_sdram_tccdcon_ready_i_1/O
                         net (fo=1, routed)           0.690    10.223    soc_netsoc_sdram_tccdcon_ready_i_1_n_0
    SLICE_X56Y18         FDSE                                         r  soc_netsoc_sdram_tccdcon_ready_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3905, routed)        1.446    11.446    sys_clk
    SLICE_X56Y18         FDSE                                         r  soc_netsoc_sdram_tccdcon_ready_reg/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X56Y18         FDSE (Setup_fdse_C_S)       -0.524    10.945    soc_netsoc_sdram_tccdcon_ready_reg
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.558     0.558    sys_clk
    SLICE_X43Y57         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.571    
    SLICE_X42Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 vns_netsoc_interface9_bank_bus_dat_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_netsoc_bus_wishbone_dat_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.529%)  route 0.214ns (53.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.560     0.560    sys_clk
    SLICE_X39Y50         FDRE                                         r  vns_netsoc_interface9_bank_bus_dat_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vns_netsoc_interface9_bank_bus_dat_r_reg[2]/Q
                         net (fo=1, routed)           0.214     0.914    vns_netsoc_interface9_bank_bus_dat_r[2]
    SLICE_X37Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.959 r  soc_netsoc_netsoc_bus_wishbone_dat_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.959    soc_netsoc_netsoc_interface_dat_r[2]
    SLICE_X37Y43         FDRE                                         r  soc_netsoc_netsoc_bus_wishbone_dat_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.834     0.834    sys_clk
    SLICE_X37Y43         FDRE                                         r  soc_netsoc_netsoc_bus_wishbone_dat_r_reg[2]/C
                         clock pessimism              0.000     0.834    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.092     0.926    soc_netsoc_netsoc_bus_wishbone_dat_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 soc_netsoc_dna_status_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_dna_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.322%)  route 0.215ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.566     0.566    sys_clk
    SLICE_X30Y49         FDRE                                         r  soc_netsoc_dna_status_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soc_netsoc_dna_status_reg[34]/Q
                         net (fo=2, routed)           0.215     0.944    data3[2]
    SLICE_X30Y52         FDRE                                         r  soc_netsoc_dna_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3905, routed)        0.828     0.828    sys_clk
    SLICE_X30Y52         FDRE                                         r  soc_netsoc_dna_status_reg[35]/C
                         clock pessimism              0.000     0.828    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.076     0.904    soc_netsoc_dna_status_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y10  storage_8_reg_0_7_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y6   storage_9_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y7   storage_9_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_9_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y41  picorv32/cpuregs_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y41  picorv32/cpuregs_reg_r1_0_63_15_17/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y40         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.596     3.869    clk200_clk
    SLICE_X64Y40         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.869    
                         clock uncertainty           -0.125     3.745    
    SLICE_X64Y40         FDPE (Setup_fdpe_C_D)       -0.035     3.710    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.710    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.644    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X33Y21         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     2.555    eth_rx_clk
    SLICE_X33Y21         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X33Y21         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X32Y21         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     2.555    eth_tx_clk
    SLICE_X32Y21         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X32Y21         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.449    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.332ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X30Y38         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3905, routed)        0.563     2.563    sys_clk
    SLICE_X30Y38         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.563    
                         clock uncertainty           -0.129     2.433    
    SLICE_X30Y38         FDPE (Setup_fdpe_C_D)       -0.035     2.398    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.398    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.332    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.073 (r) | FAST    |     2.436 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.050 (r) | SLOW    |    -0.718 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.323 (r) | SLOW    |    -0.751 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.098 (r) | SLOW    |    -0.742 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.391 (r) | SLOW    |    -0.843 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.083 (r) | SLOW    |    -0.990 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     4.109 (r) | SLOW    |    -1.068 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.460 (r) | SLOW    |    -0.347 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     3.640 (r) | SLOW    |    -0.948 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.301 (r) | SLOW    |    -0.262 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.004 (r) | SLOW    |    -1.526 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     5.655 (r) | SLOW    |    -1.491 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     5.807 (r) | SLOW    |    -1.428 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     5.701 (r) | SLOW    |    -1.485 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.127 (r) | SLOW    |    -1.479 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     4.139 (r) | SLOW    |    -1.092 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     5.238 (r) | SLOW    |    -1.449 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.741 (r) | SLOW    |    -1.241 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.141 (r) | SLOW    |      3.119 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.169 (r) | SLOW    |      3.208 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.296 (r) | SLOW    |      3.229 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.273 (r) | SLOW    |      3.222 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.057 (r) | SLOW    |      3.125 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.551 (r) | SLOW    |      1.552 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.257 (r) | SLOW    |      1.429 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.559 (r) | SLOW    |      1.553 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.574 (r) | SLOW    |      1.558 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.390 (r) | SLOW    |      1.476 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.410 (r) | SLOW    |      1.514 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.410 (r) | SLOW    |      1.500 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.250 (r) | SLOW    |      1.422 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.490 (r) | SLOW    |      1.999 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.957 (r) | SLOW    |      2.147 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.166 (r) | SLOW    |      1.872 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.630 (r) | SLOW    |      2.049 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.865 (r) | SLOW    |      1.725 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.804 (r) | SLOW    |      2.095 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.026 (r) | SLOW    |      1.816 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.654 (r) | SLOW    |      2.031 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.247 (r) | SLOW    |      1.421 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.188 (r) | SLOW    |      1.832 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.248 (r) | SLOW    |      1.428 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.189 (r) | SLOW    |      1.827 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |     10.305 (r) | SLOW    |      3.597 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |     10.201 (r) | SLOW    |      3.411 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.258 (r) | SLOW    |      3.403 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |      9.902 (r) | SLOW    |      3.257 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      8.966 (r) | SLOW    |      2.593 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.159 (r) | SLOW    |      2.757 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.539 (r) | SLOW    |      2.702 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.378 (r) | SLOW    |      2.641 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |      9.093 (r) | SLOW    |      2.925 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.365 (r) | SLOW    |      3.068 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.912 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.943 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.588 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.256 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.593 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.965 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.637 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.464 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.672 ns
Ideal Clock Offset to Actual Clock: -2.055 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.050 (r) | SLOW    | -0.718 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.323 (r) | SLOW    | -0.751 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.098 (r) | SLOW    | -0.742 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.391 (r) | SLOW    | -0.843 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.391 (r) | SLOW    | -0.718 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.707 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.551 (r) | SLOW    |   1.552 (r) | FAST    |    0.300 |
ddram_dq[1]        |   6.257 (r) | SLOW    |   1.429 (r) | FAST    |    0.007 |
ddram_dq[2]        |   6.559 (r) | SLOW    |   1.553 (r) | FAST    |    0.309 |
ddram_dq[3]        |   6.574 (r) | SLOW    |   1.558 (r) | FAST    |    0.324 |
ddram_dq[4]        |   6.390 (r) | SLOW    |   1.476 (r) | FAST    |    0.140 |
ddram_dq[5]        |   6.410 (r) | SLOW    |   1.514 (r) | FAST    |    0.160 |
ddram_dq[6]        |   6.410 (r) | SLOW    |   1.500 (r) | FAST    |    0.160 |
ddram_dq[7]        |   6.250 (r) | SLOW    |   1.422 (r) | FAST    |    0.000 |
ddram_dq[8]        |   7.490 (r) | SLOW    |   1.999 (r) | FAST    |    1.240 |
ddram_dq[9]        |   7.957 (r) | SLOW    |   2.147 (r) | FAST    |    1.707 |
ddram_dq[10]       |   7.166 (r) | SLOW    |   1.872 (r) | FAST    |    0.916 |
ddram_dq[11]       |   7.630 (r) | SLOW    |   2.049 (r) | FAST    |    1.380 |
ddram_dq[12]       |   6.865 (r) | SLOW    |   1.725 (r) | FAST    |    0.615 |
ddram_dq[13]       |   7.804 (r) | SLOW    |   2.095 (r) | FAST    |    1.554 |
ddram_dq[14]       |   7.026 (r) | SLOW    |   1.816 (r) | FAST    |    0.776 |
ddram_dq[15]       |   7.654 (r) | SLOW    |   2.031 (r) | FAST    |    1.404 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.957 (r) | SLOW    |   1.422 (r) | FAST    |    1.707 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.942 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.247 (r) | SLOW    |   1.421 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.188 (r) | SLOW    |   1.832 (r) | FAST    |    0.941 |
ddram_dqs_p[0]     |   6.248 (r) | SLOW    |   1.428 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.189 (r) | SLOW    |   1.827 (r) | FAST    |    0.942 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.189 (r) | SLOW    |   1.421 (r) | FAST    |    0.942 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.155 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.141 (r) | SLOW    |   3.119 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   9.169 (r) | SLOW    |   3.208 (r) | FAST    |    0.089 |
eth_tx_data[2]     |   9.296 (r) | SLOW    |   3.229 (r) | FAST    |    0.155 |
eth_tx_data[3]     |   9.273 (r) | SLOW    |   3.222 (r) | FAST    |    0.132 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.296 (r) | SLOW    |   3.119 (r) | FAST    |    0.155 |
-------------------+-------------+---------+-------------+---------+----------+




