$date
	Fri Oct 04 17:50:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mux2x1_tb $end
$var wire 32 ! salMux [31:0] $end
$var reg 32 " e1 [31:0] $end
$var reg 32 # e2 [31:0] $end
$var reg 1 $ sel $end
$scope module UUT $end
$var wire 32 % e1 [31:0] $end
$var wire 32 & e2 [31:0] $end
$var wire 1 $ sel $end
$var reg 32 ' salMux [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010101010101010101010101010 '
b1010101010101010101010101010101 &
b10101010101010101010101010101010 %
0$
b1010101010101010101010101010101 #
b10101010101010101010101010101010 "
b10101010101010101010101010101010 !
$end
#10000
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
1$
#20000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
0$
b10000111011001010100001100100001 #
b10000111011001010100001100100001 &
b10010001101000101011001111000 "
b10010001101000101011001111000 %
#30000
b10000111011001010100001100100001 !
b10000111011001010100001100100001 '
1$
#40000
