module counter_0x9
(input clk, rst, 
output reg [3:0] value);

always @ (clk) begin
	if (rst=1) 
		value = 0;
	else
		value = value +1;
	end
	
endmodule
