#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/types.h>
#include <linux/delay.h>
#include <linux/list.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include <linux/proc_fs.h>

#include <asm/uaccess.h>

#include <mach/mt_typedefs.h>
#include <mach/sync_write.h>
#include <mach/mt_clkmgr.h>
#include <mach/mt_dcm.h>
#include <mach/mt_spm.h>
#include <mach/mt_spm_mtcmos.h>
#include <mach/mt_spm_sleep.h>
#include <mach/mt_freqhopping.h>
#include <mach/mt_gpufreq.h>



/************************************************
 **********         log debug          **********
 ************************************************/

#define USING_XLOG

#ifdef USING_XLOG 
#include <linux/xlog.h>

#define TAG     "Power/clkmgr"

#define clk_err(fmt, args...)       \
    xlog_printk(ANDROID_LOG_ERROR, TAG, fmt, ##args)
#define clk_warn(fmt, args...)      \
    xlog_printk(ANDROID_LOG_WARN, TAG, fmt, ##args)
#define clk_info(fmt, args...)      \
    xlog_printk(ANDROID_LOG_INFO, TAG, fmt, ##args)
#define clk_dbg(fmt, args...)       \
    xlog_printk(ANDROID_LOG_DEBUG, TAG, fmt, ##args)
#define clk_ver(fmt, args...)       \
    xlog_printk(ANDROID_LOG_VERBOSE, TAG, fmt, ##args)

#else

#define TAG     "[Power/clkmgr] "

#define clk_err(fmt, args...)       \
    printk(KERN_ERR TAG);           \
    printk(KERN_CONT fmt, ##args) 
#define clk_warn(fmt, args...)      \
    printk(KERN_WARNING TAG);       \
    printk(KERN_CONT fmt, ##args)
#define clk_info(fmt, args...)      \
    printk(KERN_NOTICE TAG);        \
    printk(KERN_CONT fmt, ##args)
#define clk_dbg(fmt, args...)       \
    printk(KERN_INFO TAG);          \
    printk(KERN_CONT fmt, ##args)
#define clk_ver(fmt, args...)       \
    printk(KERN_DEBUG TAG);         \
    printk(KERN_CONT fmt, ##args)

#endif



/************************************************
 **********      register access       **********
 ************************************************/

#define clk_readl(addr) \
    DRV_Reg32(addr)

#define clk_writel(addr, val)   \
    mt65xx_reg_sync_writel(val, addr)

#define clk_setl(addr, val) \
    mt65xx_reg_sync_writel(clk_readl(addr) | (val), addr)

#define clk_clrl(addr, val) \
    mt65xx_reg_sync_writel(clk_readl(addr) & ~(val), addr)



/************************************************
 **********      struct definition     **********
 ************************************************/

//#define CONFIG_CLKMGR_STAT

struct pll;
struct pll_ops {
    int (*get_state)(struct pll *pll);
    //void (*change_mode)(int mode);
    void (*enable)(struct pll *pll);
    void (*disable)(struct pll *pll);
    void (*fsel)(struct pll *pll, unsigned int value);
    int (*dump_regs)(struct pll *pll, unsigned int *ptr);
    unsigned int (*vco_calc)(struct pll *pll);
    int (*hp_enable)(struct pll *pll);
    int (*hp_disable)(struct pll *pll);
};

struct pll {
    const char *name;
    int type;
    int mode;
    int feat;
    int state;
    unsigned int cnt;
    unsigned int en_mask;
    unsigned int base_addr;
    unsigned int pwr_addr;
    struct pll_ops *ops;
    unsigned int hp_id;
    int hp_switch;
#ifdef CONFIG_CLKMGR_STAT
    struct list_head head;
#endif
};


struct subsys;
struct subsys_ops {
    int (*enable)(struct subsys *sys);
    int (*disable)(struct subsys *sys);
    int (*get_state)(struct subsys *sys);
    int (*dump_regs)(struct subsys *sys, unsigned int *ptr);
};

struct subsys {
    const char *name;
    int type;
    int force_on;
    unsigned int cnt;
    unsigned int state;
    unsigned int default_sta;
    unsigned int sta_mask;  // mask in PWR_STATUS
    unsigned int ctl_addr;
    //int (*pwr_ctrl)(int state);
    struct subsys_ops *ops;
    struct cg_grp *start;
    unsigned int nr_grps;
    struct clkmux *mux;
#ifdef CONFIG_CLKMGR_STAT
    struct list_head head;
#endif
};


struct clkmux;
struct clkmux_ops {
    void (*sel)(struct clkmux *mux, unsigned int clksrc);
    void (*enable)(struct clkmux *mux);
    void (*disable)(struct clkmux *mux);
};

struct clkmux {
    const char *name;
    unsigned int cnt;
    unsigned int base_addr;
    unsigned int sel_mask;
    unsigned int pdn_mask;
    unsigned int offset;
    unsigned int nr_inputs;
    struct clkmux_ops *ops;
    struct clkmux *parent;
    struct clkmux *siblings;
    struct pll *pll;
#ifdef CONFIG_CLKMGR_STAT
    struct list_head head;
#endif
};


struct cg_grp;
struct cg_grp_ops {
    int (*prepare)(struct cg_grp *grp);
    int (*finished)(struct cg_grp *grp);
    unsigned int (*get_state)(struct cg_grp *grp);
    int (*dump_regs)(struct cg_grp *grp, unsigned int *ptr);
};

struct cg_grp {
    const char *name;
    unsigned int set_addr;
    unsigned int clr_addr;
    unsigned int sta_addr;
    unsigned int mask;
    unsigned int state;
    struct cg_grp_ops *ops;
    struct subsys *sys;
};


struct cg_clk;
struct cg_clk_ops {
    int (*get_state)(struct cg_clk *clk);  
    int (*check_validity)(struct cg_clk *clk);// 1: valid, 0: invalid
    int (*enable)(struct cg_clk *clk);
    int (*disable)(struct cg_clk *clk);
};

struct cg_clk {
    int cnt;
    unsigned int state;
    unsigned int mask;
    int force_on;
    struct cg_clk_ops *ops;
    struct cg_grp *grp;
    struct clkmux *mux;
    struct cg_clk *parent;
#ifdef CONFIG_CLKMGR_STAT
    struct list_head head;
#endif
};


#ifdef CONFIG_CLKMGR_STAT
struct stat_node {
    struct list_head link;
    unsigned int cnt_on;
    unsigned int cnt_off;
    char name[0];
};
#endif



/************************************************
 **********      global variablies     **********
 ************************************************/

#define PWR_DOWN    0
#define PWR_ON      1

static int initialized = 0;

static struct pll __nosavedata plls[NR_PLLS];
static struct subsys __nosavedata syss[NR_SYSS];
static struct clkmux __nosavedata muxs[NR_MUXS];
static struct cg_grp grps[NR_GRPS];
static struct cg_clk clks[NR_CLKS];



/************************************************
 **********      spin lock protect     **********
 ************************************************/

static DEFINE_SPINLOCK(clock_lock);

#define clkmgr_lock(flags)  \
do {    \
    spin_lock_irqsave(&clock_lock, flags);  \
} while (0)

#define clkmgr_unlock(flags)  \
do {    \
    spin_unlock_irqrestore(&clock_lock, flags);  \
} while (0)

#define clkmgr_locked()  (spin_is_locked(&clock_lock))

int clkmgr_is_locked()
{
    return clkmgr_locked();
}
EXPORT_SYMBOL(clkmgr_is_locked);



/************************************************
 **********     clkmgr stat debug      **********
 ************************************************/

#ifdef CONFIG_CLKMGR_STAT
void update_stat_locked(struct list_head *head, char *name, int op)
{
    struct list_head *pos = NULL;
    struct stat_node *node = NULL;
    int len = strlen(name);
    int new_node = 1;

    list_for_each(pos, head) {
        node = list_entry(pos, struct stat_node, link);
        if (!strncmp(node->name, name, len)) {
            new_node = 0;
            break;
        }    
    }    

    if (new_node) {
        node = NULL;
        node = kzalloc(sizeof(*node) + len + 1, GFP_ATOMIC);   
        if (!node) {
            clk_err("[%s]: malloc stat node for %s fail\n", __func__, name);
            return;
        } else {
            memcpy(node->name, name, len);
            list_add_tail(&node->link, head);
        }    
    }    

    if (op) {
        node->cnt_on++;
    } else {
        node->cnt_off++;
    }    
}
#endif



/************************************************
 **********    function declaration    **********
 ************************************************/

static int pll_enable_locked(struct pll *pll);
static int pll_disable_locked(struct pll *pll);

static int sys_enable_locked(struct subsys *sys);
static int sys_disable_locked(struct subsys *sys, int force_off);

static void mux_enable_locked(struct clkmux *mux);
static void mux_disable_locked(struct clkmux *mux);

static int clk_enable_locked(struct cg_clk *clk);
static int clk_disable_locked(struct cg_clk *clk);


static inline int pll_enable_internal(struct pll *pll, char *name)
{
    int err;
    err = pll_enable_locked(pll);
#ifdef CONFIG_CLKMGR_STAT
    update_stat_locked(&pll->head, name, 1);
#endif
    return err;
}

static inline int pll_disable_internal(struct pll *pll, char *name)
{
    int err;
    err = pll_disable_locked(pll);
#ifdef CONFIG_CLKMGR_STAT
    update_stat_locked(&pll->head, name, 0);
#endif
    return err;
}


static inline int subsys_enable_internal(struct subsys *sys, char *name)
{
    int err;
    err = sys_enable_locked(sys);
#ifdef CONFIG_CLKMGR_STAT
    //update_stat_locked(&sys->head, name, 1);
#endif
    return err;
}

static inline int subsys_disable_internal(struct subsys *sys, int force_off, char *name)
{
    int err;
    err = sys_disable_locked(sys, force_off);
#ifdef CONFIG_CLKMGR_STAT
    //update_stat_locked(&sys->head, name, 0);
#endif
    return err;
}


static inline void mux_enable_internal(struct clkmux *mux, char *name)
{
    mux_enable_locked(mux);
#ifdef CONFIG_CLKMGR_STAT
    update_stat_locked(&mux->head, name, 1);
#endif
}

static inline void mux_disable_internal(struct clkmux *mux, char *name)
{
    mux_disable_locked(mux);
#ifdef CONFIG_CLKMGR_STAT
    update_stat_locked(&mux->head, name, 0);
#endif
}


static inline int clk_enable_internal(struct cg_clk *clk, char *name)
{
    int err;
    err = clk_enable_locked(clk);
#ifdef CONFIG_CLKMGR_STAT
    update_stat_locked(&clk->head, name, 1);
#endif
    return err;
}

static inline int clk_disable_internal(struct cg_clk *clk, char *name)
{
    int err;
    err = clk_disable_locked(clk);
#ifdef CONFIG_CLKMGR_STAT
    update_stat_locked(&clk->head, name, 0);
#endif
    return err;
}



/************************************************
 **********          pll part          **********
 ************************************************/

#define PLL_TYPE_SDM    0
#define PLL_TYPE_LC     1

#define HAVE_RST_BAR    (0x1 << 0)
#define HAVE_PLL_HP     (0x1 << 1)
#define HAVE_FIX_FRQ    (0x1 << 2) 

#define RST_BAR_MASK    0x8000000

static struct pll_ops arm_pll_ops;
static struct pll_ops sdm_pll_ops;
static struct pll_ops lc_pll_ops;

static struct pll plls[NR_PLLS] = {
    {
        .name = __stringify(ARMPLL),
        .type = PLL_TYPE_SDM,
        .feat = HAVE_PLL_HP,
        .en_mask = 0x80000001,
        .base_addr = ARMPLL_CON0,
        .pwr_addr = ARMPLL_PWR_CON0,
        .ops = &arm_pll_ops,
        .hp_id = MT658X_FH_ARM_PLL,
        .hp_switch = 0,
    }, {
        .name = __stringify(MAINPLL),
        .type = PLL_TYPE_SDM,
        .feat = HAVE_PLL_HP | HAVE_RST_BAR,
        .en_mask = 0xF0000001,
        .base_addr = MAINPLL_CON0,
        .pwr_addr = MAINPLL_PWR_CON0,
        .ops = &sdm_pll_ops,
        .hp_id = MT658X_FH_MAIN_PLL,
        .hp_switch = 0,
    }, {
        .name = __stringify(MSDCPLL),
        .type = PLL_TYPE_SDM,
        .feat = HAVE_PLL_HP,
        .en_mask = 0x80000001,
        .base_addr = MSDCPLL_CON0,
        .pwr_addr = MSDCPLL_PWR_CON0,
        .ops = &sdm_pll_ops,
        .hp_id = MT658X_FH_MSDC_PLL,
        .hp_switch = 0,
    }, {
        .name = __stringify(TVDPLL),
        .type = PLL_TYPE_SDM,
        .feat = HAVE_PLL_HP,
        .en_mask = 0x80000001,
        .base_addr = TVDPLL_CON0,
        .pwr_addr = TVDPLL_PWR_CON0,
        .ops = &sdm_pll_ops,
        .hp_id = MT658X_FH_TVD_PLL,
        .hp_switch = 0,
    }, {
        .name = __stringify(LVDSPLL),
        .type = PLL_TYPE_SDM,
        .feat = HAVE_PLL_HP,
        .en_mask = 0x80000001,
        .base_addr = LVDSPLL_CON0,
        .pwr_addr = LVDSPLL_PWR_CON0,
        .ops = &sdm_pll_ops,
        .hp_id = MT658X_FH_LVDS_PLL,
        .hp_switch = 0,
    }, {
        .name = __stringify(UNIVPLL),
        .type = PLL_TYPE_LC,
        .feat = HAVE_RST_BAR | HAVE_FIX_FRQ,
        .en_mask = 0xF3000001,
        .base_addr = UNIVPLL_CON0,
        .ops = &lc_pll_ops,
    }, {
        .name = __stringify(MMPLL),
        .type = PLL_TYPE_LC,
        .feat = HAVE_RST_BAR | HAVE_FIX_FRQ,
        .en_mask = 0xF0000001,
        .base_addr = MMPLL_CON0,
        .ops = &lc_pll_ops,
    }, {
        .name = __stringify(ISPPLL),
        .type = PLL_TYPE_LC,
        .en_mask = 0x80000001,
        .base_addr = ISPPLL_CON0,
        .ops = &lc_pll_ops,
    }
};

static struct pll *id_to_pll(unsigned int id)
{
    return id < NR_PLLS ? plls + id : NULL;
}

#define PLL_PWR_ON  (0x1 << 0)
#define PLL_ISO_EN  (0x1 << 1)

#define SDM_PLL_N_INFO_MASK 0x001FFFFF
#define SDM_PLL_N_INFO_CHG  0x80000000
#define ARMPLL_POSDIV_MASK  0x03000000

#define PLL_FBKDIV_MASK     0x00007F00
#define PLL_FBKDIV_OFFSET   0x8

static int pll_get_state_op(struct pll *pll)
{
    return clk_readl(pll->base_addr) & 0x1;
}

static void sdm_pll_enable_op(struct pll *pll)
{
    clk_setl(pll->pwr_addr, PLL_PWR_ON);
    udelay(2);
    clk_clrl(pll->pwr_addr, PLL_ISO_EN);
    
    clk_setl(pll->base_addr, pll->en_mask);
    udelay(20);

    if (pll->feat & HAVE_RST_BAR) {
        clk_setl(pll->base_addr, RST_BAR_MASK);
    }
}

static void sdm_pll_disable_op(struct pll *pll)
{
    if (pll->feat & HAVE_RST_BAR) {
        clk_clrl(pll->base_addr, RST_BAR_MASK);
    }

    clk_clrl(pll->base_addr, 0x1);

    clk_setl(pll->pwr_addr, PLL_ISO_EN);
    clk_clrl(pll->pwr_addr, PLL_PWR_ON);
}

static void sdm_pll_fsel_op(struct pll *pll, unsigned int value)
{
    unsigned int ctrl_value;

    ctrl_value = clk_readl(pll->base_addr + 4);
    ctrl_value &= ~SDM_PLL_N_INFO_MASK; 
    ctrl_value |= value & SDM_PLL_N_INFO_MASK;
    ctrl_value |= SDM_PLL_N_INFO_CHG; 

    clk_writel(pll->base_addr + 4, ctrl_value);
    udelay(20);
}

static int sdm_pll_dump_regs_op(struct pll *pll, unsigned int *ptr)
{
    *(ptr) = clk_readl(pll->base_addr); 
    *(++ptr) = clk_readl(pll->base_addr + 4); 
    *(++ptr) = clk_readl(pll->pwr_addr); 

    return 3;
}

static unsigned int pll_vcodivsel_map[2] = {1, 2};
static unsigned int pll_prediv_map[4] = {1, 2, 4, 4};
static unsigned int pll_fbksel_map[4] = {1, 2, 4, 4};
static unsigned int pll_n_info_map[14] = {
    13000000,  
     6500000,
     3250000,
     1625000,
      812500,
      406250,
      203125,
      101563,
       50782, 
       25391,
       12696,
        6348,
        3174,
        1587,
};

static unsigned int sdm_pll_vco_calc_op(struct pll *pll)
{
    int i;
    unsigned int mask;
    unsigned int vco_i = 0;
    unsigned int vco_f = 0;
    unsigned int vco = 0;

    volatile unsigned int con0 = clk_readl(pll->base_addr);
    volatile unsigned int con1 = clk_readl(pll->base_addr + 4);

    unsigned int vcodivsel = (con0 >> 19) & 0x1;    // bit[19]
    unsigned int prediv = (con0 >> 4) & 0x3;        // bit[5:4]
    unsigned int n_info_i = (con1 >> 14) & 0x7F;    // bit[20:14]
    unsigned int n_info_f = (con1 & 0x3FFF);        // bit[13:0]

    vcodivsel = pll_vcodivsel_map[vcodivsel]; 
    prediv = pll_prediv_map[prediv]; 

    vco_i = 26 * n_info_i;

    for (i = 0; i < 14; i++) {
        mask = 1U << (13 - i);
        if (n_info_f & mask) {
            vco_f += pll_n_info_map[i];     
            if (!(n_info_f & (~mask))) {
                break;
            }
        } 
    }

    vco_f = (vco_f + 1000000 / 2) / 1000000;

    vco = (vco_i + vco_f) * 1000 * vcodivsel / prediv;

#if 0 
    clk_info("[%s]%s: [0x%08x, 0x%08x] vco_i=%uMHz, vco_f=%uMHz, vco=%uKHz\n", 
            __func__, pll->name, con0, con1, vco_i, vco_f, vco);
#endif

    return vco;
}

static int sdm_pll_hp_enable_op(struct pll *pll)
{
    int err;
    unsigned int vco;
    if (!pll->hp_switch || (pll->state == PWR_DOWN)) {
        return 0;
    }

    vco = pll->ops->vco_calc(pll); 
    err = freqhopping_config(pll->hp_id, vco, 1);
    return err;
}

static int sdm_pll_hp_disable_op(struct pll *pll)
{
    int err;
    unsigned int vco;
    if (!pll->hp_switch || (pll->state == PWR_ON)) {
        return 0;
    }

    vco = pll->ops->vco_calc(pll); 
    err = freqhopping_config(pll->hp_id, vco, 0);
    return err;
}

static struct pll_ops sdm_pll_ops = {
    .get_state = pll_get_state_op,
    .enable = sdm_pll_enable_op,
    .disable = sdm_pll_disable_op,
    .fsel = sdm_pll_fsel_op,
    .dump_regs = sdm_pll_dump_regs_op,
    .vco_calc = sdm_pll_vco_calc_op,
    .hp_enable = sdm_pll_hp_enable_op,
    .hp_disable = sdm_pll_hp_disable_op,
};

static void arm_pll_fsel_op(struct pll *pll, unsigned int value)
{
    unsigned int ctrl_value;

    ctrl_value = clk_readl(pll->base_addr + 4);
    ctrl_value &= ~(SDM_PLL_N_INFO_MASK | ARMPLL_POSDIV_MASK); 
    ctrl_value |= value & (SDM_PLL_N_INFO_MASK | ARMPLL_POSDIV_MASK);
    ctrl_value |= SDM_PLL_N_INFO_CHG; 

    clk_writel(pll->base_addr + 4, ctrl_value);
    udelay(20);
}

static struct pll_ops arm_pll_ops = {
    .get_state = pll_get_state_op,
    .enable = sdm_pll_enable_op,
    .disable = sdm_pll_disable_op,
    .fsel = arm_pll_fsel_op,
    .dump_regs = sdm_pll_dump_regs_op,
    .vco_calc = sdm_pll_vco_calc_op,
    .hp_enable = sdm_pll_hp_enable_op,
    .hp_disable = sdm_pll_hp_disable_op,
};

static void lc_pll_enable_op(struct pll *pll)
{
    clk_setl(pll->base_addr, pll->en_mask);
    udelay(20);

    if (pll->feat & HAVE_RST_BAR) {
        clk_setl(pll->base_addr, RST_BAR_MASK);
    }
}

static void lc_pll_disable_op(struct pll *pll)
{
    if (pll->feat & HAVE_RST_BAR) {
        clk_clrl(pll->base_addr, RST_BAR_MASK);
    }

    clk_clrl(pll->base_addr, 0x1);
}

static void lc_pll_fsel_op(struct pll *pll, unsigned int value)
{
    unsigned int state = pll->state;
    unsigned int ctrl_value;;

    if (pll->feat & HAVE_FIX_FRQ) {
        return;
    }

    if (state != PWR_DOWN) {
        lc_pll_disable_op(pll);
    } 
    ctrl_value = clk_readl(pll->base_addr);
    ctrl_value &= ~PLL_FBKDIV_MASK;
    ctrl_value |= (value << PLL_FBKDIV_OFFSET) & PLL_FBKDIV_MASK;
    clk_writel(pll->base_addr, ctrl_value);

    if (state != PWR_DOWN) {
        lc_pll_enable_op(pll);
    }
}

static int lc_pll_dump_regs_op(struct pll *pll, unsigned int *ptr)
{
    *(ptr) = clk_readl(pll->base_addr); 

    return 1;
}

static unsigned int lc_pll_vco_calc_op(struct pll *pll)
{
    unsigned int vco = 0;

    volatile unsigned int con0 = clk_readl(pll->base_addr);

    unsigned int fbksel = (con0 >> 20) & 0x3;       // bit[21:20]
    unsigned int vcodivsel = (con0 >> 19) & 0x1;    // bit[19]
    unsigned int fbkdiv = (con0 >> 8) & 0x7F;       // bit[14:8]
    unsigned int prediv = (con0 >> 4) & 0x3;        // bit[5:4]

    vcodivsel = pll_vcodivsel_map[vcodivsel];
    fbksel = pll_fbksel_map[fbksel];
    prediv = pll_prediv_map[prediv]; 

    vco = 26000 * fbkdiv * fbksel * vcodivsel / prediv; 

#if 0
    clk_info("[%s]%s: [0x%08x] vco=%uKHz\n", __func__, pll->name, con0, vco);
#endif

    return vco;
}

static struct pll_ops lc_pll_ops = {
    .get_state = pll_get_state_op,
    .enable = lc_pll_enable_op,
    .disable = lc_pll_disable_op,
    .fsel = lc_pll_fsel_op,
    .dump_regs = lc_pll_dump_regs_op,
    .vco_calc = lc_pll_vco_calc_op,
};

static int get_pll_state_locked(struct pll *pll)
{
    if (likely(initialized)) { 
        return pll->state;
    } else {
        return pll->ops->get_state(pll);
    }
}

static int pll_enable_locked(struct pll *pll)
{
    pll->cnt++;
    if (pll->cnt > 1) {
        return 0;
    }

    if (pll->state == PWR_DOWN) {
        pll->ops->enable(pll); 
        pll->state = PWR_ON;
    }

    if (pll->ops->hp_enable) {
        pll->ops->hp_enable(pll);
    }
    return 0;
}

static int pll_disable_locked(struct pll *pll)
{
    BUG_ON(!pll->cnt);
    pll->cnt--;
    if (pll->cnt > 0) {
        return 0;
    }

    if (pll->state == PWR_ON) {
        pll->ops->disable(pll); 
        pll->state = PWR_DOWN;
    }

    if (pll->ops->hp_disable) {
        pll->ops->hp_disable(pll);
    }
    return 0;
}


static int pll_fsel_locked(struct pll *pll, unsigned int value)
{
    pll->ops->fsel(pll, value); 
    if (pll->ops->hp_enable) {
        pll->ops->hp_enable(pll);
    }
    return 0;
}

int pll_is_on(int id)
{
    int state;
    unsigned long flags;
    struct pll *pll = id_to_pll(id);    

    BUG_ON(!pll);

    clkmgr_lock(flags);
    state = get_pll_state_locked(pll);
    clkmgr_unlock(flags);

    return state;
}
EXPORT_SYMBOL(pll_is_on);

int enable_pll(int id, char *name)
{
    int err;
    unsigned long flags;
    struct pll *pll = id_to_pll(id);    

    BUG_ON(!initialized);
    BUG_ON(!pll);
    BUG_ON(!name);

    clkmgr_lock(flags);
    err = pll_enable_internal(pll, name);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(enable_pll);

int disable_pll(int id, char *name)
{
    int err;
    unsigned long flags;
    struct pll *pll = id_to_pll(id);    

    BUG_ON(!initialized);
    BUG_ON(!pll);
    BUG_ON(!name);

    clkmgr_lock(flags);
    err = pll_disable_internal(pll, name);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(disable_pll);

int pll_fsel(int id, unsigned int value)
{
    int err;
    unsigned long flags;
    struct pll *pll = id_to_pll(id);    

    BUG_ON(!initialized);
    BUG_ON(!pll);

    clkmgr_lock(flags);
    err = pll_fsel_locked(pll, value);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(pll_fsel);


int pll_hp_switch_on(int id, int hp_on)
{
    int err = 0;
    unsigned long flags;
    int old_value;
    struct pll *pll = id_to_pll(id);

    BUG_ON(!initialized);
    BUG_ON(!pll);

    if (pll->type != PLL_TYPE_SDM) {
        err = -EINVAL;
        goto out;
    }

    clkmgr_lock(flags);
    old_value = pll->hp_switch;
    if (old_value == 0) {
        pll->hp_switch = 1;
        if (hp_on) {
            err = pll->ops->hp_enable(pll);
        }
    }
    clkmgr_unlock(flags);

#if 0
    clk_info("[%s]hp_switch(%d->%d), hp_on=%d\n", 
            __func__, old_value, pll->hp_switch, hp_on);
#endif

out:
    return err;
}
EXPORT_SYMBOL(pll_hp_switch_on);

int pll_hp_switch_off(int id, int hp_off)
{
    int err = 0;
    unsigned long flags;
    int old_value;
    struct pll *pll = id_to_pll(id);

    BUG_ON(!initialized);
    BUG_ON(!pll);

    if (pll->type != PLL_TYPE_SDM) {
        err = -EINVAL;
        goto out;
    }

    clkmgr_lock(flags);
    old_value = pll->hp_switch;
    if (old_value == 1) {
        if (hp_off) {
            err = pll->ops->hp_disable(pll);
        }
        pll->hp_switch = 0;
    }
    clkmgr_unlock(flags);

#if 0
    clk_info("[%s]hp_switch(%d->%d), hp_off=%d\n", 
            __func__, old_value, pll->hp_switch, hp_off);
#endif

out:
    return err;
}
EXPORT_SYMBOL(pll_hp_switch_off);


int pll_dump_regs(int id, unsigned int *ptr)
{
    struct pll *pll = id_to_pll(id);    

    BUG_ON(!initialized);
    BUG_ON(!pll);

    return pll->ops->dump_regs(pll, ptr);
}
EXPORT_SYMBOL(pll_dump_regs);

const char* pll_get_name(int id)
{
    struct pll *pll = id_to_pll(id);    

    BUG_ON(!initialized);
    BUG_ON(!pll);

    return pll->name;
}

void enable_clksq2(void)
{
    unsigned long flags;

    clkmgr_lock(flags);
    clk_setl(AP_PLL_CON0, 0x1 << 2);
    udelay(200);
    clk_setl(AP_PLL_CON0, 0x1 << 3);
    clkmgr_unlock(flags);
}
EXPORT_SYMBOL(enable_clksq2);

void disable_clksq2(void)
{
    unsigned long flags;

    clkmgr_lock(flags);
    clk_clrl(AP_PLL_CON0, 0x3 << 2);
    clkmgr_unlock(flags);
}
EXPORT_SYMBOL(disable_clksq2);

void clksq2_sw2hw(void)
{
    unsigned long flags;

    clkmgr_lock(flags);
    clk_clrl(AP_PLL_CON1, 0x3 << 2);
    clkmgr_unlock(flags);
}
EXPORT_SYMBOL(clksq2_sw2hw);

void clksq2_hw2sw(void)
{
    unsigned long flags;

    clkmgr_lock(flags);
    clk_setl(AP_PLL_CON1, 0x3 << 2);
    clkmgr_unlock(flags);
}
EXPORT_SYMBOL(clksq2_hw2sw);



/************************************************
 **********         subsys part        **********
 ************************************************/

#define SYS_TYPE_MODEM    0 
#define SYS_TYPE_MEDIA    1
#define SYS_TYPE_OTHER    2

static struct subsys_ops md1_sys_ops;
static struct subsys_ops md2_sys_ops;
static struct subsys_ops dpy_sys_ops;
static struct subsys_ops dis_sys_ops;
static struct subsys_ops mfg_sys_ops;
static struct subsys_ops isp_sys_ops;
static struct subsys_ops ifr_sys_ops;
static struct subsys_ops vde_sys_ops;
static struct subsys_ops ven_sys_ops;

static struct subsys syss[NR_SYSS] = {
    {
        .name = __stringify(SYS_MD1),
        .type = SYS_TYPE_MODEM,
        .default_sta = PWR_DOWN,
        .sta_mask = 1U << 0,
        .ctl_addr = SPM_MD1_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_mdsys1,
        .ops = &md1_sys_ops,
    }, {
        .name = __stringify(SYS_MD2),
        .type = SYS_TYPE_MODEM,
        .default_sta = PWR_DOWN,
        .sta_mask = 1U << 1,
        .ctl_addr = SPM_MD2_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_mdsys2,
        .ops = &md2_sys_ops,
    }, {
        .name = __stringify(SYS_DPY),
        .type = SYS_TYPE_OTHER,
        .default_sta = PWR_ON,
        .sta_mask = 1U << 2,
        .ctl_addr = SPM_DPY_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_ddrphy,
        .ops = &dpy_sys_ops,
    }, {
        .name = __stringify(SYS_DIS),
        .type = SYS_TYPE_MEDIA,
        .default_sta = PWR_ON,
        .sta_mask = 1U << 3,
        .ctl_addr = SPM_DIS_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_disp,
        .ops = &dis_sys_ops,
        .start = &grps[CG_DISP0],
        .nr_grps = 2,
        .mux = &muxs[MT_MUX_DISP],
    }, {
        .name = __stringify(SYS_MFG),
        .type = SYS_TYPE_MEDIA,
        .default_sta = PWR_DOWN,
        .sta_mask = 1U << 4,
        .ctl_addr = SPM_MFG_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_mfg,
        .ops = &mfg_sys_ops,
        .start = &grps[CG_MFG],
        .nr_grps = 1,
    }, {
        .name = __stringify(SYS_ISP),
        .type = SYS_TYPE_MEDIA,
        .default_sta = PWR_DOWN,
        .sta_mask = 1U << 5,
        .ctl_addr = SPM_ISP_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_isp,
        .ops = &isp_sys_ops,
        .start = &grps[CG_IMAGE],
        .nr_grps = 1,
    }, {
        .name = __stringify(SYS_IFR),
        .type = SYS_TYPE_OTHER,
        .default_sta = PWR_ON,
        .sta_mask = 1U << 6,
        .ctl_addr = SPM_IFR_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_infra,
        .ops = &ifr_sys_ops,
    }, {
        .name = __stringify(SYS_VEN),
        .type = SYS_TYPE_MEDIA,
        .default_sta = PWR_DOWN,
        .sta_mask = 1U << 7,
        .ctl_addr = SPM_VEN_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_venc,
        .ops = &ven_sys_ops,
        .start = &grps[CG_VENC],
        .nr_grps = 1,
        .mux = &muxs[MT_MUX_VENC],
    }, {
        .name = __stringify(SYS_VDE),
        .type = SYS_TYPE_MEDIA,
        .default_sta = PWR_DOWN,
        .sta_mask = 1U << 8,
        .ctl_addr = SPM_VDE_PWR_CON,
        //.pwr_ctrl = spm_mtcmos_ctrl_vdec,
        .ops = &vde_sys_ops,
        .start = &grps[CG_VDEC0],
        .nr_grps = 2,
        .mux = &muxs[MT_MUX_VDEC],
    }
};


static void larb_backup(int larb_idx);
static void larb_restore(int larb_idx);



static struct subsys *id_to_sys(unsigned int id)
{
    return id < NR_SYSS ? syss + id : NULL;
}

static int md1_sys_enable_op(struct subsys *sys)
{
    int err; 
    err = spm_mtcmos_ctrl_mdsys1(STA_POWER_ON);
    return err;
}

static int md1_sys_disable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_mdsys1(STA_POWER_DOWN);
    return err;
}

static int md2_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_mdsys2(STA_POWER_ON);
    return err;
}

static int md2_sys_disable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_mdsys2(STA_POWER_DOWN);
    return err;
}

static int dpy_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_ddrphy(STA_POWER_ON);
    return err;
}

static int dpy_sys_disable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_ddrphy(STA_POWER_DOWN);
    return err;
}

static int dis_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_disp(STA_POWER_ON);
    larb_restore(MT_LARB2);
    return err;
}

static int dis_sys_disable_op(struct subsys *sys)
{
    int err;
    larb_backup(MT_LARB2);
    err = spm_mtcmos_ctrl_disp(STA_POWER_DOWN);
    return err;
}

static int mfg_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_mfg(STA_POWER_ON);
    return err;
}

static int mfg_sys_disable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_mfg(STA_POWER_DOWN);
    return err;
}

static int isp_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_isp(STA_POWER_ON);
    larb_restore(MT_LARB3);
    larb_restore(MT_LARB4);
    return err;
}

static int isp_sys_disable_op(struct subsys *sys)
{
    int err;
    larb_backup(MT_LARB3);
    larb_backup(MT_LARB4);
    err = spm_mtcmos_ctrl_isp(STA_POWER_DOWN);
    return err;
}

static int ifr_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_infra(STA_POWER_ON);
    return err;
}

static int ifr_sys_disable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_infra(STA_POWER_DOWN);
    return err;
}

static int ven_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_venc(STA_POWER_ON);
    larb_restore(MT_LARB0);
    return err;
}

static int ven_sys_disable_op(struct subsys *sys)
{
    int err;
    larb_backup(MT_LARB0);
    err = spm_mtcmos_ctrl_venc(STA_POWER_DOWN);
    return err;
}

static int vde_sys_enable_op(struct subsys *sys)
{
    int err;
    err = spm_mtcmos_ctrl_vdec(STA_POWER_ON);
    larb_restore(MT_LARB1);
    return err;
}

static int vde_sys_disable_op(struct subsys *sys)
{
    int err;
    larb_backup(MT_LARB1);
    err = spm_mtcmos_ctrl_vdec(STA_POWER_DOWN);
    return err;
}

static int sys_get_state_op(struct subsys *sys)
{
    unsigned int sta = clk_readl(SPM_PWR_STATUS);
    unsigned int sta_s = clk_readl(SPM_PWR_STATUS_S);

    return (sta & sys->sta_mask) && (sta_s & sys->sta_mask);
}

static int sys_dump_regs_op(struct subsys *sys, unsigned int *ptr)
{
    *(ptr) = clk_readl(sys->ctl_addr);
    return 1;
}

static struct subsys_ops md1_sys_ops = {
    .enable = md1_sys_enable_op,
    .disable = md1_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops md2_sys_ops = {
    .enable = md2_sys_enable_op,
    .disable = md2_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops dpy_sys_ops = {
    .enable = dpy_sys_enable_op,
    .disable = dpy_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops dis_sys_ops = {
    .enable = dis_sys_enable_op,
    .disable = dis_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops mfg_sys_ops = {
    .enable = mfg_sys_enable_op,
    .disable = mfg_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops isp_sys_ops = {
    .enable = isp_sys_enable_op,
    .disable = isp_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops ifr_sys_ops = {
    .enable = ifr_sys_enable_op,
    .disable = ifr_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops ven_sys_ops = {
    .enable = ven_sys_enable_op,
    .disable = ven_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};

static struct subsys_ops vde_sys_ops = {
    .enable = vde_sys_enable_op,
    .disable = vde_sys_disable_op,
    .get_state = sys_get_state_op,
    .dump_regs = sys_dump_regs_op,
};




static int get_sys_state_locked(struct subsys* sys)
{
    if (likely(initialized)) {
        return sys->state;
    } else {
        return sys->ops->get_state(sys);
    }
}

int subsys_is_on(int id)
{
    int state;
    unsigned long flags;
    struct subsys *sys = id_to_sys(id);    

    BUG_ON(!sys);

    clkmgr_lock(flags);
    state = get_sys_state_locked(sys);
    clkmgr_unlock(flags);

    return state;
}
EXPORT_SYMBOL(subsys_is_on);

//#define STATE_CHECK_DEBUG

static int sys_enable_locked(struct subsys *sys)
{
    int err;
    int local_state = sys->state; //get_subsys_local_state(sys);

#ifdef STATE_CHECK_DEBUG
    int reg_state = sys->ops->get_state(sys);//get_subsys_reg_state(sys);
    BUG_ON(local_state != reg_state);
#endif

    if (local_state == PWR_ON) {
        return 0;
    }

    if (sys->mux) {
        mux_enable_internal(sys->mux, "sys");
    }

    //err = sys->pwr_ctrl(STA_POWER_ON);
    err = sys->ops->enable(sys);
    WARN_ON(err);

    if (!err) {
        sys->state = PWR_ON;
    }

    return err;
}

static int sys_disable_locked(struct subsys *sys, int force_off)
{
    int err;
    int local_state = sys->state;//get_subsys_local_state(sys);
    int i;
    struct cg_grp *grp;

#ifdef STATE_CHECK_DEBUG
    int reg_state = sys->ops->get_state(sys);//get_subsys_reg_state(sys);
    BUG_ON(local_state != reg_state);
#endif

    if (!force_off) {
        //could be power off or not
        for (i = 0; i < sys->nr_grps; i++) {
            grp = sys->start + i;
            if (grp->state) {
                return 0;
            }
        }
    }

    if (local_state == PWR_DOWN) {
        return 0;
    }

    //err = sys->pwr_ctrl(STA_POWER_DOWN);
    err = sys->ops->disable(sys);
    WARN_ON(err);

    if (!err) {
        sys->state = PWR_DOWN;
    }

    if (sys->mux) {
        mux_disable_internal(sys->mux, "sys");
    }

    return err;
}

int enable_subsys(int id, char *name)
{
    int err;
    unsigned long flags;
    struct subsys *sys = id_to_sys(id);    

    BUG_ON(!initialized);
    BUG_ON(!sys);

    clkmgr_lock(flags);
    err = subsys_enable_internal(sys, name);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(enable_subsys);

int disable_subsys(int id, char *name)
{
    int err;
    unsigned long flags;
    struct subsys *sys = id_to_sys(id);    

    BUG_ON(!initialized);
    BUG_ON(!sys);

    clkmgr_lock(flags);
    err = subsys_disable_internal(sys, 0, name);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(disable_subsys);

int disable_subsys_force(int id, char *name)
{
    int err;
    unsigned long flags;
    struct subsys *sys = id_to_sys(id);    

    BUG_ON(!initialized);
    BUG_ON(!sys);

    clkmgr_lock(flags);
    err = subsys_disable_internal(sys, 1, name);
    clkmgr_unlock(flags);

    return err;
}

int subsys_dump_regs(int id, unsigned int *ptr)
{
    struct subsys *sys = id_to_sys(id);    

    BUG_ON(!initialized);
    BUG_ON(!sys);

    return sys->ops->dump_regs(sys, ptr);
}
EXPORT_SYMBOL(subsys_dump_regs);

const char* subsys_get_name(int id)
{
    struct subsys *sys = id_to_sys(id);    

    BUG_ON(!initialized);
    BUG_ON(!sys);

    return sys->name;
}

#define JIFFIES_PER_LOOP 10

int md_power_on(int id)
{
    int err;
    unsigned long flags;
    struct subsys *sys = id_to_sys(id);

    BUG_ON(!initialized);
    BUG_ON(!sys);
    BUG_ON(sys->type != SYS_TYPE_MODEM);

    clkmgr_lock(flags);
    err = subsys_enable_internal(sys, "md");
    clkmgr_unlock(flags);

    WARN_ON(err);

    return err;
}
EXPORT_SYMBOL(md_power_on);

static bool(*spm_is_md_sleep[])(void) = {
    spm_is_md1_sleep,
    spm_is_md2_sleep,
};

int md_power_off(int id, unsigned int timeout)
{
    int err;
    int cnt;
    bool slept;
    unsigned long flags;
    struct subsys *sys = id_to_sys(id);

    BUG_ON(!initialized);
    BUG_ON(!sys);
    BUG_ON(sys->type != SYS_TYPE_MODEM);

    // 0: not sleep, 1: sleep
    slept = spm_is_md_sleep[id]();
    cnt = (timeout + JIFFIES_PER_LOOP - 1) / JIFFIES_PER_LOOP;

    while (!slept && cnt--) {
        msleep(MSEC_PER_SEC / JIFFIES_PER_LOOP);
        slept = spm_is_md_sleep[id]();
        if (slept) {
            break;
        }
    }
    
    clkmgr_lock(flags);
    err = subsys_disable_internal(sys, 0, "md");
    clkmgr_unlock(flags);

    WARN_ON(err);
    
    return !slept;

}
EXPORT_SYMBOL(md_power_off);


static DEFINE_MUTEX(larb_monitor_lock);
static LIST_HEAD(larb_monitor_handlers);

void register_larb_monitor(struct larb_monitor *handler)
{
	struct list_head *pos;

	mutex_lock(&larb_monitor_lock);
	list_for_each(pos, &larb_monitor_handlers) {
		struct larb_monitor *l;
		l = list_entry(pos, struct larb_monitor, link);
		if (l->level > handler->level)
			break;
	}
	list_add_tail(&handler->link, pos);
	mutex_unlock(&larb_monitor_lock);
}
EXPORT_SYMBOL(register_larb_monitor);


void unregister_larb_monitor(struct larb_monitor *handler)
{
	mutex_lock(&larb_monitor_lock);
	list_del(&handler->link);
	mutex_unlock(&larb_monitor_lock);
}
EXPORT_SYMBOL(unregister_larb_monitor);

static void larb_clk_prepare(int larb_idx)
{
    switch (larb_idx) {
    case MT_LARB0:
        /* ven */
        clk_writel(VENCSYS_CG_SET, 0x1);
        break;
    case MT_LARB1:
        /* vde */
        clk_writel(LARB_CKEN_SET, 0x1);
        break;
    case MT_LARB2:
        /* display */
        clk_writel(DISP_CG_CLR0, 0x1);
        break;
    case MT_LARB3:
        /* isp */
        clk_writel(IMG_CG_CLR, 0x1);
        break;
    case MT_LARB4:
        /* isp */
        clk_writel(IMG_CG_CLR, 0x4);
        break;
    default:
        BUG();
    }
}

static void larb_clk_finish(int larb_idx)
{
    switch (larb_idx) {
    case MT_LARB0:
        /* ven */
        clk_writel(VENCSYS_CG_CLR, 0x1);
        break;
    case MT_LARB1:
        /* vde */
        clk_writel(LARB_CKEN_CLR, 0x1);
        break;
    case MT_LARB2:
        /* display */
        clk_writel(DISP_CG_SET0, 0x1);
        break;
    case MT_LARB3:
        /* isp */
        clk_writel(IMG_CG_SET, 0x1);
        break;
    case MT_LARB4:
        /* isp */
        clk_writel(IMG_CG_SET, 0x4);
        break;
    default:
        BUG();
    }
}

static void larb_backup(int larb_idx)
{
	struct larb_monitor *pos;

	//clk_info("[%s]: start to backup larb%d\n", __func__, larb_idx);
    larb_clk_prepare(larb_idx);

	list_for_each_entry(pos, &larb_monitor_handlers, link) {
		if (pos->backup != NULL)
			pos->backup(pos, larb_idx);
	}

    larb_clk_finish(larb_idx);
}

static void larb_restore(int larb_idx)
{
	struct larb_monitor *pos;

	//clk_info("[%s]: start to restore larb%d\n", __func__, larb_idx);
    larb_clk_prepare(larb_idx);

	list_for_each_entry(pos, &larb_monitor_handlers, link) {
		if (pos->restore != NULL)
			pos->restore(pos, larb_idx);
	}

    larb_clk_finish(larb_idx);
}



/************************************************
 **********         clkmux part        **********
 ************************************************/

static struct clkmux_ops clkmux_ops;
static struct clkmux_ops audio_clkmux_ops;

static struct clkmux muxs[NR_MUXS] = {
    {
        .name = __stringify(MUX_MFG),
        .base_addr = CLK_CFG_0,
        .sel_mask = 0x00070000,
        .pdn_mask = 0x00800000,
        .offset = 16,
        .nr_inputs = 8,
        .ops = &clkmux_ops,
        .pll = &plls[MMPLL],
    }, {
        .name = __stringify(MUX_IRDA),
        .base_addr = CLK_CFG_0,
        .sel_mask = 0x03000000,
        .pdn_mask = 0x80000000,
        .offset = 24,
        .nr_inputs = 3,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_CAM),
        .base_addr = CLK_CFG_1,
        .sel_mask = 0x0000000F,
        .pdn_mask = 0x00000080,
        .offset = 0,
        .nr_inputs = 11,
        .ops = &clkmux_ops,
        .pll = &plls[MAINPLL],
    }, {
        .name = __stringify(MUX_AUDINTBUS),
        .base_addr = CLK_CFG_1,
        .sel_mask = 0x00000300,
        .pdn_mask = 0x00008000,
        .offset = 8,
        .nr_inputs = 3,
        .ops = &audio_clkmux_ops,
        .siblings = &muxs[MT_MUX_AUDIO],
    }, {
        .name = __stringify(MUX_JPG),
        .base_addr = CLK_CFG_1,
        .sel_mask = 0x00070000,
        .pdn_mask = 0x00800000,
        .offset = 16,
        .nr_inputs = 5,
        .ops = &clkmux_ops,
        .pll = &plls[MAINPLL],
    }, {
        .name = __stringify(MUX_DISP),
        .base_addr = CLK_CFG_1,
        .sel_mask = 0x07000000,
        .pdn_mask = 0x80000000,
        .offset = 24,
        .nr_inputs = 4,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_MSDC1),
        .base_addr = CLK_CFG_2,
        .sel_mask = 0x00000007,
        .pdn_mask = 0x00000080,
        .offset = 0,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
        .pll = &plls[MSDCPLL],
    }, {
        .name = __stringify(MUX_MSDC2),
        .base_addr = CLK_CFG_2,
        .sel_mask = 0x00000700,
        .pdn_mask = 0x00008000,
        .offset = 8,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
        .pll = &plls[MSDCPLL],
    }, {
        .name = __stringify(MUX_MSDC3),
        .base_addr = CLK_CFG_2,
        .sel_mask = 0x00070000,
        .pdn_mask = 0x00800000,
        .offset = 16,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
        .pll = &plls[MSDCPLL],
    }, {
        .name = __stringify(MUX_MSDC4),
        .base_addr = CLK_CFG_2,
        .sel_mask = 0x07000000,
        .pdn_mask = 0x80000000,
        .offset = 24,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
        .pll = &plls[MSDCPLL],
    }, {
        .name = __stringify(MUX_USB20),
        .base_addr = CLK_CFG_3,
        .sel_mask = 0x00000003,
        .pdn_mask = 0x00000080,
        .offset = 0,
        .nr_inputs = 3,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_HYD),
        .base_addr = CLK_CFG_4,
        .sel_mask = 0x00000007,
        .pdn_mask = 0x00000080,
        .offset = 0,
        .nr_inputs = 8,
        .ops = &clkmux_ops,
        .pll = &plls[MMPLL],
    }, {
        .name = __stringify(MUX_VENC),
        .base_addr = CLK_CFG_4,
        .sel_mask = 0x00000700,
        .pdn_mask = 0x00008000,
        .offset = 8,
        .nr_inputs = 8,
        .ops = &clkmux_ops,
        .pll = &plls[MMPLL],
    }, {
        .name = __stringify(MUX_SPI),
        .base_addr = CLK_CFG_4,
        .sel_mask = 0x00070000,
        .pdn_mask = 0x00800000,
        .offset = 16,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_UART),
        .base_addr = CLK_CFG_4,
        .sel_mask = 0x03000000,
        .pdn_mask = 0x80000000,
        .offset = 24,
        .nr_inputs = 2,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_CAMTG),
        .base_addr = CLK_CFG_6,
        .sel_mask = 0x00000700,
        .pdn_mask = 0x00008000,
        .offset = 8,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
#if 0
    }, {
        .name = __stringify(MUX_FD),
        .base_addr = CLK_CFG_6,
        .sel_mask = 0x00070000,
        .pdn_mask = 0x00800000,
        .offset = 16,
        .nr_inputs = 5,
        .ops = &clkmux_ops,
#endif
    }, {
        .name = __stringify(MUX_AUDIO),
        .base_addr = CLK_CFG_6,
        .sel_mask = 0x03000000,
        .pdn_mask = 0x80000000,
        .offset = 24,
        .nr_inputs = 2,
        .ops = &audio_clkmux_ops,
    }, {
        .name = __stringify(MUX_VDEC),
        .base_addr = CLK_CFG_7,
        .sel_mask = 0x00000F00,
        .pdn_mask = 0x00008000,
        .offset = 8,
        .nr_inputs = 10,
        .ops = &clkmux_ops,
        .pll = &plls[MAINPLL],
    }, {
        .name = __stringify(MUX_DPILVDS),
        .base_addr = CLK_CFG_7,
        .sel_mask = 0x07000000,
        .pdn_mask = 0x80000000,
        .offset = 24,
        .nr_inputs = 5,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_PMICSPI),
        .base_addr = CLK_CFG_8,
        .sel_mask = 0x00000007,
        .pdn_mask = 0x00000080,
        .offset = 0,
        .nr_inputs = 8,
        .ops = &clkmux_ops,
    }, {
        .name = __stringify(MUX_MSDC0),
        .base_addr = CLK_CFG_8,
        .sel_mask = 0x00000700,
        .pdn_mask = 0x00008000,
        .offset = 8,
        .nr_inputs = 6,
        .ops = &clkmux_ops,
        .pll = &plls[MSDCPLL],
    }, {
        .name = __stringify(MUX_SMI_MFG_AS),
        .base_addr = CLK_CFG_8,
        .sel_mask = 0x00030000,
        .pdn_mask = 0x00800000,
        .offset = 16,
        .nr_inputs = 4,
        .ops = &clkmux_ops,
    }
};


static struct clkmux *id_to_mux(unsigned int id)
{
    return id < NR_MUXS ? muxs + id : NULL;
}

static void clkmux_sel_op(struct clkmux *mux, unsigned clksrc)
{
    volatile unsigned int reg;

    reg = clk_readl(mux->base_addr);

    reg &= ~(mux->sel_mask);
    reg |= (clksrc << mux->offset) & mux->sel_mask;

    clk_writel(mux->base_addr, reg);
}

static void clkmux_enable_op(struct clkmux *mux)
{
    clk_clrl(mux->base_addr, mux->pdn_mask); 
}

static void clkmux_disable_op(struct clkmux *mux)
{
    clk_setl(mux->base_addr, mux->pdn_mask); 
}

static struct clkmux_ops clkmux_ops = {
    .sel = clkmux_sel_op,
    .enable = clkmux_enable_op, 
    .disable = clkmux_disable_op,
};

static void audio_clkmux_enable_op(struct clkmux *mux)
{
    disable_infra_dcm(); 
    clk_clrl(mux->base_addr, mux->pdn_mask); 
    restore_infra_dcm();
};

static struct clkmux_ops audio_clkmux_ops = {
    .sel = clkmux_sel_op,
    .enable = audio_clkmux_enable_op, 
    .disable = clkmux_disable_op,
};

static void clkmux_sel_locked(struct clkmux *mux, unsigned int clksrc)
{
    mux->ops->sel(mux, clksrc);
}

static void mux_enable_locked(struct clkmux *mux)
{
    mux->cnt++;
    if (mux->cnt > 1) {
        return;
    }

    if (mux->pll) {
        pll_enable_internal(mux->pll, "mux");
    }

    if (mux->parent) {
        mux_enable_internal(mux->parent, "mux_p");
    }

    mux->ops->enable(mux);

    if (mux->siblings) {
        mux_enable_internal(mux->siblings, "mux_s");
    }
}

static void mux_disable_locked(struct clkmux *mux)
{
    BUG_ON(!mux->cnt);
    mux->cnt--;
    if (mux->cnt > 0) {
        return;
    }

    mux->ops->disable(mux);

    if (mux->siblings) {
        mux_disable_internal(mux->siblings, "mux_s");
    }

    if (mux->parent) {
        mux_disable_internal(mux->siblings, "mux_p");
    }

    if (mux->pll) {
        pll_disable_internal(mux->pll, "mux");
    }
}

int clkmux_sel(int id, unsigned int clksrc, char *name)
{
    unsigned long flags;
    struct clkmux *mux = id_to_mux(id);

    BUG_ON(!initialized); 
    BUG_ON(!mux);
    BUG_ON(clksrc >= mux->nr_inputs);
    
    clkmgr_lock(flags); 
    clkmux_sel_locked(mux, clksrc);
    clkmgr_unlock(flags);

    return 0;
}
EXPORT_SYMBOL(clkmux_sel);


#define PMICSPI_CLKMUX_MASK 0x7
#define PMICSPI_MEMPLL_D4   0x5
#define PMICSPI_CLKSQ       0x0
void pmicspi_mempll2clksq(void)
{
    volatile unsigned int val;
    val = clk_readl(CLK_CFG_8);
    //BUG_ON((val & PMICSPI_CLKMUX_MASK) != PMICSPI_MEMPLL_D4);

    val = (val & ~PMICSPI_CLKMUX_MASK) | PMICSPI_CLKSQ;
    clk_writel(CLK_CFG_8, val);
}
EXPORT_SYMBOL(pmicspi_mempll2clksq);

void pmicspi_clksq2mempll(void)
{
    volatile unsigned int val;
    val = clk_readl(CLK_CFG_8);

    val = (val & ~PMICSPI_CLKMUX_MASK) | PMICSPI_MEMPLL_D4;
    clk_writel(CLK_CFG_8, val);
}
EXPORT_SYMBOL(pmicspi_clksq2mempll);

static int gpu_power_src;
int get_gpu_power_src(void)
{
    return gpu_power_src;
}
EXPORT_SYMBOL(get_gpu_power_src);



/************************************************
 **********         cg_grp part        **********
 ************************************************/

static struct cg_grp_ops general_cg_grp_ops;
static struct cg_grp_ops vdec_cg_grp_ops;
static struct cg_grp_ops venc_cg_grp_ops;


static struct cg_grp grps[NR_GRPS] = {
    {
        .name = __stringify(CG_PERI0),
        .set_addr = PERI_PDN0_SET,
        .clr_addr = PERI_PDN0_CLR,
        .sta_addr = PERI_PDN0_STA,
        .mask = 0xFFFFFFFF,
        .ops = &general_cg_grp_ops,
    }, {
        .name = __stringify(CG_PERI1),
        .set_addr = PERI_PDN1_SET,
        .clr_addr = PERI_PDN1_CLR,
        .sta_addr = PERI_PDN1_STA,
        .mask = 0x0000001F,
        .ops = &general_cg_grp_ops,
    }, {
        .name = __stringify(CG_INFRA),
        .set_addr = INFRA_PDN_SET,
        .clr_addr = INFRA_PDN_CLR,
        .sta_addr = INFRA_PDN_STA,
        .mask = 0x00F1FFE7,
        .ops = &general_cg_grp_ops,
    }, {
        .name = __stringify(CG_TOPCK),
        .set_addr = TOPCK_PDN_SET,
        .clr_addr = TOPCK_PDN_CLR,
        .sta_addr = TOPCK_PDN_STA,
        .mask = 0x00000001,
        .ops = &general_cg_grp_ops,
    }, {
        .name = __stringify(CG_DISP0),
        .set_addr = DISP_CG_SET0,
        .clr_addr = DISP_CG_CLR0,
        .sta_addr = DISP_CG_CON0,
        .mask = 0x01FFFFFF,
        .ops = &general_cg_grp_ops,
        .sys = &syss[SYS_DIS],
    }, {
        .name = __stringify(CG_DISP1),
        .set_addr = DISP_CG_SET1,
        .clr_addr = DISP_CG_CLR1,
        .sta_addr = DISP_CG_CON1,
        .mask = 0x000003FF,
        .ops = &general_cg_grp_ops,
        .sys = &syss[SYS_DIS],
    }, {
        .name = __stringify(CG_IMAGE),
        .set_addr = IMG_CG_SET,
        .clr_addr = IMG_CG_CLR,
        .sta_addr = IMG_CG_CON,
        .mask = 0x00003FF5,
        .ops = &general_cg_grp_ops,
        .sys = &syss[SYS_ISP],
    }, {
        .name = __stringify(CG_MFG),
        .set_addr = MFG_CG_SET,
        .clr_addr = MFG_CG_CLR,
        .sta_addr = MFG_CG_CON,
        .mask = 0x0000000F,
        .ops = &general_cg_grp_ops,
        .sys = &syss[SYS_MFG],
    }, {
        .name = __stringify(CG_AUDIO),
        .sta_addr = AUDIO_TOP_CON0,
        .mask = 0x00000044,
        .ops = &general_cg_grp_ops,
    }, {
        .name = __stringify(CG_VDEC0),
        .set_addr = VDEC_CKEN_CLR,
        .clr_addr = VDEC_CKEN_SET,
        .mask = 0x00000001,
        .ops = &vdec_cg_grp_ops,
        .sys = &syss[SYS_VDE],
    }, {
        .name = __stringify(CG_VDEC1),
        .set_addr = LARB_CKEN_CLR,
        .clr_addr = LARB_CKEN_SET,
        .mask = 0x00000001,
        .ops = &vdec_cg_grp_ops,
        .sys = &syss[SYS_VDE],
    }, {
        .name = __stringify(CG_VENC),
        .set_addr = VENCSYS_CG_CLR,
        .clr_addr = VENCSYS_CG_SET,
        .sta_addr = VENCSYS_CG_CON,
        .mask = 0x00000001,
        .ops = &venc_cg_grp_ops,
        .sys = &syss[SYS_VEN],
    }
};

static struct cg_grp *id_to_grp(unsigned int id)
{
    return id < NR_GRPS ? grps + id : NULL;
}

static unsigned int general_grp_get_state_op(struct cg_grp *grp)
{
    volatile unsigned int val;
    struct subsys *sys = grp->sys;

    if (sys && !sys->state) {
        return 0;
    }

    val = clk_readl(grp->sta_addr);
    val = (~val) & (grp->mask); 
    return val;
}

static int general_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)
{
    *(ptr) = clk_readl(grp->sta_addr);
    return 1;
}

static struct cg_grp_ops general_cg_grp_ops = {
    .get_state = general_grp_get_state_op,
    .dump_regs = general_grp_dump_regs_op,
};

static unsigned int vdec_grp_get_state_op(struct cg_grp *grp)
{
    volatile unsigned int val = clk_readl(grp->set_addr);
    val &= grp->mask; 
    return val;
}

static int vdec_grp_dump_regs_op(struct cg_grp *grp, unsigned int *ptr)
{
    *(ptr) = clk_readl(grp->set_addr);
    *(++ptr) = clk_readl(grp->clr_addr);
    return 2;
}

static struct cg_grp_ops vdec_cg_grp_ops = {
    .get_state = vdec_grp_get_state_op,
    .dump_regs = vdec_grp_dump_regs_op,
};

static unsigned int venc_grp_get_state_op(struct cg_grp *grp)
{
    volatile unsigned int val = clk_readl(grp->sta_addr);
    val &= grp->mask; 
    return val;
}

static struct cg_grp_ops venc_cg_grp_ops = {
    .get_state = venc_grp_get_state_op,
    .dump_regs = general_grp_dump_regs_op,
};



/************************************************
 **********         cg_clk part        **********
 ************************************************/

static struct cg_clk_ops general_cg_clk_ops;
static struct cg_clk_ops cec_cg_clk_ops;
static struct cg_clk_ops audio_cg_clk_ops;
static struct cg_clk_ops audsys_cg_clk_ops; // @audio sys
static struct cg_clk_ops vdec_cg_clk_ops;
static struct cg_clk_ops venc_cg_clk_ops;

static struct cg_clk clks[NR_CLKS] = {
    [CG_PERI0_FROM ... CG_PERI0_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_PERI0],
    },
    [CG_PERI1_FROM ... CG_PERI1_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_PERI1],
    },
    [CG_INFRA_FROM ... CG_INFRA_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_INFRA],
    },
    [CG_TOPCK_FROM ... CG_TOPCK_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_TOPCK],
    },
    [CG_DISP0_FROM ... CG_DISP0_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_DISP0],
    },
    [CG_DISP1_FROM ... CG_DISP1_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_DISP1],
    },
    [CG_IMAGE_FROM ... CG_IMAGE_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_IMAGE],
    },
    [CG_MFG_FROM ... CG_MFG_TO] = {
        .cnt = 0,
        .ops = &general_cg_clk_ops,
        .grp = &grps[CG_MFG],
    },
    [CG_AUDIO_FROM ... CG_AUDIO_TO] = {
        .cnt = 0,
        .ops = &audsys_cg_clk_ops,
        .grp = &grps[CG_AUDIO],
    },
    [CG_VDEC0_FROM ... CG_VDEC0_TO] = {
        .cnt = 0,
        .ops = &vdec_cg_clk_ops,
        .grp = &grps[CG_VDEC0],
    },
    [CG_VDEC1_FROM ... CG_VDEC1_TO] = {
        .cnt = 0,
        .ops = &vdec_cg_clk_ops,
        .grp = &grps[CG_VDEC1],
    },
    [CG_VENC_FROM ... CG_VENC_TO] = {
        .cnt = 0,
        .ops = &venc_cg_clk_ops,
        .grp = &grps[CG_VENC],
    },
};

static struct cg_clk *id_to_clk(unsigned int id)
{
    return id < NR_CLKS ? clks + id : NULL;
}

static int general_clk_get_state_op(struct cg_clk *clk)
{
    struct subsys *sys = clk->grp->sys;
    if (sys && !sys->state) {
        return PWR_DOWN; 
    }

    return (clk_readl(clk->grp->sta_addr) & (clk->mask)) ? PWR_DOWN : PWR_ON ;
}

static int general_clk_check_validity_op(struct cg_clk *clk)
{
    int valid = 0;
    if (clk->mask & clk->grp->mask) {
        valid = 1;
    }

    return valid;
}

static int general_clk_enable_op(struct cg_clk *clk)
{
    clk_writel(clk->grp->clr_addr, clk->mask);
    return 0;
}

static int general_clk_disable_op(struct cg_clk *clk)
{
    clk_writel(clk->grp->set_addr, clk->mask);
    return 0;
}

static struct cg_clk_ops general_cg_clk_ops = {
    .get_state = general_clk_get_state_op,
    .check_validity = general_clk_check_validity_op,
    .enable = general_clk_enable_op,
    .disable = general_clk_disable_op,
};


static int audio_clk_enable_op(struct cg_clk *clk)
{
    clk_writel(clk->grp->clr_addr, clk->mask);
    clk_setl(TOPAXI_SI0_CTL, 1U << 7);
    return 0;
}

static int audio_clk_disable_op(struct cg_clk *clk)
{
    clk_clrl(TOPAXI_SI0_CTL, 1U << 7);
    clk_writel(clk->grp->set_addr, clk->mask);
    return 0;
}

static struct cg_clk_ops audio_cg_clk_ops = {
    .get_state = general_clk_get_state_op,
    .check_validity = general_clk_check_validity_op,
    .enable = audio_clk_enable_op,
    .disable = audio_clk_disable_op,
};


static int cec_clk_enable_op(struct cg_clk *clk)
{
    clk_writel(clk->grp->set_addr, clk->mask);
    return 0;
}

static int cec_clk_disable_op(struct cg_clk *clk)
{
    clk_writel(clk->grp->clr_addr, clk->mask);
    return 0;
}

static struct cg_clk_ops cec_cg_clk_ops = {
    .get_state = general_clk_get_state_op,
    .check_validity = general_clk_check_validity_op,
    .enable = cec_clk_enable_op,
    .disable = cec_clk_disable_op,
};

static int audsys_clk_enable_op(struct cg_clk *clk)
{
    clk_clrl(clk->grp->sta_addr, clk->mask);
    return 0;
}

static int audsys_clk_disable_op(struct cg_clk *clk)
{
    clk_setl(clk->grp->sta_addr, clk->mask);
    return 0;
}

static struct cg_clk_ops audsys_cg_clk_ops = {
    .get_state = general_clk_get_state_op,
    .check_validity = general_clk_check_validity_op,
    .enable = audsys_clk_enable_op,
    .disable = audsys_clk_disable_op,
};

static int vdec_clk_get_state_op(struct cg_clk *clk)
{
    return (clk_readl(clk->grp->set_addr) & (clk->mask)) ? PWR_ON : PWR_DOWN;
}

static struct cg_clk_ops vdec_cg_clk_ops = {
    .get_state = vdec_clk_get_state_op,
    .check_validity = general_clk_check_validity_op,
    .enable = general_clk_enable_op,
    .disable = general_clk_disable_op,
};


static int venc_clk_get_state_op(struct cg_clk *clk)
{
    return (clk_readl(clk->grp->sta_addr) & (clk->mask)) ? PWR_ON : PWR_DOWN;
}

static struct cg_clk_ops venc_cg_clk_ops = {
    .get_state = venc_clk_get_state_op,
    .check_validity = general_clk_check_validity_op,
    .enable = general_clk_enable_op,
    .disable = general_clk_disable_op,
};


static int power_prepare_locked(struct cg_grp *grp)
{
    int err = 0;
    if (grp->sys) {
        err = subsys_enable_internal(grp->sys, "clk");
    }
    return err;
}

static int power_finish_locked(struct cg_grp *grp)
{
    int err = 0;
    if (grp->sys) {
        err = subsys_disable_internal(grp->sys, 0, "clk");
    }
    return err;
}

static int clk_enable_locked(struct cg_clk *clk)
{
    struct cg_grp *grp = clk->grp;
    unsigned int local_state;
#ifdef STATE_CHECK_DEBUG
    unsigned int reg_state;
#endif
    int err;

    clk->cnt++;
    if (clk->cnt > 1) {
        return 0;
    }

    local_state = clk->state;

#ifdef STATE_CHECK_DEBUG
    reg_state = grp->ops->get_state(grp, clk);
    //BUG_ON(local_state != reg_state);
#endif

    if (clk->mux) {
        mux_enable_internal(clk->mux, "clk");
    }

    err = power_prepare_locked(grp);
    BUG_ON(err);

    if (clk->parent) {
        clk_enable_internal(clk->parent, "clk");
    }

    if (local_state == PWR_ON) {
        return 0;
    }

    clk->ops->enable(clk);

    clk->state = PWR_ON;
    grp->state |= clk->mask;

    return 0;
}

static int clk_disable_locked(struct cg_clk *clk)
{
    struct cg_grp *grp = clk->grp; 
    unsigned int local_state;
#ifdef STATE_CHECK_DEBUG
    unsigned int reg_state;
#endif
    int err;

    BUG_ON(!clk->cnt);
    clk->cnt--;
    if (clk->cnt > 0) {
        return 0;
    }

    local_state = clk->state;

#ifdef STATE_CHECK_DEBUG
    reg_state = grp->ops->get_state(grp, clk);
    //BUG_ON(local_state != reg_state);
#endif

    if (local_state == PWR_DOWN) {
        return 0;
    }

    if (clk->force_on) {
        return 0;
    }

    clk->ops->disable(clk);

    clk->state = PWR_DOWN;
    grp->state &= ~(clk->mask);

    if (clk->parent) {
        clk_disable_internal(clk->parent, "clk");
    }

    err = power_finish_locked(grp);
    BUG_ON(err);

    if (clk->mux) {
        mux_disable_internal(clk->mux, "clk");
    }

    return 0;
}

static int get_clk_state_locked(struct cg_clk *clk)
{
    if (likely(initialized)) { 
        return clk->state;
    } else {
        return clk->ops->get_state(clk);
    }
}

int enable_clock(int id, char *name)
{
    int err;
    unsigned long flags;
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));
    BUG_ON(!name);

    clkmgr_lock(flags);
    err = clk_enable_internal(clk, name);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(enable_clock);


int disable_clock(int id, char *name)
{
    int err;
    unsigned long flags;
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));
    BUG_ON(!name);

    clkmgr_lock(flags);
    err = clk_disable_internal(clk, name);
    clkmgr_unlock(flags);

    return err;
}
EXPORT_SYMBOL(disable_clock);

int enable_clock_ext_locked(int id, char *name)
{
    int err;
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));

    BUG_ON(!clkmgr_locked());
    err = clk_enable_internal(clk, name);

    return err;
}
EXPORT_SYMBOL(enable_clock_ext_locked);


int disable_clock_ext_locked(int id, char *name)
{
    int err;
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));

    BUG_ON(!clkmgr_locked());
    err = clk_disable_internal(clk, name);

    return err;
}
EXPORT_SYMBOL(disable_clock_ext_locked);

int clock_is_on(int id)
{
    int state;
    unsigned long flags;
    struct cg_clk *clk = id_to_clk(id);    

    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));

    clkmgr_lock(flags);
    state = get_clk_state_locked(clk);
    clkmgr_unlock(flags);

    return state;
}
EXPORT_SYMBOL(clock_is_on);


static void clk_set_force_on_locked(struct cg_clk *clk)
{
    clk->force_on = 1;
}

static void clk_clr_force_on_locked(struct cg_clk *clk)
{
    clk->force_on = 0;
}

void clk_set_force_on(int id)
{
    unsigned long flags;
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));

    clkmgr_lock(flags);
    clk_set_force_on_locked(clk);
    clkmgr_unlock(flags);
}
EXPORT_SYMBOL(clk_set_force_on);

void clk_clr_force_on(int id)
{
    unsigned long flags;
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));

    clkmgr_lock(flags);
    clk_clr_force_on_locked(clk);
    clkmgr_unlock(flags);
}
EXPORT_SYMBOL(clk_clr_force_on);

int clk_is_force_on(int id)
{
    struct cg_clk *clk = id_to_clk(id);

    BUG_ON(!initialized);
    BUG_ON(!clk);
    BUG_ON(!clk->grp);
    BUG_ON(!clk->ops->check_validity(clk));

    return clk->force_on;
}

int grp_dump_regs(int id, unsigned int *ptr)
{
    struct cg_grp *grp = id_to_grp(id);    

    //BUG_ON(!initialized);
    BUG_ON(!grp);

    return grp->ops->dump_regs(grp, ptr);
}
EXPORT_SYMBOL(grp_dump_regs);

const char* grp_get_name(int id)
{
    struct cg_grp *grp = id_to_grp(id);    

    //BUG_ON(!initialized);
    BUG_ON(!grp);

    return grp->name;
}

void print_grp_regs(void)
{
    int i;
    int cnt;
    unsigned int value[2];
    const char *name;

    for (i = 0; i < NR_GRPS; i++) {
        name = grp_get_name(i);
        cnt = grp_dump_regs(i, value);
        if (cnt == 1) {
            clk_info("[%02d][%-8s]=[0x%08x]\n", i, name, value[0]);
        } else {
            clk_info("[%02d][%-8s]=[0x%08x][0x%08x]\n", i, name, value[0], value[1]);
        }
    }
}



/************************************************
 **********       initialization       **********
 ************************************************/

#if 0
static void subsys_all_force_on(void)
{
    if (test_spm_gpu_power_on()) {
        spm_mtcmos_ctrl_mfg(STA_POWER_ON);
    } else {
        clk_warn("[%s]: not force to turn on MFG\n", __func__);
    }

    spm_mtcmos_ctrl_vdec(STA_POWER_ON);
    spm_mtcmos_ctrl_venc(STA_POWER_ON);
}
#endif

static void cg_all_force_on(void)
{
    //TOPCK CG
    clk_writel(TOPCK_PDN_CLR, 0x1);
    //INFRA CG
    clk_writel(INFRA_PDN_CLR, 0xF1FFA7);
    clk_writel(INFRA_PDN_SET, 0x40);
    //PERI CG
    clk_writel(PERI_PDN0_CLR, 0xFFFFFFFF);
    clk_writel(PERI_PDN1_CLR, 0x1F);
    //AUDIO
    clk_clrl(AUDIO_TOP_CON0, (0x1 << 6) | (0x1 << 2));
    //MFG
    clk_writel(MFG_CG_CLR, 0xF);
    //DISP
    clk_writel(DISP_CG_CLR0, 0x1FFFFFF);
    clk_writel(DISP_CG_CLR1, 0x3FF);
    //ISP
    clk_writel(IMG_CG_CLR, 0x3FF5);
    //VDE
    //VEN
    //clk_writel(VENCSYS_CG_SET, 0x1);
}


extern void pmic_gpu_power_enable(int power_en);
extern void pmic_vrf18_2_usage_protection(void);

static void mt_subsys_init(void)
{
    int i;
    struct subsys *sys;

    gpu_power_src = test_spm_gpu_power_on();
    clk_info("[%s]gpu_power_src is %s\n", __func__, 
            gpu_power_src ? "VCORE" : "VRF18_2");

    if (gpu_power_src == 0) {
        pmic_vrf18_2_usage_protection();
        pmic_gpu_power_enable(1); 
    }

#if 0
    if (test_spm_gpu_power_on()) {
        sys = id_to_sys(SYS_MFG);    
        sys->default_sta = PWR_ON;
    } else {
        clk_warn("[%s]: not force to turn on MFG\n", __func__);
    }
#endif

    for (i = 0; i < NR_SYSS; i++) {
        sys = &syss[i];
        sys->state = sys->ops->get_state(sys);
        if (sys->state != sys->default_sta) {
            clk_info("[%s]%s, change state: (%u->%u)\n", __func__, 
                    sys->name, sys->state, sys->default_sta);
            if (sys->default_sta == PWR_DOWN) {
                sys_disable_locked(sys, 1);
            } else {
                sys_enable_locked(sys);
            }
        }
#ifdef CONFIG_CLKMGR_STAT
        INIT_LIST_HEAD(&sys->head);
#endif
    }

#if 0
    //not used 
    syss[SYS_DIS].mux = &muxs[MT_MUX_DISP];
    syss[SYS_VEN].mux = &muxs[MT_MUX_VENC];
    syss[SYS_VDE].mux = &muxs[MT_MUX_VDEC];
#endif
}

static void mt_plls_init(void)
{
    int i;
    struct pll *pll;
    for (i = 0; i < NR_PLLS; i++) {
        pll = &plls[i];
        pll->state = pll->ops->get_state(pll);
#ifdef CONFIG_CLKMGR_STAT
        INIT_LIST_HEAD(&pll->head);
#endif
    }
}

static void mt_plls_enable_hp(void)
{
    int i;
    struct pll *pll;
    for (i = 0; i < NR_PLLS; i++) {
        pll = &plls[i];
        if (pll->ops->hp_enable) {
            pll->ops->hp_enable(pll);
        }
    }
}


static void mt_muxs_init(void)
{
    int i;
    struct clkmux *mux;
    unsigned int smi_mfg_as_sel;

    clk_setl(CLK_CFG_0, 0x80800000);    //irda,mfg
    clk_setl(CLK_CFG_1, 0x00800080);    //jpg,cam
    clk_setl(CLK_CFG_2, 0x80808080);    //msdc4~1
    clk_setl(CLK_CFG_4, 0x00808080);    //spi,venc,hyd
    clk_setl(CLK_CFG_6, 0x00808000);    //fd,camtg
    //clk_setl(CLK_CFG_7, 0x80008000);    //dpilvds, vdec
    clk_setl(CLK_CFG_7, 0x00008000);    //vdec
    clk_setl(CLK_CFG_8, 0x00808000);    //smi_mfg_as,msdc0

    for (i = 0; i < NR_MUXS; i++) {
        mux = &muxs[i];
#ifdef CONFIG_CLKMGR_STAT
        INIT_LIST_HEAD(&mux->head);
#endif
    }

    muxs[MT_MUX_DISP].cnt = 1;

    smi_mfg_as_sel = (clk_readl(CLK_CFG_8) & 0x30000) >> 16;

    switch (smi_mfg_as_sel) {
    case 0x2:
        muxs[MT_MUX_SMI_MFG_AS].parent = &muxs[MT_MUX_MFG];
        break;
    case 0x3:
        muxs[MT_MUX_SMI_MFG_AS].parent = &muxs[MT_MUX_HYD];
        break;
    default:
        muxs[MT_MUX_SMI_MFG_AS].parent = NULL;
        break;
    }

#if 0
    //not used 
    muxs[MT_MUX_AUDINTBUS].siblings = &muxs[MT_MUX_AUDIO];

    muxs[MT_MUX_MSDC0].pll = &plls[MSDCPLL];
    muxs[MT_MUX_MSDC1].pll = &plls[MSDCPLL];
    muxs[MT_MUX_MSDC2].pll = &plls[MSDCPLL];
    muxs[MT_MUX_MSDC3].pll = &plls[MSDCPLL];
    muxs[MT_MUX_MSDC4].pll = &plls[MSDCPLL];

    muxs[MT_MUX_MFG].pll = &plls[MMPLL];
    muxs[MT_MUX_VENC].pll = &plls[MMPLL];
    muxs[MT_MUX_HYD].pll = &plls[MMPLL];

    muxs[MT_MUX_JPG].pll = &plls[MAINPLL];
    muxs[MT_MUX_CAM].pll = &plls[MAINPLL];
    muxs[MT_MUX_VDEC].pll = &plls[MAINPLL];
#endif
}


static void mt_clks_init(void)
{
    int i, j;
    struct cg_grp *grp;
    struct cg_clk *clk;

    clk_writel(PERI_PDN0_SET, 0xFC03E001);  //i2c5~0, msdc4~0, nand 
    clk_writel(PERI_PDN1_SET, 0x00000001);  //i2c6
    clk_writel(DISP_CG_SET0, 0x00000002);   //rot_engine

    for (i = 0; i < NR_GRPS; i++) {
        grp = &grps[i];
        grp->state = grp->ops->get_state(grp);
        for (j = 0; j < 32; j++) {
            if (grp->mask & (1U << j)) {
                clk = &clks[i * 32 + j];
                //clk->grp = grp;
                //clk->cnt = 0;
                clk->mask = 1U << j;
                clk->state = clk->ops->get_state(clk); 
                //(grp->state & clk->mask) ? PWR_DOWN : PWR_ON;
#ifdef CONFIG_CLKMGR_STAT
                INIT_LIST_HEAD(&clk->head);
#endif
            }
        }
    }

    clks[MT_CG_INFRA_AUDIO].ops = &audio_cg_clk_ops;
    clks[MT_CG_INFRA_CEC].ops = &cec_cg_clk_ops;

    clks[MT_CG_AUDIO_AFE].parent = &clks[MT_CG_INFRA_AUDIO];
    clks[MT_CG_AUDIO_I2S].parent = &clks[MT_CG_INFRA_AUDIO];

    clks[MT_CG_INFRA_AUDIO].mux = &muxs[MT_MUX_AUDINTBUS];

    clks[MT_CG_PERI0_USB0].mux = &muxs[MT_MUX_USB20];
    clks[MT_CG_PERI0_USB1].mux = &muxs[MT_MUX_USB20];
    clks[MT_CG_PERI0_MSDC0].mux = &muxs[MT_MUX_MSDC0];
    clks[MT_CG_PERI0_MSDC1].mux = &muxs[MT_MUX_MSDC1];
    clks[MT_CG_PERI0_MSDC2].mux = &muxs[MT_MUX_MSDC2];
    clks[MT_CG_PERI0_MSDC3].mux = &muxs[MT_MUX_MSDC3];
    clks[MT_CG_PERI0_MSDC4].mux = &muxs[MT_MUX_MSDC4];
    clks[MT_CG_PERI0_IRDA].mux = &muxs[MT_MUX_IRDA];
    clks[MT_CG_PERI0_UART0].mux = &muxs[MT_MUX_UART];
    clks[MT_CG_PERI0_UART1].mux = &muxs[MT_MUX_UART];
    clks[MT_CG_PERI0_UART2].mux = &muxs[MT_MUX_UART];
    clks[MT_CG_PERI0_UART3].mux = &muxs[MT_MUX_UART];
    clks[MT_CG_PERI1_SPI1].mux = &muxs[MT_MUX_SPI];

    clks[MT_CG_MFG_MEM].mux = &muxs[MT_MUX_SMI_MFG_AS];
    clks[MT_CG_MFG_G3D].mux = &muxs[MT_MUX_MFG];
    clks[MT_CG_MFG_HYD].mux = &muxs[MT_MUX_HYD];

    clks[MT_CG_IMAGE_CAM_CAM].mux = &muxs[MT_MUX_CAM];
    clks[MT_CG_IMAGE_SEN_CAM].mux = &muxs[MT_MUX_CAM];
    clks[MT_CG_IMAGE_SEN_TG].mux = &muxs[MT_MUX_CAMTG];
    clks[MT_CG_IMAGE_JPGD_JPG].mux = &muxs[MT_MUX_JPG];
    clks[MT_CG_IMAGE_JPGE_JPG].mux = &muxs[MT_MUX_JPG];

    clk_set_force_on_locked(&clks[MT_CG_DISP0_LARB2_SMI]);

}

#if 0
static void mt_md1_cg_init(void)
{
    clk_clrl(PERI_PDN_MD_MASK, 1U << 0);
    clk_writel(PERI_PDN0_MD1_SET, 0xFFFFFFFF);
}
#endif

static void mt_md2_cg_init(void)
{
    clk_clrl(PERI_PDN_MD_MASK, 1U << 1);
    clk_writel(PERI_PDN0_MD2_SET, 0xFFFFFFFF);
}

int mt_clkmgr_bringup_init(void)
{
    unsigned long flags;
    BUG_ON(initialized);

    mt_subsys_init();
    cg_all_force_on();

    mt_clks_init();
    mt_plls_init();

    mt_md2_cg_init();
    initialized = 1;

    mt_freqhopping_init(); 

    clkmgr_lock(flags);
    mt_freqhopping_pll_init(); 
    mt_plls_enable_hp();
    clkmgr_unlock(flags);

    return 0;
}

void mt_clkmgr_init(void)
{
    unsigned long flags;
    BUG_ON(initialized);

    mt_plls_init();
    mt_subsys_init();
    mt_muxs_init();
    mt_clks_init();
    
    mt_md2_cg_init();
    initialized = 1;

    mt_freqhopping_init(); 

    clkmgr_lock(flags);
    mt_freqhopping_pll_init(); 
    mt_plls_enable_hp();
    clkmgr_unlock(flags);
}



#ifdef CONFIG_MTK_MMC
extern void msdc_clk_status(int * status);
#else
void msdc_clk_status(int * status) { *status = 0; }
#endif

bool clkmgr_idle_can_enter(unsigned int *condition_mask, unsigned int *block_mask)
{
    int i;
    unsigned int sd_mask = 0;    
    unsigned int cg_mask = 0;

    msdc_clk_status(&sd_mask);
    if (sd_mask) {
        block_mask[CG_PERI0] |= sd_mask;
        return false;
    }

    for (i = CG_PERI0; i < NR_GRPS; i++) {
        cg_mask = grps[i].state & condition_mask[i]; 
        if (cg_mask) {
            block_mask[i] |= cg_mask;
            return false;
        }
    }

    return true;
}



/************************************************
 **********       function debug       **********
 ************************************************/

static int pll_test_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    int i,j;
    int cnt;
    unsigned int value[3];
    const char *name;

    p += sprintf(p, "********** pll register dump **********\n");
    for (i = 0; i < NR_PLLS; i++) {
        name = pll_get_name(i);
        cnt = pll_dump_regs(i, value);    
        for (j = 0; j < cnt; j++) {
            p += sprintf(p, "[%d][%-7s reg%d]=[0x%08x]\n", i, name, j, value[j]); 
        }
    }

    p += sprintf(p, "\n********** pll_test help **********\n");
    p += sprintf(p, "enable  pll: echo enable  id [mod_name] > /proc/clkmgr/pll_test\n");
    p += sprintf(p, "disable pll: echo disable id [mod_name] > /proc/clkmgr/pll_test\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}

static int pll_test_write(struct file *file, const char *buffer,
                unsigned long count, void *data)
{
    char desc[32]; 
    int len = 0;

    char cmd[10];
    char mod_name[10];
    int id;
    int err = 0;
    
    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) {
        return 0;
    }
    desc[len] = '\0';

    if (sscanf(desc, "%s %d %s", cmd, &id, mod_name) == 3) { 
        if (!strcmp(cmd, "enable")) {
            err = enable_pll(id, mod_name);
        } else if (!strcmp(cmd, "disable")) {
            err = disable_pll(id, mod_name);
        }
    } else if (sscanf(desc, "%s %d", cmd, &id) == 2) { 
        if (!strcmp(cmd, "enable")) {
            err = enable_pll(id, "pll_test");
        } else if (!strcmp(cmd, "disable")) {
            err = disable_pll(id, "pll_test");
        }
    }

    clk_info("[%s]%s pll %d: result is %d\n", __func__, cmd, id, err);

    return count;
}


static int pll_fsel_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    int i;
    int cnt;
    unsigned int value[3];
    const char *name;

    for (i = 0; i < NR_PLLS; i++) {
        name = pll_get_name(i);
        if (pll_is_on(i)) {
            cnt = pll_dump_regs(i, value);    
            if (cnt >= 2) {
                p += sprintf(p, "[%d][%-7s]=[0x%08x%08x]\n", i, name, value[0], value[1]);
            } else {
                p += sprintf(p, "[%d][%-7s]=[0x%08x]\n", i, name, value[0]);
            }
        } else {
            p += sprintf(p, "[%d][%-7s]=[-1]\n", i, name);
        }
    }

    p += sprintf(p, "\n********** pll_fsel help **********\n");
    p += sprintf(p, "adjust pll frequency:  echo id freq > /proc/clkmgr/pll_fsel\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}

static int pll_fsel_write(struct file *file, const char *buffer,
                unsigned long count, void *data)
{
    char desc[32]; 
    int len = 0;

    int id;
    unsigned int value;
    
    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) {
        return 0;
    }
    desc[len] = '\0';

    if (sscanf(desc, "%d %x", &id, &value) == 2) { 
        pll_fsel(id, value);
    }

    return count;
}


#ifdef CONFIG_CLKMGR_STAT
static int pll_stat_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    struct pll *pll;
    struct list_head *pos;
    struct stat_node *node;
    int i;

    p += sprintf(p, "\n********** pll stat dump **********\n");
    for (i = 0; i < NR_PLLS; i++) {
        pll = id_to_pll(i);
        p += sprintf(p, "[%d][%-7s]state=%u, cnt=%u", i, pll->name, 
                pll->state, pll->cnt);
        list_for_each(pos, &pll->head) {
            node = list_entry(pos, struct stat_node, link);
            p += sprintf(p, "\t(%s,%u,%u)", node->name, node->cnt_on, node->cnt_off);
        }
        p += sprintf(p, "\n");
    }

    p += sprintf(p, "\n********** pll_dump help **********\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}
#endif


static int subsys_test_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    int i;
    int state;
    unsigned int value, sta, sta_s;
    const char *name;

    sta = clk_readl(SPM_PWR_STATUS);
    sta_s = clk_readl(SPM_PWR_STATUS_S);

    p += sprintf(p, "********** subsys register dump **********\n");
    for (i = 0; i < NR_SYSS; i++) {
        name = subsys_get_name(i);
        state = subsys_is_on(i);
        subsys_dump_regs(i, &value);    
        p += sprintf(p, "[%d][%-7s]=[0x%08x], state(%u)\n", i, name, value, state);
    }
    p += sprintf(p, "SPM_PWR_STATUS=0x%08x, SPM_PWR_STATUS_S=0x%08x\n", sta, sta_s);

    p += sprintf(p, "\n********** subsys_test help **********\n");
    p += sprintf(p, "enable subsys:  echo enable id > /proc/clkmgr/subsys_test\n");
    p += sprintf(p, "disable subsys: echo disable id [force_off] > /proc/clkmgr/subsys_test\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}

static int subsys_test_write(struct file *file, const char *buffer,
                unsigned long count, void *data)
{
    char desc[32]; 
    int len = 0;

    char cmd[10];
    int id;
    int force_off;
    int err = 0;
    
    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) {
        return 0;
    }
    desc[len] = '\0';

    if (sscanf(desc, "%s %d %d", cmd, &id, &force_off) == 3) {
        if (!strcmp(cmd, "disable")) {
            err = disable_subsys_force(id, "test");
        }
    } else if (sscanf(desc, "%s %d", cmd, &id) == 2) { 
        if (!strcmp(cmd, "enable")) {
            err = enable_subsys(id, "test");
        } else if (!strcmp(cmd, "disable")) {
            err = disable_subsys(id, "test");
        }
    }

    clk_info("[%s]%s subsys %d: result is %d\n", __func__, cmd, id, err);

    return count;
}


#ifdef CONFIG_CLKMGR_STAT
static int subsys_stat_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    struct subsys *sys;
    struct list_head *pos;
    struct stat_node *node;
    int i;

    p += sprintf(p, "\n********** subsys stat dump **********\n");
    for (i = 0; i < NR_SYSS; i++) {
        sys = id_to_sys(i);
        p += sprintf(p, "[%d][%-7s]state=%u", i, sys->name, sys->state);
        list_for_each(pos, &sys->head) {
            node = list_entry(pos, struct stat_node, link);
            p += sprintf(p, "\t(%s,%u,%u)", node->name, node->cnt_on, node->cnt_off);
        }
        p += sprintf(p, "\n");
    }

    p += sprintf(p, "\n********** subsys_dump help **********\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}
#endif


static int mux_test_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    p += sprintf(p, "********** mux register dump **********\n");
    p += sprintf(p, "[CLK_CFG_0]=0x%08x\n", clk_readl(CLK_CFG_0));
    p += sprintf(p, "[CLK_CFG_1]=0x%08x\n", clk_readl(CLK_CFG_1));
    p += sprintf(p, "[CLK_CFG_2]=0x%08x\n", clk_readl(CLK_CFG_2));
    p += sprintf(p, "[CLK_CFG_3]=0x%08x\n", clk_readl(CLK_CFG_3));
    p += sprintf(p, "[CLK_CFG_4]=0x%08x\n", clk_readl(CLK_CFG_4));
    p += sprintf(p, "[CLK_CFG_5]=0x%08x\n", clk_readl(CLK_CFG_5));
    p += sprintf(p, "[CLK_CFG_6]=0x%08x\n", clk_readl(CLK_CFG_6));
    p += sprintf(p, "[CLK_CFG_7]=0x%08x\n", clk_readl(CLK_CFG_7));
    p += sprintf(p, "[CLK_MISC_CFG_2]=0x%08x\n", clk_readl(CLK_MISC_CFG_2));
    p += sprintf(p, "[CLK_CFG_8]=0x%08x\n", clk_readl(CLK_CFG_8));

    p += sprintf(p, "\n********** mux_test help **********\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}


#ifdef CONFIG_CLKMGR_STAT
static int mux_stat_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    struct clkmux *mux;
    struct list_head *pos;
    struct stat_node *node;
    int i;

    p += sprintf(p, "********** mux stat dump **********\n");
    for (i = 0; i < NR_MUXS; i++) {
        mux = id_to_mux(i);
#if 0
        p += sprintf(p, "[%02d][%-14s]state=%u, cnt=%u", i, mux->name, 
                mux->state, mux->cnt);
#else
        p += sprintf(p, "[%02d][%-14s]cnt=%u", i, mux->name, mux->cnt);
#endif
        list_for_each(pos, &mux->head) {
            node = list_entry(pos, struct stat_node, link);
            p += sprintf(p, "\t(%s,%u,%u)", node->name, node->cnt_on, node->cnt_off);
        }
        p += sprintf(p, "\n");
    }

    p += sprintf(p, "\n********** mux_dump help **********\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}
#endif


static int clk_test_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    int i;
    int cnt;
    unsigned int value[2];
    const char *name;        

    p += sprintf(p, "********** clk register dump **********\n");
    for (i = 0; i < NR_GRPS; i++) {
        name = grp_get_name(i);
        //p += sprintf(p, "[%d][%s] = 0x%08x, 0x%08x\n", i, name, grps[i].ops->get_state()); 
        //p += sprintf(p, "[%d][%s]=0x%08x\n", i, name, grps[i].state); 
        cnt = grp_dump_regs(i, value);
        if (cnt == 1) {
            p += sprintf(p, "[%02d][%-8s]=[0x%08x]\n", i, name, value[0]);
        } else {
            p += sprintf(p, "[%02d][%-8s]=[0x%08x][0x%08x]\n", i, name, value[0], value[1]);
        } 
    }
    p += sprintf(p, "[PERI_PDN_MD_MASK]=0x%08x\n", clk_readl(PERI_PDN_MD_MASK)); 
    p += sprintf(p, "[PERI_PDN0_MD1_STA]=0x%08x\n", clk_readl(PERI_PDN0_MD1_STA));
    p += sprintf(p, "[PERI_PDN0_MD2_STA]=0x%08x\n", clk_readl(PERI_PDN0_MD2_STA));

    p += sprintf(p, "\n********** clk_test help **********\n");
    p += sprintf(p, "enable  clk: echo enable  id [mod_name] > /proc/clkmgr/clk_test\n");
    p += sprintf(p, "disable clk: echo disable id [mod_name] > /proc/clkmgr/clk_test\n");
    p += sprintf(p, "read state:  echo id > /proc/clkmgr/clk_test\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}

static int clk_test_write(struct file *file, const char *buffer,
                unsigned long count, void *data)
{
    char desc[32]; 
    int len = 0;

    char cmd[10];
    char mod_name[10];
    int id;
    int err;
    
    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) {
        return 0;
    }
    desc[len] = '\0';

    if (sscanf(desc, "%s %d %s", cmd, &id, mod_name) == 3) { 
        if (!strcmp(cmd, "enable")) {
            err = enable_clock(id, mod_name);
        } else if (!strcmp(cmd, "disable")) {
            err = disable_clock(id, mod_name);
        }
    } else if (sscanf(desc, "%s %d", cmd, &id) == 2) { 
        if (!strcmp(cmd, "enable")) {
            err = enable_clock(id, "pll_test");
        } else if (!strcmp(cmd, "disable")) {
            err = disable_clock(id, "pll_test");
        }
    } else if (sscanf(desc, "%d", &id) == 1) { 
        clk_info("clock %d is %s\n", id, clock_is_on(id) ? "on" : "off");
    }

    //clk_info("[%s]%s clock %d: result is %d\n", __func__, cmd, id, err);

    return count;
}


#ifdef CONFIG_CLKMGR_STAT
static int clk_stat_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    struct cg_clk *clk;
    struct list_head *pos;
    struct stat_node *node;
    int i, grp, offset;
    int skip;

    p += sprintf(p, "\n********** clk stat dump **********\n");
    for (i = 0; i < NR_CLKS; i++) {
        grp = i / 32;
        offset = i % 32;
        if (offset == 0) {
            p += sprintf(p, "\n*****[%02d][%-8s]*****\n", grp, grp_get_name(grp));
        }

        clk = id_to_clk(i);
        if (!clk || !clk->grp || !clk->ops->check_validity(clk))
            continue;

        skip = (clk->cnt == 0) && (clk->state == 0) && list_empty(&clk->head);
        if (skip)
            continue;

        p += sprintf(p, "[%02d]state=%u, cnt=%u", offset, clk->state, clk->cnt);
        list_for_each(pos, &clk->head) {
            node = list_entry(pos, struct stat_node, link);
            p += sprintf(p, "\t(%s,%u,%u)", node->name, node->cnt_on, node->cnt_off);
        }
        p += sprintf(p, "\n");
    }

    p += sprintf(p, "\n********** clk_dump help **********\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}
#endif


static int clk_force_on_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    int i;
    struct cg_clk *clk;

    p += sprintf(p, "********** clk force on info dump **********\n");
    for (i = 0; i < NR_CLKS; i++) {
        clk = &clks[i];
        if (clk->force_on) {
            p += sprintf(p, "clock %d (0x%08x @ %s) is force on\n", i, 
                    clk->mask, clk->grp->name);
        }
    }

    p += sprintf(p, "\n********** clk_force_on help **********\n");
    p += sprintf(p, "set clk force on: echo set id > /proc/clkmgr/clk_force_on\n");
    p += sprintf(p, "clr clk force on: echo clr id > /proc/clkmgr/clk_force_on\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}

static int clk_force_on_write(struct file *file, const char *buffer,
                unsigned long count, void *data)
{
    char desc[32]; 
    int len = 0;

    char cmd[10];
    int id;
    
    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) {
        return 0;
    }
    desc[len] = '\0';

    if (sscanf(desc, "%s %d", cmd, &id) == 2) { 
        if (!strcmp(cmd, "set")) {
            clk_set_force_on(id);
        } else if (!strcmp(cmd, "clr")) {
            clk_clr_force_on(id);
        }
    }

    return count;
}


static int udelay_test_read(char *page, char **start, off_t off,
                int count, int *eof, void *data)
{
    char *p = page;
    int len = 0;

    p += sprintf(p, "\n********** udelay_test help **********\n");
    p += sprintf(p, "test udelay:  echo delay > /proc/clkmgr/udelay_test\n");

    *start = page + off;

    len = p - page;
    if (len > off)
        len -= off;
    else
        len = 0;

    *eof = 1;
    return len < count ? len  : count;
}

static int udelay_test_write(struct file *file, const char *buffer,
                unsigned long count, void *data)
{
    char desc[32]; 
    int len = 0;

    unsigned int delay;
    unsigned int pre, pos;
    
    len = (count < (sizeof(desc) - 1)) ? count : (sizeof(desc) - 1);
    if (copy_from_user(desc, buffer, len)) {
        return 0;
    }
    desc[len] = '\0';

    if (sscanf(desc, "%u", &delay) == 1) { 
        pre = clk_readl(0xF0008028);
        udelay(delay);
        pos = clk_readl(0xF0008028);
        clk_info("udelay(%u) test: pre=0x%08x, pos=0x%08x, delta=%u\n", 
                delay, pre, pos, pos-pre);
    }

    return count;
}


void mt_clkmgr_debug_init(void)
{
    struct proc_dir_entry *entry;
    struct proc_dir_entry *clkmgr_dir;

    clkmgr_dir = proc_mkdir("clkmgr", NULL);
    if (!clkmgr_dir) {
        clk_err("[%s]: fail to mkdir /proc/clkmgr\n", __func__);
        return;
    }

    entry = create_proc_entry("pll_test", 00640, clkmgr_dir);
    if (entry) {
        entry->read_proc = pll_test_read;
        entry->write_proc = pll_test_write;
    }

    entry = create_proc_entry("pll_fsel", 00640, clkmgr_dir);
    if (entry) {
        entry->read_proc = pll_fsel_read;
        entry->write_proc = pll_fsel_write;
    }

#ifdef CONFIG_CLKMGR_STAT
    entry = create_proc_entry("pll_stat", 00440, clkmgr_dir);
    if (entry) {
        entry->read_proc = pll_stat_read;
    }
#endif

    entry = create_proc_entry("subsys_test", 00640, clkmgr_dir);
    if (entry) {
        entry->read_proc = subsys_test_read;
        entry->write_proc = subsys_test_write;
    }

#ifdef CONFIG_CLKMGR_STAT
    entry = create_proc_entry("subsys_stat", 00440, clkmgr_dir);
    if (entry) {
        entry->read_proc = subsys_stat_read;
    }
#endif

    entry = create_proc_entry("mux_test", 00440, clkmgr_dir);
    if (entry) {
        entry->read_proc = mux_test_read;
    }

#ifdef CONFIG_CLKMGR_STAT
    entry = create_proc_entry("mux_stat", 00440, clkmgr_dir);
    if (entry) {
        entry->read_proc = mux_stat_read;
    }
#endif

    entry = create_proc_entry("clk_test", 00640, clkmgr_dir);
    if (entry) {
        entry->read_proc = clk_test_read;
        entry->write_proc = clk_test_write;
    }

#ifdef CONFIG_CLKMGR_STAT
    entry = create_proc_entry("clk_stat", 00440, clkmgr_dir);
    if (entry) {
        entry->read_proc = clk_stat_read;
    }
#endif

    entry = create_proc_entry("clk_force_on", 00640, clkmgr_dir);
    if (entry) {
        entry->read_proc = clk_force_on_read;
        entry->write_proc = clk_force_on_write;
    }

    entry = create_proc_entry("udelay_test", 00640, clkmgr_dir);
    if (entry) {
        entry->read_proc = udelay_test_read;
        entry->write_proc = udelay_test_write;
    }
}

static int mt_clkmgr_debug_bringup_init(void)
{
    mt_clkmgr_debug_init(); 
    return 0;
}
module_init(mt_clkmgr_debug_bringup_init);
