<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/Clock_1Hz.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Clock_1Hz.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="_generated___source_2_p_so_c5_2cytypes_8h_source.html">cytypes.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h_source.html">cyfitter.h</a>&gt;</code><br />
</div>
<p><a href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af2db62b4d9149ab72d754a522341719b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#af2db62b4d9149ab72d754a522341719b">Clock_1Hz_Enable</a>()&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a3814b5d7d741cdaa11d241616907ecde">Clock_1Hz_Start</a>()</td></tr>
<tr class="separator:af2db62b4d9149ab72d754a522341719b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106a636c7182e32eb310bb01f303cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a106a636c7182e32eb310bb01f303cb7b">Clock_1Hz_Disable</a>()&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#afc95362347b2821a66777635742583af">Clock_1Hz_Stop</a>()</td></tr>
<tr class="separator:a106a636c7182e32eb310bb01f303cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455061583e0b7758d9c770afe00c746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a455061583e0b7758d9c770afe00c746c">Clock_1Hz_SetDivider</a>(clkDivider)&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#aea442a8649c39e554b20254858484bcc">Clock_1Hz_SetDividerRegister</a>(clkDivider, 1u)</td></tr>
<tr class="separator:a455061583e0b7758d9c770afe00c746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93794c0ffe7d56944fd0af86cca175bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a93794c0ffe7d56944fd0af86cca175bc">Clock_1Hz_SetDividerValue</a>(clkDivider)&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#aea442a8649c39e554b20254858484bcc">Clock_1Hz_SetDividerRegister</a>((clkDivider) - 1u, 1u)</td></tr>
<tr class="separator:a93794c0ffe7d56944fd0af86cca175bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e6f221f567c580b04b6bbda2d59166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a81e6f221f567c580b04b6bbda2d59166">Clock_1Hz_SetMode</a>(clkMode)&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a1a68bf89e93fe78d73dfb8923e4f6e56">Clock_1Hz_SetModeRegister</a>(clkMode)</td></tr>
<tr class="separator:a81e6f221f567c580b04b6bbda2d59166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b4f220c1e527c9087c3f7f9442c776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a39b4f220c1e527c9087c3f7f9442c776">Clock_1Hz_SetSource</a>(clkSource)&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a9953756e2a92169ba7425143cc1d6aff">Clock_1Hz_SetSourceRegister</a>(clkSource)</td></tr>
<tr class="separator:a39b4f220c1e527c9087c3f7f9442c776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326e738c0e7cefa1275fa1dae9cbe035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a326e738c0e7cefa1275fa1dae9cbe035">Clock_1Hz_CLKEN</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0610ca40e780b382ed11a58c333beed9">Clock_1Hz__PM_ACT_CFG</a>)</td></tr>
<tr class="separator:a326e738c0e7cefa1275fa1dae9cbe035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c743912ef220f3d2b1ee3524dfdde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a92c743912ef220f3d2b1ee3524dfdde0">Clock_1Hz_CLKEN_PTR</a>&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0610ca40e780b382ed11a58c333beed9">Clock_1Hz__PM_ACT_CFG</a>)</td></tr>
<tr class="separator:a92c743912ef220f3d2b1ee3524dfdde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf7eace298f53f859940ee1729e7c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#aabf7eace298f53f859940ee1729e7c77">Clock_1Hz_CLKSTBY</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a88ad4458664403eb1f0a844503ac043f">Clock_1Hz__PM_STBY_CFG</a>)</td></tr>
<tr class="separator:aabf7eace298f53f859940ee1729e7c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd77f339873e8480077b730601a25fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a1dd77f339873e8480077b730601a25fb">Clock_1Hz_CLKSTBY_PTR</a>&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a88ad4458664403eb1f0a844503ac043f">Clock_1Hz__PM_STBY_CFG</a>)</td></tr>
<tr class="separator:a1dd77f339873e8480077b730601a25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3803e84b2e9344ecc52a84bddde059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a0e3803e84b2e9344ecc52a84bddde059">Clock_1Hz_DIV_LSB</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aa9a8eb2b520392c90c6e32e594b5778a">Clock_1Hz__CFG0</a>)</td></tr>
<tr class="separator:a0e3803e84b2e9344ecc52a84bddde059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220f5798c65312667102d0c70b81073b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a220f5798c65312667102d0c70b81073b">Clock_1Hz_DIV_LSB_PTR</a>&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aa9a8eb2b520392c90c6e32e594b5778a">Clock_1Hz__CFG0</a>)</td></tr>
<tr class="separator:a220f5798c65312667102d0c70b81073b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c8f3a8ab06dfb8a56e1aab9234dd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a87c8f3a8ab06dfb8a56e1aab9234dd68">Clock_1Hz_DIV_PTR</a>&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#aa8828dbe0e87dd671d47f976b86a29fe">reg16</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aa9a8eb2b520392c90c6e32e594b5778a">Clock_1Hz__CFG0</a>)</td></tr>
<tr class="separator:a87c8f3a8ab06dfb8a56e1aab9234dd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e503623d64a5cb09fdd98e9017e5567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a4e503623d64a5cb09fdd98e9017e5567">Clock_1Hz_DIV_MSB</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#af693bc0c8d8ae07419ce8a05123e5455">Clock_1Hz__CFG1</a>)</td></tr>
<tr class="separator:a4e503623d64a5cb09fdd98e9017e5567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307c19fc4d771b070915f30f4b163007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a307c19fc4d771b070915f30f4b163007">Clock_1Hz_DIV_MSB_PTR</a>&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#af693bc0c8d8ae07419ce8a05123e5455">Clock_1Hz__CFG1</a>)</td></tr>
<tr class="separator:a307c19fc4d771b070915f30f4b163007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae486b41d88e4afb96c4f215de2892366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#ae486b41d88e4afb96c4f215de2892366">Clock_1Hz_MOD_SRC</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#afeacdab32ec79f1410c526df68bf37ea">Clock_1Hz__CFG2</a>)</td></tr>
<tr class="separator:ae486b41d88e4afb96c4f215de2892366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38abf378f2ad7384706bf4ac740f0f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a38abf378f2ad7384706bf4ac740f0f6c">Clock_1Hz_MOD_SRC_PTR</a>&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#afeacdab32ec79f1410c526df68bf37ea">Clock_1Hz__CFG2</a>)</td></tr>
<tr class="separator:a38abf378f2ad7384706bf4ac740f0f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de4f1514fd871f8e2c3c29e72f0077e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a3de4f1514fd871f8e2c3c29e72f0077e">Clock_1Hz_CLKEN_MASK</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a1669171660f4dfd425bfbacc1eca6bcb">Clock_1Hz__PM_ACT_MSK</a></td></tr>
<tr class="separator:a3de4f1514fd871f8e2c3c29e72f0077e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9a450044316291dcb987f52593c15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#acf9a450044316291dcb987f52593c15a">Clock_1Hz_CLKSTBY_MASK</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8826f5c961eb803febbffc3cdc77cd6b">Clock_1Hz__PM_STBY_MSK</a></td></tr>
<tr class="separator:acf9a450044316291dcb987f52593c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af380b07fd61f908b414b3e1bd396d3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#af380b07fd61f908b414b3e1bd396d3f3">Clock_1Hz_SRC_SEL_MSK</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a54450805b0c864df88a002de889d937a">Clock_1Hz__CFG2_SRC_SEL_MASK</a></td></tr>
<tr class="separator:af380b07fd61f908b414b3e1bd396d3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d557073f5aca43ec0332a521239d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a47d557073f5aca43ec0332a521239d28">Clock_1Hz_MODE_MASK</a>&#160;&#160;&#160;(~(<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#af380b07fd61f908b414b3e1bd396d3f3">Clock_1Hz_SRC_SEL_MSK</a>))</td></tr>
<tr class="separator:a47d557073f5aca43ec0332a521239d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3814b5d7d741cdaa11d241616907ecde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a3814b5d7d741cdaa11d241616907ecde">Clock_1Hz_Start</a> (void)</td></tr>
<tr class="separator:a3814b5d7d741cdaa11d241616907ecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc95362347b2821a66777635742583af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#afc95362347b2821a66777635742583af">Clock_1Hz_Stop</a> (void)</td></tr>
<tr class="separator:afc95362347b2821a66777635742583af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d65171827b44d8aa54b7e453f898080"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a9d65171827b44d8aa54b7e453f898080">Clock_1Hz_StandbyPower</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> state)</td></tr>
<tr class="separator:a9d65171827b44d8aa54b7e453f898080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea442a8649c39e554b20254858484bcc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#aea442a8649c39e554b20254858484bcc">Clock_1Hz_SetDividerRegister</a> (<a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> clkDivider, <a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> restart)</td></tr>
<tr class="separator:aea442a8649c39e554b20254858484bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007b1340ffad00f0ef41679e99df2c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a007b1340ffad00f0ef41679e99df2c14">Clock_1Hz_GetDividerRegister</a> (void)</td></tr>
<tr class="separator:a007b1340ffad00f0ef41679e99df2c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a68bf89e93fe78d73dfb8923e4f6e56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a1a68bf89e93fe78d73dfb8923e4f6e56">Clock_1Hz_SetModeRegister</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> modeBitMask)</td></tr>
<tr class="separator:a1a68bf89e93fe78d73dfb8923e4f6e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad699cb1e741b4ee5ee9a9145d2425229"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#ad699cb1e741b4ee5ee9a9145d2425229">Clock_1Hz_ClearModeRegister</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> modeBitMask)</td></tr>
<tr class="separator:ad699cb1e741b4ee5ee9a9145d2425229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552432e0163d566dc3b18216a3acc59d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a552432e0163d566dc3b18216a3acc59d">Clock_1Hz_GetModeRegister</a> (void)</td></tr>
<tr class="separator:a552432e0163d566dc3b18216a3acc59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9953756e2a92169ba7425143cc1d6aff"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a9953756e2a92169ba7425143cc1d6aff">Clock_1Hz_SetSourceRegister</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> clkSource)</td></tr>
<tr class="separator:a9953756e2a92169ba7425143cc1d6aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654823dd2bf48874bddde7f35b206afc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a654823dd2bf48874bddde7f35b206afc">Clock_1Hz_GetSourceRegister</a> (void)</td></tr>
<tr class="separator:a654823dd2bf48874bddde7f35b206afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a326e738c0e7cefa1275fa1dae9cbe035" name="a326e738c0e7cefa1275fa1dae9cbe035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326e738c0e7cefa1275fa1dae9cbe035">&#9670;&nbsp;</a></span>Clock_1Hz_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_CLKEN&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0610ca40e780b382ed11a58c333beed9">Clock_1Hz__PM_ACT_CFG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Registers </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00077">77</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a3de4f1514fd871f8e2c3c29e72f0077e" name="a3de4f1514fd871f8e2c3c29e72f0077e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de4f1514fd871f8e2c3c29e72f0077e">&#9670;&nbsp;</a></span>Clock_1Hz_CLKEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_CLKEN_MASK&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a1669171660f4dfd425bfbacc1eca6bcb">Clock_1Hz__PM_ACT_MSK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Register Constants </p>

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00109">109</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a92c743912ef220f3d2b1ee3524dfdde0" name="a92c743912ef220f3d2b1ee3524dfdde0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92c743912ef220f3d2b1ee3524dfdde0">&#9670;&nbsp;</a></span>Clock_1Hz_CLKEN_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_CLKEN_PTR&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0610ca40e780b382ed11a58c333beed9">Clock_1Hz__PM_ACT_CFG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00078">78</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="aabf7eace298f53f859940ee1729e7c77" name="aabf7eace298f53f859940ee1729e7c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf7eace298f53f859940ee1729e7c77">&#9670;&nbsp;</a></span>Clock_1Hz_CLKSTBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_CLKSTBY&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a88ad4458664403eb1f0a844503ac043f">Clock_1Hz__PM_STBY_CFG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00081">81</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="acf9a450044316291dcb987f52593c15a" name="acf9a450044316291dcb987f52593c15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9a450044316291dcb987f52593c15a">&#9670;&nbsp;</a></span>Clock_1Hz_CLKSTBY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_CLKSTBY_MASK&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8826f5c961eb803febbffc3cdc77cd6b">Clock_1Hz__PM_STBY_MSK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00110">110</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a1dd77f339873e8480077b730601a25fb" name="a1dd77f339873e8480077b730601a25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd77f339873e8480077b730601a25fb">&#9670;&nbsp;</a></span>Clock_1Hz_CLKSTBY_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_CLKSTBY_PTR&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a88ad4458664403eb1f0a844503ac043f">Clock_1Hz__PM_STBY_CFG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00082">82</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a106a636c7182e32eb310bb01f303cb7b" name="a106a636c7182e32eb310bb01f303cb7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106a636c7182e32eb310bb01f303cb7b">&#9670;&nbsp;</a></span>Clock_1Hz_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_Disable</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#afc95362347b2821a66777635742583af">Clock_1Hz_Stop</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00061">61</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a0e3803e84b2e9344ecc52a84bddde059" name="a0e3803e84b2e9344ecc52a84bddde059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3803e84b2e9344ecc52a84bddde059">&#9670;&nbsp;</a></span>Clock_1Hz_DIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_DIV_LSB&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aa9a8eb2b520392c90c6e32e594b5778a">Clock_1Hz__CFG0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00085">85</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a220f5798c65312667102d0c70b81073b" name="a220f5798c65312667102d0c70b81073b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220f5798c65312667102d0c70b81073b">&#9670;&nbsp;</a></span>Clock_1Hz_DIV_LSB_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_DIV_LSB_PTR&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aa9a8eb2b520392c90c6e32e594b5778a">Clock_1Hz__CFG0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00086">86</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a4e503623d64a5cb09fdd98e9017e5567" name="a4e503623d64a5cb09fdd98e9017e5567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e503623d64a5cb09fdd98e9017e5567">&#9670;&nbsp;</a></span>Clock_1Hz_DIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_DIV_MSB&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#af693bc0c8d8ae07419ce8a05123e5455">Clock_1Hz__CFG1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00090">90</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a307c19fc4d771b070915f30f4b163007" name="a307c19fc4d771b070915f30f4b163007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307c19fc4d771b070915f30f4b163007">&#9670;&nbsp;</a></span>Clock_1Hz_DIV_MSB_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_DIV_MSB_PTR&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#af693bc0c8d8ae07419ce8a05123e5455">Clock_1Hz__CFG1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00091">91</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a87c8f3a8ab06dfb8a56e1aab9234dd68" name="a87c8f3a8ab06dfb8a56e1aab9234dd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c8f3a8ab06dfb8a56e1aab9234dd68">&#9670;&nbsp;</a></span>Clock_1Hz_DIV_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_DIV_PTR&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#aa8828dbe0e87dd671d47f976b86a29fe">reg16</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#aa9a8eb2b520392c90c6e32e594b5778a">Clock_1Hz__CFG0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00087">87</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="af2db62b4d9149ab72d754a522341719b" name="af2db62b4d9149ab72d754a522341719b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2db62b4d9149ab72d754a522341719b">&#9670;&nbsp;</a></span>Clock_1Hz_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_Enable</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a3814b5d7d741cdaa11d241616907ecde">Clock_1Hz_Start</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00060">60</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="ae486b41d88e4afb96c4f215de2892366" name="ae486b41d88e4afb96c4f215de2892366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae486b41d88e4afb96c4f215de2892366">&#9670;&nbsp;</a></span>Clock_1Hz_MOD_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_MOD_SRC&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#afeacdab32ec79f1410c526df68bf37ea">Clock_1Hz__CFG2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00094">94</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a38abf378f2ad7384706bf4ac740f0f6c" name="a38abf378f2ad7384706bf4ac740f0f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38abf378f2ad7384706bf4ac740f0f6c">&#9670;&nbsp;</a></span>Clock_1Hz_MOD_SRC_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_MOD_SRC_PTR&#160;&#160;&#160;((<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#afeacdab32ec79f1410c526df68bf37ea">Clock_1Hz__CFG2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00095">95</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a47d557073f5aca43ec0332a521239d28" name="a47d557073f5aca43ec0332a521239d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d557073f5aca43ec0332a521239d28">&#9670;&nbsp;</a></span>Clock_1Hz_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_MODE_MASK&#160;&#160;&#160;(~(<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#af380b07fd61f908b414b3e1bd396d3f3">Clock_1Hz_SRC_SEL_MSK</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00114">114</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a455061583e0b7758d9c770afe00c746c" name="a455061583e0b7758d9c770afe00c746c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455061583e0b7758d9c770afe00c746c">&#9670;&nbsp;</a></span>Clock_1Hz_SetDivider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_SetDivider</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">clkDivider</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#aea442a8649c39e554b20254858484bcc">Clock_1Hz_SetDividerRegister</a>(clkDivider, 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00062">62</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a93794c0ffe7d56944fd0af86cca175bc" name="a93794c0ffe7d56944fd0af86cca175bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93794c0ffe7d56944fd0af86cca175bc">&#9670;&nbsp;</a></span>Clock_1Hz_SetDividerValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_SetDividerValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">clkDivider</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#aea442a8649c39e554b20254858484bcc">Clock_1Hz_SetDividerRegister</a>((clkDivider) - 1u, 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00063">63</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a81e6f221f567c580b04b6bbda2d59166" name="a81e6f221f567c580b04b6bbda2d59166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e6f221f567c580b04b6bbda2d59166">&#9670;&nbsp;</a></span>Clock_1Hz_SetMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_SetMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">clkMode</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a1a68bf89e93fe78d73dfb8923e4f6e56">Clock_1Hz_SetModeRegister</a>(clkMode)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00064">64</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="a39b4f220c1e527c9087c3f7f9442c776" name="a39b4f220c1e527c9087c3f7f9442c776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39b4f220c1e527c9087c3f7f9442c776">&#9670;&nbsp;</a></span>Clock_1Hz_SetSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_SetSource</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">clkSource</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h.html#a9953756e2a92169ba7425143cc1d6aff">Clock_1Hz_SetSourceRegister</a>(clkSource)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00065">65</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<a id="af380b07fd61f908b414b3e1bd396d3f3" name="af380b07fd61f908b414b3e1bd396d3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af380b07fd61f908b414b3e1bd396d3f3">&#9670;&nbsp;</a></span>Clock_1Hz_SRC_SEL_MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Clock_1Hz_SRC_SEL_MSK&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a54450805b0c864df88a002de889d937a">Clock_1Hz__CFG2_SRC_SEL_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html#l00113">113</a> of file <a class="el" href="_generated___source_2_p_so_c5_2_clock__1_hz_8h_source.html">Clock_1Hz.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ad699cb1e741b4ee5ee9a9145d2425229" name="ad699cb1e741b4ee5ee9a9145d2425229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad699cb1e741b4ee5ee9a9145d2425229">&#9670;&nbsp;</a></span>Clock_1Hz_ClearModeRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_ClearModeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>modeBitMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_ClearModeRegister</p>
<p >Summary: Clears flags that control the operating mode of the clock. This function only changes flags from 1 to 0; flags that are already 0 will remain unchanged. To set flags, use the SetModeRegister function. The clock must be disabled before changing the mode.</p>
<p >Parameters: clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5, clkMode should be a set of the following optional bits or'ed together.</p><ul>
<li>CYCLK_EARLY Enable early phase mode. Rising edge of output clock will occur when the divider count reaches half of the divide value.</li>
<li>CYCLK_DUTY Enable 50% duty cycle output. When enabled, the output clock is asserted for approximately half of its period. When disabled, the output clock is asserted for one period of the source clock.</li>
<li>CYCLK_SYNC Enable output synchronization to master clock. This should be enabled for all synchronous clocks. See the Technical Reference Manual for details about setting the mode of the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.</li>
</ul>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00367">367</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a007b1340ffad00f0ef41679e99df2c14" name="a007b1340ffad00f0ef41679e99df2c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007b1340ffad00f0ef41679e99df2c14">&#9670;&nbsp;</a></span>Clock_1Hz_GetDividerRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> Clock_1Hz_GetDividerRegister </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_GetDividerRegister</p>
<p >Summary: Gets the clock divider register value.</p>
<p >Parameters: None</p>
<p >Returns: Divide value of the clock minus 1. For example, if the clock is set to divide by 2, the return value will be 1. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00297">297</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a552432e0163d566dc3b18216a3acc59d" name="a552432e0163d566dc3b18216a3acc59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552432e0163d566dc3b18216a3acc59d">&#9670;&nbsp;</a></span>Clock_1Hz_GetModeRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> Clock_1Hz_GetModeRegister </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_GetModeRegister</p>
<p >Summary: Gets the clock mode register value.</p>
<p >Parameters: None</p>
<p >Returns: Bit mask representing the enabled mode bits. See the SetModeRegister and ClearModeRegister descriptions for details about the mode bits. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00388">388</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a654823dd2bf48874bddde7f35b206afc" name="a654823dd2bf48874bddde7f35b206afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654823dd2bf48874bddde7f35b206afc">&#9670;&nbsp;</a></span>Clock_1Hz_GetSourceRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> Clock_1Hz_GetSourceRegister </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_GetSourceRegister</p>
<p >Summary: Gets the input source of the clock.</p>
<p >Parameters: None</p>
<p >Returns: The input source of the clock. See SetSourceRegister for details. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00464">464</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="aea442a8649c39e554b20254858484bcc" name="aea442a8649c39e554b20254858484bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea442a8649c39e554b20254858484bcc">&#9670;&nbsp;</a></span>Clock_1Hz_SetDividerRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_SetDividerRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td>
          <td class="paramname"><em>clkDivider</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>restart</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_SetDividerRegister</p>
<p >Summary: Modifies the clock divider and, thus, the frequency. When the clock divider register is set to zero or changed from zero, the clock will be temporarily disabled in order to change the SSS mode bit. If the clock is enabled when SetDividerRegister is called, then the source clock must be running.</p>
<p >Parameters: clkDivider: Divider register value (0-65,535). This value is NOT the divider; the clock hardware divides by clkDivider plus one. For example, to divide the clock by 2, this parameter should be set to 1. restart: If nonzero, restarts the clock divider: the current clock cycle will be truncated and the new divide value will take effect immediately. If zero, the new divide value will take effect at the end of the current clock cycle.</p>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00193">193</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a1a68bf89e93fe78d73dfb8923e4f6e56" name="a1a68bf89e93fe78d73dfb8923e4f6e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a68bf89e93fe78d73dfb8923e4f6e56">&#9670;&nbsp;</a></span>Clock_1Hz_SetModeRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_SetModeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>modeBitMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_SetModeRegister</p>
<p >Summary: Sets flags that control the operating mode of the clock. This function only changes flags from 0 to 1; flags that are already 1 will remain unchanged. To clear flags, use the ClearModeRegister function. The clock must be disabled before changing the mode.</p>
<p >Parameters: clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5, clkMode should be a set of the following optional bits or'ed together.</p><ul>
<li>CYCLK_EARLY Enable early phase mode. Rising edge of output clock will occur when the divider count reaches half of the divide value.</li>
<li>CYCLK_DUTY Enable 50% duty cycle output. When enabled, the output clock is asserted for approximately half of its period. When disabled, the output clock is asserted for one period of the source clock.</li>
<li>CYCLK_SYNC Enable output synchronization to master clock. This should be enabled for all synchronous clocks. See the Technical Reference Manual for details about setting the mode of the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.</li>
</ul>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00332">332</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a9953756e2a92169ba7425143cc1d6aff" name="a9953756e2a92169ba7425143cc1d6aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9953756e2a92169ba7425143cc1d6aff">&#9670;&nbsp;</a></span>Clock_1Hz_SetSourceRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_SetSourceRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>clkSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_SetSourceRegister</p>
<p >Summary: Sets the input source of the clock. The clock must be disabled before changing the source. The old and new clock sources must be running.</p>
<p >Parameters: clkSource: For PSoC 3 and PSoC 5 devices, clkSource should be one of the following input sources:</p><ul>
<li>CYCLK_SRC_SEL_SYNC_DIG</li>
<li>CYCLK_SRC_SEL_IMO</li>
<li>CYCLK_SRC_SEL_XTALM</li>
<li>CYCLK_SRC_SEL_ILO</li>
<li>CYCLK_SRC_SEL_PLL</li>
<li>CYCLK_SRC_SEL_XTALK</li>
<li>CYCLK_SRC_SEL_DSI_G</li>
<li>CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A See the Technical Reference Manual for details on clock sources.</li>
</ul>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00419">419</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a9d65171827b44d8aa54b7e453f898080" name="a9d65171827b44d8aa54b7e453f898080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d65171827b44d8aa54b7e453f898080">&#9670;&nbsp;</a></span>Clock_1Hz_StandbyPower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_StandbyPower </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_StandbyPower</p>
<p >Summary: Sets whether the clock is active in standby mode.</p>
<p >Parameters: state: 0 to disable clock during standby, nonzero to enable.</p>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00157">157</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="a3814b5d7d741cdaa11d241616907ecde" name="a3814b5d7d741cdaa11d241616907ecde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3814b5d7d741cdaa11d241616907ecde">&#9670;&nbsp;</a></span>Clock_1Hz_Start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_Start </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >File Name: Clock_1Hz.h Version 2.20</p>
<p >Description: Provides the function and constant definitions for the clock component.</p>
<p >Note:</p>
<p >Copyright 2008-2012, Cypress Semiconductor Corporation. All rights reserved. You may use this file only in accordance with the license, terms, conditions, disclaimers, and limitations in the end user license agreement accompanying the software package with which this file was provided. Conditional Compilation Parameters Function Prototypes</p>
<p >Function Name: Clock_1Hz_Start</p>
<p >Summary: Starts the clock. Note that on startup, clocks may be already running if the "Start on Reset" option is enabled in the DWR.</p>
<p >Parameters: None</p>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00045">45</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
<a id="afc95362347b2821a66777635742583af" name="afc95362347b2821a66777635742583af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc95362347b2821a66777635742583af">&#9670;&nbsp;</a></span>Clock_1Hz_Stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Clock_1Hz_Stop </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: Clock_1Hz_Stop</p>
<p >Summary: Stops the clock and returns immediately. This API does not require the source clock to be running but may return before the hardware is actually disabled. If the settings of the clock are changed after calling this function, the clock may glitch when it is started. To avoid the clock glitch, use the StopBlock function.</p>
<p >Parameters: None</p>
<p >Returns: None </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html#l00071">71</a> of file <a class="el" href="codegentemp_2_clock__1_hz_8c_source.html">Clock_1Hz.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
