0.4
2016.2
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.srcs/sim_1/new/correlator_with_sampler_bench.sv,1508246760,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.srcs/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv,1508246760,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.srcs/sources_1/new/correlator.sv,1508246760,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.srcs/sources_1/new/jittergen.v,1507213783,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.srcs/sources_1/new/synchronizer.sv,1508248187,verilog,,,,,,,,,,,
C:/Users/ahmadw/Desktop/DigitalDesign/Lab05/Lab05/Lab05.srcs/sources_1/new/variable_sampler.sv,1508246760,verilog,,,,,,,,,,,
