 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 18:29:08 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          1.76
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.94
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              14221
  Buf/Inv Cell Count:            1185
  Buf Cell Count:                 464
  Inv Cell Count:                 721
  CT Buf/Inv Cell Count:            4
  Combinational Cell Count:     13725
  Sequential Cell Count:          496
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    24832.180651
  Noncombinational Area:  1834.912832
  Buf/Inv Area:           1064.397632
  Total Buffer Area:           617.22
  Total Inverter Area:         447.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :        2463.50
  Net YLength        :        2644.87
  -----------------------------------
  Cell Area:             26667.093483
  Design Area:           26667.093483
  Net Length        :         5108.37


  Design Rules
  -----------------------------------
  Total Number of Nets:         17493
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-101

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               29.50
  -----------------------------------------
  Overall Compile Time:               30.74
  Overall Compile Wall Clock Time:    30.99

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
