Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c9c75e2b342c40089c09b301f57fd79b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fatb_behav xil_defaultlib.fatb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.fatb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fatb_behav
