// Seed: 1533111945
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri  id_3,
    input  wire id_4,
    input  wire id_5,
    output wand id_6,
    input  tri  id_7,
    input  tri1 id_8
);
  logic id_10;
  localparam id_11 = 1;
  assign module_1[""] = -1;
  wire id_12, id_13;
  wire id_14;
  assign id_10[1] = 1 == id_7;
  assign id_12 = id_11;
  wire  id_15;
  logic id_16 = id_3 == id_13;
  module_0 modCall_1 (
      id_15,
      id_12,
      id_14
  );
  wire id_17;
endmodule
