Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 23 19:05:21 2022
| Host         : AIROLDI01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.847        0.000                      0                   31        0.226        0.000                      0                   31        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.847        0.000                      0                   31        0.226        0.000                      0                   31        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.211ns (29.389%)  route 2.910ns (70.611%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.848     5.086    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  DATAPATH0/reg_count_reg[3]/Q
                         net (fo=7, routed)           1.608     7.150    DATAPATH0/Q[3]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  DATAPATH0/leqOp_carry_i_3/O
                         net (fo=1, routed)           0.407     7.680    DATAPATH0/leqOp_carry_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.187 f  DATAPATH0/leqOp_carry/CO[3]
                         net (fo=2, routed)           0.895     9.082    DATAPATH0/leqOp
    SLICE_X0Y112         LUT3 (Prop_lut3_I1_O)        0.124     9.206 r  DATAPATH0/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     9.206    DATAPATH0_n_9
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
                         clock pessimism              0.340    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.029    15.053    FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.237ns (29.832%)  route 2.910ns (70.168%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.848     5.086    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  DATAPATH0/reg_count_reg[3]/Q
                         net (fo=7, routed)           1.608     7.150    DATAPATH0/Q[3]
    SLICE_X0Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  DATAPATH0/leqOp_carry_i_3/O
                         net (fo=1, routed)           0.407     7.680    DATAPATH0/leqOp_carry_i_3_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.187 r  DATAPATH0/leqOp_carry/CO[3]
                         net (fo=2, routed)           0.895     9.082    DATAPATH0/leqOp
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.150     9.232 r  DATAPATH0/FSM_onehot_cur_state[5]_i_1/O
                         net (fo=1, routed)           0.000     9.232    DATAPATH0_n_8
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
                         clock pessimism              0.340    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.075    15.099    FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.199ns (42.954%)  route 1.592ns (57.046%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDPE (Prop_fdpe_C_Q)         0.419     5.504 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=19, routed)          0.875     6.379    DATAPATH0/reg_count_reg[0]_0[0]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.324     6.703 r  DATAPATH0/reg_count[4]_i_2/O
                         net (fo=2, routed)           0.314     7.016    DATAPATH0/reg_count[4]_i_2_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I2_O)        0.332     7.348 r  DATAPATH0/reg_count[7]_i_3/O
                         net (fo=1, routed)           0.404     7.752    DATAPATH0/reg_count[7]_i_3_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.876 r  DATAPATH0/reg_count[7]_i_2/O
                         net (fo=1, routed)           0.000     7.876    DATAPATH0/plusOp[7]
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism              0.343    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.031    15.058    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.839ns (30.979%)  route 1.869ns (69.021%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 14.720 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDPE (Prop_fdpe_C_Q)         0.419     5.504 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=19, routed)          1.042     6.546    DATAPATH0/reg_count_reg[0]_0[0]
    SLICE_X1Y111         LUT6 (Prop_lut6_I4_O)        0.296     6.842 r  DATAPATH0/reg_count[6]_i_2/O
                         net (fo=2, routed)           0.443     7.284    DATAPATH0/reg_count[6]_i_2_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.408 r  DATAPATH0/reg_count[5]_i_1/O
                         net (fo=1, routed)           0.385     7.793    DATAPATH0/plusOp[5]
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.729    14.720    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[5]/C
                         clock pessimism              0.340    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)       -0.047    14.978    DATAPATH0/reg_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.075ns (38.874%)  route 1.690ns (61.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 14.720 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDPE (Prop_fdpe_C_Q)         0.419     5.504 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=19, routed)          0.875     6.379    DATAPATH0/reg_count_reg[0]_0[0]
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.324     6.703 f  DATAPATH0/reg_count[4]_i_2/O
                         net (fo=2, routed)           0.816     7.518    DATAPATH0/reg_count[4]_i_2_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I5_O)        0.332     7.850 r  DATAPATH0/reg_count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.850    DATAPATH0/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.729    14.720    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
                         clock pessimism              0.340    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029    15.054    DATAPATH0/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.636ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.839ns (35.890%)  route 1.499ns (64.110%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDPE (Prop_fdpe_C_Q)         0.419     5.504 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=19, routed)          1.042     6.546    DATAPATH0/reg_count_reg[0]_0[0]
    SLICE_X1Y111         LUT6 (Prop_lut6_I4_O)        0.296     6.842 r  DATAPATH0/reg_count[6]_i_2/O
                         net (fo=2, routed)           0.457     7.298    DATAPATH0/reg_count[6]_i_2_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  DATAPATH0/reg_count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.422    DATAPATH0/plusOp[6]
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
                         clock pessimism              0.343    15.063    
                         clock uncertainty           -0.035    15.027    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.031    15.058    DATAPATH0/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.636    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.580ns (32.172%)  route 1.223ns (67.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.848     5.086    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=10, routed)          0.831     6.373    DATAPATH0/reg_count_reg[0]_0[1]
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.124     6.497 r  DATAPATH0/reg_count[7]_i_1/O
                         net (fo=8, routed)           0.392     6.889    DATAPATH0/reg_count_load
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
                         clock pessimism              0.340    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X1Y112         FDCE (Setup_fdce_C_CE)      -0.205    14.819    DATAPATH0/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.580ns (32.172%)  route 1.223ns (67.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.848     5.086    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=10, routed)          0.831     6.373    DATAPATH0/reg_count_reg[0]_0[1]
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.124     6.497 r  DATAPATH0/reg_count[7]_i_1/O
                         net (fo=8, routed)           0.392     6.889    DATAPATH0/reg_count_load
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[2]/C
                         clock pessimism              0.340    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X1Y112         FDCE (Setup_fdce_C_CE)      -0.205    14.819    DATAPATH0/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.580ns (32.172%)  route 1.223ns (67.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.848     5.086    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=10, routed)          0.831     6.373    DATAPATH0/reg_count_reg[0]_0[1]
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.124     6.497 r  DATAPATH0/reg_count[7]_i_1/O
                         net (fo=8, routed)           0.392     6.889    DATAPATH0/reg_count_load
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
                         clock pessimism              0.340    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X1Y112         FDCE (Setup_fdce_C_CE)      -0.205    14.819    DATAPATH0/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.580ns (32.172%)  route 1.223ns (67.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.848     5.086    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=10, routed)          0.831     6.373    DATAPATH0/reg_count_reg[0]_0[1]
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.124     6.497 r  DATAPATH0/reg_count[7]_i_1/O
                         net (fo=8, routed)           0.392     6.889    DATAPATH0/reg_count_load
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.728    14.719    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism              0.340    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X1Y112         FDCE (Setup_fdce_C_CE)      -0.205    14.819    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.547%)  route 0.132ns (41.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=2, routed)           0.132     1.862    FSM_onehot_cur_state_reg_n_0_[7]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.045     1.907 r  FSM_onehot_cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.907    FSM_onehot_cur_state[3]_i_1_n_0
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.525     1.589    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.092     1.681    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  FSM_onehot_cur_state_reg[5]/Q
                         net (fo=1, routed)           0.119     1.837    reg_in_load
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
                         clock pessimism             -0.525     1.589    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.016     1.605    FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DATAPATH0/reg_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  DATAPATH0/reg_count_reg[1]/Q
                         net (fo=9, routed)           0.168     1.898    DATAPATH0/Q[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I1_O)        0.042     1.940 r  DATAPATH0/reg_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.940    DATAPATH0/plusOp[2]
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[2]/C
                         clock pessimism             -0.525     1.589    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.107     1.696    DATAPATH0/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 DATAPATH0/reg_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.460%)  route 0.183ns (49.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  DATAPATH0/reg_count_reg[1]/Q
                         net (fo=9, routed)           0.183     1.913    DATAPATH0/Q[1]
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.958 r  DATAPATH0/reg_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    DATAPATH0/plusOp[3]
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.927     2.116    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[3]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092     1.698    DATAPATH0/reg_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DATAPATH0/reg_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  DATAPATH0/reg_count_reg[1]/Q
                         net (fo=9, routed)           0.168     1.898    DATAPATH0/Q[1]
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.045     1.943 r  DATAPATH0/reg_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    DATAPATH0/plusOp[1]
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[1]/C
                         clock pessimism             -0.525     1.589    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.091     1.680    DATAPATH0/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DATAPATH0/reg_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.002%)  route 0.186ns (49.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.653     1.590    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  DATAPATH0/reg_count_reg[4]/Q
                         net (fo=7, routed)           0.186     1.917    DATAPATH0/Q[4]
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  DATAPATH0/reg_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.962    DATAPATH0/plusOp[6]
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
                         clock pessimism             -0.510     1.604    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.092     1.696    DATAPATH0/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=2, routed)           0.187     1.917    DATAPATH0/reg_count_reg[0]_0[3]
    SLICE_X0Y112         LUT3 (Prop_lut3_I0_O)        0.045     1.962 r  DATAPATH0/FSM_onehot_cur_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    DATAPATH0_n_9
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.525     1.589    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.091     1.680    FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.805%)  route 0.172ns (43.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDPE (Prop_fdpe_C_Q)         0.128     1.717 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=19, routed)          0.172     1.889    DATAPATH0/reg_count_reg[0]_0[0]
    SLICE_X1Y112         LUT6 (Prop_lut6_I5_O)        0.098     1.987 r  DATAPATH0/reg_count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.987    DATAPATH0/plusOp[7]
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.925     2.114    DATAPATH0/CLK
    SLICE_X1Y112         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.092     1.694    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 DATAPATH0/reg_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.335%)  route 0.207ns (52.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.653     1.590    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  DATAPATH0/reg_count_reg[4]/Q
                         net (fo=7, routed)           0.207     1.938    DATAPATH0/Q[4]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.045     1.983 r  DATAPATH0/reg_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.983    DATAPATH0/plusOp[4]
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.927     2.116    DATAPATH0/CLK
    SLICE_X0Y111         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
                         clock pessimism             -0.526     1.590    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.091     1.681    DATAPATH0/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_words_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.247%)  route 0.140ns (49.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=10, routed)          0.140     1.871    DATAPATH0/reg_count_reg[0]_0[1]
    SLICE_X0Y109         FDCE                                         r  DATAPATH0/reg_words_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.928     2.117    DATAPATH0/CLK
    SLICE_X0Y109         FDCE                                         r  DATAPATH0/reg_words_reg[4]/C
                         clock pessimism             -0.510     1.607    
    SLICE_X0Y109         FDCE (Hold_fdce_C_CE)       -0.039     1.568    DATAPATH0/reg_words_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   FSM_onehot_cur_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   FSM_onehot_cur_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   FSM_onehot_cur_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   FSM_onehot_cur_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   FSM_onehot_cur_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y111   DATAPATH0/reg_count_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   FSM_onehot_cur_state_reg[4]/C



