# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../AXI_Stream_Mod_TestBench.srcs/sim_1/new/sample_gen_testebench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
