/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_gfx_l2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:22p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:17:21 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_gfx_l2.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:22p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_GFX_L2_H__
#define BCHP_GFX_L2_H__

/***************************************************************************
 *GFX_L2 - Graphics Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_GFX_L2_CPU_STATUS                   0x00483000 /* CPU interrupt Status Register */
#define BCHP_GFX_L2_CPU_SET                      0x00483004 /* CPU interrupt Set Register */
#define BCHP_GFX_L2_CPU_CLEAR                    0x00483008 /* CPU interrupt Clear Register */
#define BCHP_GFX_L2_CPU_MASK_STATUS              0x0048300c /* CPU interrupt Mask Status Register */
#define BCHP_GFX_L2_CPU_MASK_SET                 0x00483010 /* CPU interrupt Mask Set Register */
#define BCHP_GFX_L2_CPU_MASK_CLEAR               0x00483014 /* CPU interrupt Mask Clear Register */
#define BCHP_GFX_L2_PCI_STATUS                   0x00483018 /* PCI interrupt Status Register */
#define BCHP_GFX_L2_PCI_SET                      0x0048301c /* PCI interrupt Set Register */
#define BCHP_GFX_L2_PCI_CLEAR                    0x00483020 /* PCI interrupt Clear Register */
#define BCHP_GFX_L2_PCI_MASK_STATUS              0x00483024 /* PCI interrupt Mask Status Register */
#define BCHP_GFX_L2_PCI_MASK_SET                 0x00483028 /* PCI interrupt Mask Set Register */
#define BCHP_GFX_L2_PCI_MASK_CLEAR               0x0048302c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* GFX_L2 :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_GFX_L2_CPU_STATUS_reserved0_MASK                      0xffffff80
#define BCHP_GFX_L2_CPU_STATUS_reserved0_SHIFT                     7

/* GFX_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [06:06] */
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK                 0x00000040
#define BCHP_GFX_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT                6

/* GFX_L2 :: CPU_STATUS :: PX3D_4_INTR [05:05] */
#define BCHP_GFX_L2_CPU_STATUS_PX3D_4_INTR_MASK                    0x00000020
#define BCHP_GFX_L2_CPU_STATUS_PX3D_4_INTR_SHIFT                   5

/* GFX_L2 :: CPU_STATUS :: PX3D_3_INTR [04:04] */
#define BCHP_GFX_L2_CPU_STATUS_PX3D_3_INTR_MASK                    0x00000010
#define BCHP_GFX_L2_CPU_STATUS_PX3D_3_INTR_SHIFT                   4

/* GFX_L2 :: CPU_STATUS :: PX3D_2_INTR [03:03] */
#define BCHP_GFX_L2_CPU_STATUS_PX3D_2_INTR_MASK                    0x00000008
#define BCHP_GFX_L2_CPU_STATUS_PX3D_2_INTR_SHIFT                   3

/* GFX_L2 :: CPU_STATUS :: PX3D_1_INTR [02:02] */
#define BCHP_GFX_L2_CPU_STATUS_PX3D_1_INTR_MASK                    0x00000004
#define BCHP_GFX_L2_CPU_STATUS_PX3D_1_INTR_SHIFT                   2

/* GFX_L2 :: CPU_STATUS :: PX3D_0_INTR [01:01] */
#define BCHP_GFX_L2_CPU_STATUS_PX3D_0_INTR_MASK                    0x00000002
#define BCHP_GFX_L2_CPU_STATUS_PX3D_0_INTR_SHIFT                   1

/* GFX_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_MASK                      0x00000001
#define BCHP_GFX_L2_CPU_STATUS_M2MC_INTR_SHIFT                     0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* GFX_L2 :: CPU_SET :: reserved0 [31:07] */
#define BCHP_GFX_L2_CPU_SET_reserved0_MASK                         0xffffff80
#define BCHP_GFX_L2_CPU_SET_reserved0_SHIFT                        7

/* GFX_L2 :: CPU_SET :: GR_BRIDGE_INTR [06:06] */
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_MASK                    0x00000040
#define BCHP_GFX_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                   6

/* GFX_L2 :: CPU_SET :: PX3D_4_INTR [05:05] */
#define BCHP_GFX_L2_CPU_SET_PX3D_4_INTR_MASK                       0x00000020
#define BCHP_GFX_L2_CPU_SET_PX3D_4_INTR_SHIFT                      5

/* GFX_L2 :: CPU_SET :: PX3D_3_INTR [04:04] */
#define BCHP_GFX_L2_CPU_SET_PX3D_3_INTR_MASK                       0x00000010
#define BCHP_GFX_L2_CPU_SET_PX3D_3_INTR_SHIFT                      4

/* GFX_L2 :: CPU_SET :: PX3D_2_INTR [03:03] */
#define BCHP_GFX_L2_CPU_SET_PX3D_2_INTR_MASK                       0x00000008
#define BCHP_GFX_L2_CPU_SET_PX3D_2_INTR_SHIFT                      3

/* GFX_L2 :: CPU_SET :: PX3D_1_INTR [02:02] */
#define BCHP_GFX_L2_CPU_SET_PX3D_1_INTR_MASK                       0x00000004
#define BCHP_GFX_L2_CPU_SET_PX3D_1_INTR_SHIFT                      2

/* GFX_L2 :: CPU_SET :: PX3D_0_INTR [01:01] */
#define BCHP_GFX_L2_CPU_SET_PX3D_0_INTR_MASK                       0x00000002
#define BCHP_GFX_L2_CPU_SET_PX3D_0_INTR_SHIFT                      1

/* GFX_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_MASK                         0x00000001
#define BCHP_GFX_L2_CPU_SET_M2MC_INTR_SHIFT                        0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* GFX_L2 :: CPU_CLEAR :: reserved0 [31:07] */
#define BCHP_GFX_L2_CPU_CLEAR_reserved0_MASK                       0xffffff80
#define BCHP_GFX_L2_CPU_CLEAR_reserved0_SHIFT                      7

/* GFX_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [06:06] */
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                  0x00000040
#define BCHP_GFX_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT                 6

/* GFX_L2 :: CPU_CLEAR :: PX3D_4_INTR [05:05] */
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_4_INTR_MASK                     0x00000020
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_4_INTR_SHIFT                    5

/* GFX_L2 :: CPU_CLEAR :: PX3D_3_INTR [04:04] */
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_3_INTR_MASK                     0x00000010
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_3_INTR_SHIFT                    4

/* GFX_L2 :: CPU_CLEAR :: PX3D_2_INTR [03:03] */
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_2_INTR_MASK                     0x00000008
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_2_INTR_SHIFT                    3

/* GFX_L2 :: CPU_CLEAR :: PX3D_1_INTR [02:02] */
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_1_INTR_MASK                     0x00000004
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_1_INTR_SHIFT                    2

/* GFX_L2 :: CPU_CLEAR :: PX3D_0_INTR [01:01] */
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_0_INTR_MASK                     0x00000002
#define BCHP_GFX_L2_CPU_CLEAR_PX3D_0_INTR_SHIFT                    1

/* GFX_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_MASK                       0x00000001
#define BCHP_GFX_L2_CPU_CLEAR_M2MC_INTR_SHIFT                      0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved0_MASK                 0xffffff80
#define BCHP_GFX_L2_CPU_MASK_STATUS_reserved0_SHIFT                7

/* GFX_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [06:06] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK            0x00000040
#define BCHP_GFX_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT           6

/* GFX_L2 :: CPU_MASK_STATUS :: PX3D_4_MASK [05:05] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_4_MASK_MASK               0x00000020
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_4_MASK_SHIFT              5

/* GFX_L2 :: CPU_MASK_STATUS :: PX3D_3_MASK [04:04] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_3_MASK_MASK               0x00000010
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_3_MASK_SHIFT              4

/* GFX_L2 :: CPU_MASK_STATUS :: PX3D_2_MASK [03:03] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_2_MASK_MASK               0x00000008
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_2_MASK_SHIFT              3

/* GFX_L2 :: CPU_MASK_STATUS :: PX3D_1_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_1_MASK_MASK               0x00000004
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_1_MASK_SHIFT              2

/* GFX_L2 :: CPU_MASK_STATUS :: PX3D_0_MASK [01:01] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_0_MASK_MASK               0x00000002
#define BCHP_GFX_L2_CPU_MASK_STATUS_PX3D_0_MASK_SHIFT              1

/* GFX_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_MASK                 0x00000001
#define BCHP_GFX_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT                0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_GFX_L2_CPU_MASK_SET_reserved0_MASK                    0xffffff80
#define BCHP_GFX_L2_CPU_MASK_SET_reserved0_SHIFT                   7

/* GFX_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [06:06] */
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK               0x00000040
#define BCHP_GFX_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT              6

/* GFX_L2 :: CPU_MASK_SET :: PX3D_4_MASK [05:05] */
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_4_MASK_MASK                  0x00000020
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_4_MASK_SHIFT                 5

/* GFX_L2 :: CPU_MASK_SET :: PX3D_3_MASK [04:04] */
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_3_MASK_MASK                  0x00000010
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_3_MASK_SHIFT                 4

/* GFX_L2 :: CPU_MASK_SET :: PX3D_2_MASK [03:03] */
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_2_MASK_MASK                  0x00000008
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_2_MASK_SHIFT                 3

/* GFX_L2 :: CPU_MASK_SET :: PX3D_1_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_1_MASK_MASK                  0x00000004
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_1_MASK_SHIFT                 2

/* GFX_L2 :: CPU_MASK_SET :: PX3D_0_MASK [01:01] */
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_0_MASK_MASK                  0x00000002
#define BCHP_GFX_L2_CPU_MASK_SET_PX3D_0_MASK_SHIFT                 1

/* GFX_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_MASK                    0x00000001
#define BCHP_GFX_L2_CPU_MASK_SET_M2MC_MASK_SHIFT                   0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* GFX_L2 :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved0_MASK                  0xffffff80
#define BCHP_GFX_L2_CPU_MASK_CLEAR_reserved0_SHIFT                 7

/* GFX_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [06:06] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK             0x00000040
#define BCHP_GFX_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT            6

/* GFX_L2 :: CPU_MASK_CLEAR :: PX3D_4_MASK [05:05] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_4_MASK_MASK                0x00000020
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_4_MASK_SHIFT               5

/* GFX_L2 :: CPU_MASK_CLEAR :: PX3D_3_MASK [04:04] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_3_MASK_MASK                0x00000010
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_3_MASK_SHIFT               4

/* GFX_L2 :: CPU_MASK_CLEAR :: PX3D_2_MASK [03:03] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_2_MASK_MASK                0x00000008
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_2_MASK_SHIFT               3

/* GFX_L2 :: CPU_MASK_CLEAR :: PX3D_1_MASK [02:02] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_1_MASK_MASK                0x00000004
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_1_MASK_SHIFT               2

/* GFX_L2 :: CPU_MASK_CLEAR :: PX3D_0_MASK [01:01] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_0_MASK_MASK                0x00000002
#define BCHP_GFX_L2_CPU_MASK_CLEAR_PX3D_0_MASK_SHIFT               1

/* GFX_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK                  0x00000001
#define BCHP_GFX_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT                 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* GFX_L2 :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_GFX_L2_PCI_STATUS_reserved0_MASK                      0xffffff80
#define BCHP_GFX_L2_PCI_STATUS_reserved0_SHIFT                     7

/* GFX_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [06:06] */
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK                 0x00000040
#define BCHP_GFX_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT                6

/* GFX_L2 :: PCI_STATUS :: PX3D_4_INTR [05:05] */
#define BCHP_GFX_L2_PCI_STATUS_PX3D_4_INTR_MASK                    0x00000020
#define BCHP_GFX_L2_PCI_STATUS_PX3D_4_INTR_SHIFT                   5

/* GFX_L2 :: PCI_STATUS :: PX3D_3_INTR [04:04] */
#define BCHP_GFX_L2_PCI_STATUS_PX3D_3_INTR_MASK                    0x00000010
#define BCHP_GFX_L2_PCI_STATUS_PX3D_3_INTR_SHIFT                   4

/* GFX_L2 :: PCI_STATUS :: PX3D_2_INTR [03:03] */
#define BCHP_GFX_L2_PCI_STATUS_PX3D_2_INTR_MASK                    0x00000008
#define BCHP_GFX_L2_PCI_STATUS_PX3D_2_INTR_SHIFT                   3

/* GFX_L2 :: PCI_STATUS :: PX3D_1_INTR [02:02] */
#define BCHP_GFX_L2_PCI_STATUS_PX3D_1_INTR_MASK                    0x00000004
#define BCHP_GFX_L2_PCI_STATUS_PX3D_1_INTR_SHIFT                   2

/* GFX_L2 :: PCI_STATUS :: PX3D_0_INTR [01:01] */
#define BCHP_GFX_L2_PCI_STATUS_PX3D_0_INTR_MASK                    0x00000002
#define BCHP_GFX_L2_PCI_STATUS_PX3D_0_INTR_SHIFT                   1

/* GFX_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_MASK                      0x00000001
#define BCHP_GFX_L2_PCI_STATUS_M2MC_INTR_SHIFT                     0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* GFX_L2 :: PCI_SET :: reserved0 [31:07] */
#define BCHP_GFX_L2_PCI_SET_reserved0_MASK                         0xffffff80
#define BCHP_GFX_L2_PCI_SET_reserved0_SHIFT                        7

/* GFX_L2 :: PCI_SET :: GR_BRIDGE_INTR [06:06] */
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_MASK                    0x00000040
#define BCHP_GFX_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                   6

/* GFX_L2 :: PCI_SET :: PX3D_4_INTR [05:05] */
#define BCHP_GFX_L2_PCI_SET_PX3D_4_INTR_MASK                       0x00000020
#define BCHP_GFX_L2_PCI_SET_PX3D_4_INTR_SHIFT                      5

/* GFX_L2 :: PCI_SET :: PX3D_3_INTR [04:04] */
#define BCHP_GFX_L2_PCI_SET_PX3D_3_INTR_MASK                       0x00000010
#define BCHP_GFX_L2_PCI_SET_PX3D_3_INTR_SHIFT                      4

/* GFX_L2 :: PCI_SET :: PX3D_2_INTR [03:03] */
#define BCHP_GFX_L2_PCI_SET_PX3D_2_INTR_MASK                       0x00000008
#define BCHP_GFX_L2_PCI_SET_PX3D_2_INTR_SHIFT                      3

/* GFX_L2 :: PCI_SET :: PX3D_1_INTR [02:02] */
#define BCHP_GFX_L2_PCI_SET_PX3D_1_INTR_MASK                       0x00000004
#define BCHP_GFX_L2_PCI_SET_PX3D_1_INTR_SHIFT                      2

/* GFX_L2 :: PCI_SET :: PX3D_0_INTR [01:01] */
#define BCHP_GFX_L2_PCI_SET_PX3D_0_INTR_MASK                       0x00000002
#define BCHP_GFX_L2_PCI_SET_PX3D_0_INTR_SHIFT                      1

/* GFX_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_MASK                         0x00000001
#define BCHP_GFX_L2_PCI_SET_M2MC_INTR_SHIFT                        0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* GFX_L2 :: PCI_CLEAR :: reserved0 [31:07] */
#define BCHP_GFX_L2_PCI_CLEAR_reserved0_MASK                       0xffffff80
#define BCHP_GFX_L2_PCI_CLEAR_reserved0_SHIFT                      7

/* GFX_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [06:06] */
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                  0x00000040
#define BCHP_GFX_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT                 6

/* GFX_L2 :: PCI_CLEAR :: PX3D_4_INTR [05:05] */
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_4_INTR_MASK                     0x00000020
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_4_INTR_SHIFT                    5

/* GFX_L2 :: PCI_CLEAR :: PX3D_3_INTR [04:04] */
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_3_INTR_MASK                     0x00000010
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_3_INTR_SHIFT                    4

/* GFX_L2 :: PCI_CLEAR :: PX3D_2_INTR [03:03] */
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_2_INTR_MASK                     0x00000008
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_2_INTR_SHIFT                    3

/* GFX_L2 :: PCI_CLEAR :: PX3D_1_INTR [02:02] */
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_1_INTR_MASK                     0x00000004
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_1_INTR_SHIFT                    2

/* GFX_L2 :: PCI_CLEAR :: PX3D_0_INTR [01:01] */
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_0_INTR_MASK                     0x00000002
#define BCHP_GFX_L2_PCI_CLEAR_PX3D_0_INTR_SHIFT                    1

/* GFX_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_MASK                       0x00000001
#define BCHP_GFX_L2_PCI_CLEAR_M2MC_INTR_SHIFT                      0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved0_MASK                 0xffffff80
#define BCHP_GFX_L2_PCI_MASK_STATUS_reserved0_SHIFT                7

/* GFX_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [06:06] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK            0x00000040
#define BCHP_GFX_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT           6

/* GFX_L2 :: PCI_MASK_STATUS :: PX3D_4_MASK [05:05] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_4_MASK_MASK               0x00000020
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_4_MASK_SHIFT              5

/* GFX_L2 :: PCI_MASK_STATUS :: PX3D_3_MASK [04:04] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_3_MASK_MASK               0x00000010
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_3_MASK_SHIFT              4

/* GFX_L2 :: PCI_MASK_STATUS :: PX3D_2_MASK [03:03] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_2_MASK_MASK               0x00000008
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_2_MASK_SHIFT              3

/* GFX_L2 :: PCI_MASK_STATUS :: PX3D_1_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_1_MASK_MASK               0x00000004
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_1_MASK_SHIFT              2

/* GFX_L2 :: PCI_MASK_STATUS :: PX3D_0_MASK [01:01] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_0_MASK_MASK               0x00000002
#define BCHP_GFX_L2_PCI_MASK_STATUS_PX3D_0_MASK_SHIFT              1

/* GFX_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_MASK                 0x00000001
#define BCHP_GFX_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT                0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_GFX_L2_PCI_MASK_SET_reserved0_MASK                    0xffffff80
#define BCHP_GFX_L2_PCI_MASK_SET_reserved0_SHIFT                   7

/* GFX_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [06:06] */
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK               0x00000040
#define BCHP_GFX_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT              6

/* GFX_L2 :: PCI_MASK_SET :: PX3D_4_MASK [05:05] */
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_4_MASK_MASK                  0x00000020
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_4_MASK_SHIFT                 5

/* GFX_L2 :: PCI_MASK_SET :: PX3D_3_MASK [04:04] */
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_3_MASK_MASK                  0x00000010
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_3_MASK_SHIFT                 4

/* GFX_L2 :: PCI_MASK_SET :: PX3D_2_MASK [03:03] */
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_2_MASK_MASK                  0x00000008
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_2_MASK_SHIFT                 3

/* GFX_L2 :: PCI_MASK_SET :: PX3D_1_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_1_MASK_MASK                  0x00000004
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_1_MASK_SHIFT                 2

/* GFX_L2 :: PCI_MASK_SET :: PX3D_0_MASK [01:01] */
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_0_MASK_MASK                  0x00000002
#define BCHP_GFX_L2_PCI_MASK_SET_PX3D_0_MASK_SHIFT                 1

/* GFX_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_MASK                    0x00000001
#define BCHP_GFX_L2_PCI_MASK_SET_M2MC_MASK_SHIFT                   0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* GFX_L2 :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved0_MASK                  0xffffff80
#define BCHP_GFX_L2_PCI_MASK_CLEAR_reserved0_SHIFT                 7

/* GFX_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [06:06] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK             0x00000040
#define BCHP_GFX_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT            6

/* GFX_L2 :: PCI_MASK_CLEAR :: PX3D_4_MASK [05:05] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_4_MASK_MASK                0x00000020
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_4_MASK_SHIFT               5

/* GFX_L2 :: PCI_MASK_CLEAR :: PX3D_3_MASK [04:04] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_3_MASK_MASK                0x00000010
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_3_MASK_SHIFT               4

/* GFX_L2 :: PCI_MASK_CLEAR :: PX3D_2_MASK [03:03] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_2_MASK_MASK                0x00000008
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_2_MASK_SHIFT               3

/* GFX_L2 :: PCI_MASK_CLEAR :: PX3D_1_MASK [02:02] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_1_MASK_MASK                0x00000004
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_1_MASK_SHIFT               2

/* GFX_L2 :: PCI_MASK_CLEAR :: PX3D_0_MASK [01:01] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_0_MASK_MASK                0x00000002
#define BCHP_GFX_L2_PCI_MASK_CLEAR_PX3D_0_MASK_SHIFT               1

/* GFX_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK                  0x00000001
#define BCHP_GFX_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT                 0

#endif /* #ifndef BCHP_GFX_L2_H__ */

/* End of File */
