// Seed: 3462679497
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri0 id_6
    , id_14,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    input tri1 id_10,
    output tri1 id_11,
    output supply1 id_12
);
  wire id_15;
  assign id_0 = id_1;
  always @(posedge 1) begin
    $display(id_10, 1, 1, id_15, id_3, 1, 1, id_15);
  end
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input supply0 id_2,
    output wor id_3
);
  wor id_5;
  reg id_6;
  module_0(
      id_3, id_0, id_3, id_0, id_0, id_3, id_2, id_0, id_3, id_0, id_0, id_3, id_3
  );
  always begin
    if (id_5) id_1 <= id_6;
    else id_1 <= 1;
  end
  always @($display) id_6 <= 1;
endmodule
