<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p262" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_262{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_262{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_262{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_262{left:69px;bottom:855px;letter-spacing:-0.09px;}
#t5_262{left:154px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t6_262{left:69px;bottom:831px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t7_262{left:69px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_262{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t9_262{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_262{left:69px;bottom:764px;letter-spacing:-0.15px;}
#tb_262{left:69px;bottom:696px;letter-spacing:0.16px;}
#tc_262{left:150px;bottom:696px;letter-spacing:0.21px;word-spacing:-0.03px;}
#td_262{left:69px;bottom:671px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_262{left:69px;bottom:654px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#tf_262{left:69px;bottom:637px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tg_262{left:522px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#th_262{left:593px;bottom:637px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#ti_262{left:69px;bottom:620px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_262{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_262{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_262{left:243px;bottom:579px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tm_262{left:315px;bottom:579px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_262{left:69px;bottom:554px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#to_262{left:69px;bottom:538px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tp_262{left:69px;bottom:521px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#tq_262{left:440px;bottom:481px;letter-spacing:-0.13px;}
#tr_262{left:122px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_262{left:122px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_262{left:122px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.16px;}
#tu_262{left:122px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tv_262{left:69px;bottom:368px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tw_262{left:789px;bottom:368px;letter-spacing:-0.17px;}
#tx_262{left:69px;bottom:351px;letter-spacing:-0.15px;}
#ty_262{left:103px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_262{left:69px;bottom:334px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_262{left:69px;bottom:276px;letter-spacing:0.13px;}
#t11_262{left:151px;bottom:276px;letter-spacing:0.17px;word-spacing:0.01px;}
#t12_262{left:69px;bottom:252px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t13_262{left:789px;bottom:252px;letter-spacing:-0.17px;}
#t14_262{left:69px;bottom:235px;letter-spacing:-0.15px;}
#t15_262{left:103px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_262{left:69px;bottom:218px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t17_262{left:78px;bottom:1022px;letter-spacing:-0.14px;}
#t18_262{left:272px;bottom:1022px;letter-spacing:-0.12px;}
#t19_262{left:272px;bottom:1001px;letter-spacing:-0.11px;}
#t1a_262{left:272px;bottom:979px;letter-spacing:-0.12px;}
#t1b_262{left:78px;bottom:955px;letter-spacing:-0.15px;}
#t1c_262{left:272px;bottom:955px;letter-spacing:-0.11px;}
#t1d_262{left:272px;bottom:933px;letter-spacing:-0.11px;}
#t1e_262{left:272px;bottom:912px;letter-spacing:-0.12px;}
#t1f_262{left:256px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1g_262{left:342px;bottom:1086px;letter-spacing:0.15px;}
#t1h_262{left:414px;bottom:1086px;}
#t1i_262{left:427px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1j_262{left:97px;bottom:1063px;letter-spacing:-0.16px;}
#t1k_262{left:162px;bottom:1063px;}
#t1l_262{left:174px;bottom:1063px;letter-spacing:-0.11px;}
#t1m_262{left:137px;bottom:1046px;letter-spacing:-0.15px;}
#t1n_262{left:535px;bottom:1046px;letter-spacing:-0.13px;}

.s1_262{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_262{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_262{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_262{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_262{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_262{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_262{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_262{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s9_262{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.sa_262{font-size:15px;font-family:NeoSansIntelMedium-Italic_146;color:#0860A8;}
.sb_262{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.sc_262{font-size:14px;font-family:NeoSansIntelMedium-Italic_146;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts262" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium-Italic_146;
	src: url("fonts/NeoSansIntelMedium-Italic_146.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg262Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg262" style="-webkit-user-select: none;"><object width="935" height="1210" data="262/262.svg" type="image/svg+xml" id="pdf262" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_262" class="t s1_262">10-14 </span><span id="t2_262" class="t s1_262">Vol. 1 </span>
<span id="t3_262" class="t s2_262">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_262" class="t s3_262">10.4.6.4 </span><span id="t5_262" class="t s3_262">SFENCE Instruction </span>
<span id="t6_262" class="t s4_262">The SFENCE (Store Fence) instruction controls write ordering by creating a fence for memory store operations. This </span>
<span id="t7_262" class="t s4_262">instruction guarantees that the result of every store instruction that precedes the store fence in program order is </span>
<span id="t8_262" class="t s4_262">globally visible before any store instruction that follows the fence. The SFENCE instruction provides an efficient way </span>
<span id="t9_262" class="t s4_262">of ensuring ordering between procedures that produce weakly-ordered data and procedures that consume that </span>
<span id="ta_262" class="t s4_262">data. </span>
<span id="tb_262" class="t s5_262">10.5 </span><span id="tc_262" class="t s5_262">FXSAVE AND FXRSTOR INSTRUCTIONS </span>
<span id="td_262" class="t s4_262">The FXSAVE and FXRSTOR instructions were introduced into the IA-32 architecture in the Pentium II processor </span>
<span id="te_262" class="t s4_262">family (prior to the introduction of the SSE extensions). The original versions of these instructions performed a fast </span>
<span id="tf_262" class="t s4_262">save and restore, respectively, of the x87 execution environment (</span><span id="tg_262" class="t s6_262">x87 state</span><span id="th_262" class="t s4_262">). (By saving the state of the x87 FPU </span>
<span id="ti_262" class="t s4_262">data registers, the FXSAVE and FXRSTOR instructions implicitly save and restore the state of the MMX registers.) </span>
<span id="tj_262" class="t s4_262">The SSE extensions expanded the scope of these instructions to save and restore the states of the XMM registers </span>
<span id="tk_262" class="t s4_262">and the MXCSR register (</span><span id="tl_262" class="t s6_262">SSE state</span><span id="tm_262" class="t s4_262">), along with x87 state. </span>
<span id="tn_262" class="t s4_262">The FXSAVE and FXRSTOR instructions can be used in place of the FSAVE/FNSAVE and FRSTOR instructions; </span>
<span id="to_262" class="t s4_262">however, the operation of the FXSAVE and FXRSTOR instructions are not identical to the operation of </span>
<span id="tp_262" class="t s4_262">FSAVE/FNSAVE and FRSTOR. </span>
<span id="tq_262" class="t s3_262">NOTE </span>
<span id="tr_262" class="t s4_262">The FXSAVE and FXRSTOR instructions are not considered part of the SSE instruction group. They </span>
<span id="ts_262" class="t s4_262">have a separate CPUID feature bit to indicate whether they are present (if </span>
<span id="tt_262" class="t s4_262">CPUID.01H:EDX.FXSR[bit 24] = 1). </span>
<span id="tu_262" class="t s4_262">The CPUID feature bit for SSE extensions does not indicate the presence of FXSAVE and FXRSTOR. </span>
<span id="tv_262" class="t s4_262">The FXSAVE and FXRSTOR instructions organize x87 state and SSE state in a region of memory called the </span><span id="tw_262" class="t s6_262">FXSAVE </span>
<span id="tx_262" class="t s6_262">area</span><span id="ty_262" class="t s4_262">. Section 10.5.1 provides details of the FXSAVE area and its format. Section 10.5.2 describes operation of </span>
<span id="tz_262" class="t s4_262">FXSAVE, and Section 10.5.3 describes the operation of FXRSTOR. </span>
<span id="t10_262" class="t s7_262">10.5.1 </span><span id="t11_262" class="t s7_262">FXSAVE Area </span>
<span id="t12_262" class="t s4_262">The FXSAVE and FXRSTOR instructions organize x87 state and SSE state in a region of memory called the </span><span id="t13_262" class="t s6_262">FXSAVE </span>
<span id="t14_262" class="t s6_262">area</span><span id="t15_262" class="t s4_262">. Each of the instructions takes a memory operand that specifies the 16-byte aligned base address of the </span>
<span id="t16_262" class="t s4_262">FXSAVE area on which it operates. </span>
<span id="t17_262" class="t s8_262">PREFETCHT2 </span><span id="t18_262" class="t s8_262">Temporal data—fetch data into level 2 cache and higher </span>
<span id="t19_262" class="t s8_262">• Pentium III processor—2nd-level cache </span>
<span id="t1a_262" class="t s8_262">• Pentium 4 and Intel Xeon processor—2nd-level cache </span>
<span id="t1b_262" class="t s8_262">PREFETCHNTA </span><span id="t1c_262" class="t s8_262">Non-temporal data—fetch data into location close to the processor, minimizing cache pollution </span>
<span id="t1d_262" class="t s8_262">• Pentium III processor—1st-level cache </span>
<span id="t1e_262" class="t s8_262">• Pentium 4 and Intel Xeon processor—2nd-level cache </span>
<span id="t1f_262" class="t s9_262">Table 10-1. </span><span id="t1g_262" class="t s9_262">PREFETCH</span><span id="t1h_262" class="t sa_262">h </span><span id="t1i_262" class="t s9_262">Instructions Caching Hints (Contd.) </span>
<span id="t1j_262" class="t sb_262">PREFETCH</span><span id="t1k_262" class="t sc_262">h </span><span id="t1l_262" class="t sb_262">Instruction </span>
<span id="t1m_262" class="t sb_262">Mnemonic </span><span id="t1n_262" class="t sb_262">Actions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
