{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 21:02:44 2019 " "Info: Processing started: Mon Nov 04 21:02:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_kongzhixinhao -c zjw_kongzhixinhao --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_kongzhixinhao -c zjw_kongzhixinhao --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SME\$latch " "Warning: Node \"SME\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD_IR\$latch " "Warning: Node \"LD_IR\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DL\$latch " "Warning: Node \"DL\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XL\$latch " "Warning: Node \"XL\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "F\$latch " "Warning: Node \"F\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FRL\$latch " "Warning: Node \"FRL\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FRR\$latch " "Warning: Node \"FRR\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "M\$latch " "Warning: Node \"M\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD_PC\$latch " "Warning: Node \"LD_PC\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IN_PC\$latch " "Warning: Node \"IN_PC\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "N_WE\$latch " "Warning: Node \"N_WE\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "N_CS\$latch " "Warning: Node \"N_CS\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CFE\$latch " "Warning: Node \"CFE\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ZFE\$latch " "Warning: Node \"ZFE\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MADD\[0\]\$latch " "Warning: Node \"MADD\[0\]\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAA\[0\]\$latch " "Warning: Node \"RAA\[0\]\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAA\[1\]\$latch " "Warning: Node \"RAA\[1\]\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RWBA\[0\]\$latch " "Warning: Node \"RWBA\[0\]\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RWBA\[1\]\$latch " "Warning: Node \"RWBA\[1\]\$latch\" is a latch" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "HALT " "Info: Assuming node \"HALT\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SM " "Info: Assuming node \"SM\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C " "Info: Assuming node \"C\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "JZ " "Info: Assuming node \"JZ\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Z " "Info: Assuming node \"Z\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "JC " "Info: Assuming node \"JC\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHL " "Info: Assuming node \"SHL\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOT0 " "Info: Assuming node \"NOT0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHR " "Info: Assuming node \"SHR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOVA " "Info: Assuming node \"MOVA\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOVC " "Info: Assuming node \"MOVC\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOVB " "Info: Assuming node \"MOVB\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ALU " "Info: Assuming node \"ALU\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "JMP " "Info: Assuming node \"JMP\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOP " "Info: Assuming node \"NOP\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "SME~16 " "Info: Detected gated clock \"SME~16\" as buffer" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SME~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SME~22 " "Info: Detected gated clock \"SME~22\" as buffer" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SME~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SME~21 " "Info: Detected gated clock \"SME~21\" as buffer" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SME~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~10 " "Info: Detected gated clock \"process_0~10\" as buffer" {  } { { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~9 " "Info: Detected gated clock \"process_0~9\" as buffer" {  } { { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SME~19 " "Info: Detected gated clock \"SME~19\" as buffer" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SME~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "M~6 " "Info: Detected gated clock \"M~6\" as buffer" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "M~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CFE~4 " "Info: Detected gated clock \"CFE~4\" as buffer" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CFE~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_0~8 " "Info: Detected gated clock \"process_0~8\" as buffer" {  } { { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ZFE\$latch IR\[4\] SM 4.136 ns register " "Info: tsu for register \"ZFE\$latch\" (data pin = \"IR\[4\]\", clock pin = \"SM\") is 4.136 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.733 ns + Longest pin register " "Info: + Longest pin to register delay is 11.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[4\] 1 PIN PIN_H13 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H13; Fanout = 4; PIN Node = 'IR\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.501 ns) + CELL(0.114 ns) 9.084 ns ZFE~5 2 COMB LC_X6_Y7_N7 1 " "Info: 2: + IC(7.501 ns) + CELL(0.114 ns) = 9.084 ns; Loc. = LC_X6_Y7_N7; Fanout = 1; COMB Node = 'ZFE~5'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { IR[4] ZFE~5 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.590 ns) 10.884 ns ZFE~6 3 COMB LC_X5_Y6_N5 1 " "Info: 3: + IC(1.210 ns) + CELL(0.590 ns) = 10.884 ns; Loc. = LC_X5_Y6_N5; Fanout = 1; COMB Node = 'ZFE~6'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { ZFE~5 ZFE~6 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.442 ns) 11.733 ns ZFE\$latch 4 REG LC_X5_Y6_N3 1 " "Info: 4: + IC(0.407 ns) + CELL(0.442 ns) = 11.733 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; REG Node = 'ZFE\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { ZFE~6 ZFE$latch } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.615 ns ( 22.29 % ) " "Info: Total cell delay = 2.615 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.118 ns ( 77.71 % ) " "Info: Total interconnect delay = 9.118 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "11.733 ns" { IR[4] ZFE~5 ZFE~6 ZFE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "11.733 ns" { IR[4] {} IR[4]~out0 {} ZFE~5 {} ZFE~6 {} ZFE$latch {} } { 0.000ns 0.000ns 7.501ns 1.210ns 0.407ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SM destination 8.426 ns - Shortest register " "Info: - Shortest clock path from clock \"SM\" to destination register is 8.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SM 1 CLK PIN_K4 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K4; Fanout = 9; CLK Node = 'SM'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SM } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.292 ns) 3.285 ns SME~22 2 COMB LC_X6_Y7_N4 11 " "Info: 2: + IC(1.524 ns) + CELL(0.292 ns) = 3.285 ns; Loc. = LC_X6_Y7_N4; Fanout = 11; COMB Node = 'SME~22'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { SM SME~22 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.849 ns) + CELL(0.292 ns) 8.426 ns ZFE\$latch 3 REG LC_X5_Y6_N3 1 " "Info: 3: + IC(4.849 ns) + CELL(0.292 ns) = 8.426 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; REG Node = 'ZFE\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { SME~22 ZFE$latch } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 24.37 % ) " "Info: Total cell delay = 2.053 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.373 ns ( 75.63 % ) " "Info: Total interconnect delay = 6.373 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.426 ns" { SM SME~22 ZFE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.426 ns" { SM {} SM~out0 {} SME~22 {} ZFE$latch {} } { 0.000ns 0.000ns 1.524ns 4.849ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "11.733 ns" { IR[4] ZFE~5 ZFE~6 ZFE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "11.733 ns" { IR[4] {} IR[4]~out0 {} ZFE~5 {} ZFE~6 {} ZFE$latch {} } { 0.000ns 0.000ns 7.501ns 1.210ns 0.407ns } { 0.000ns 1.469ns 0.114ns 0.590ns 0.442ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.426 ns" { SM SME~22 ZFE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.426 ns" { SM {} SM~out0 {} SME~22 {} ZFE$latch {} } { 0.000ns 0.000ns 1.524ns 4.849ns } { 0.000ns 1.469ns 0.292ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NOT0 ZFE ZFE\$latch 19.784 ns register " "Info: tco from clock \"NOT0\" to destination pin \"ZFE\" through register \"ZFE\$latch\" is 19.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOT0 source 14.223 ns + Longest register " "Info: + Longest clock path from clock \"NOT0\" to source register is 14.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns NOT0 1 CLK PIN_L14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 3; CLK Node = 'NOT0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT0 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.292 ns) 5.060 ns M~6 2 COMB LC_X1_Y7_N8 3 " "Info: 2: + IC(3.299 ns) + CELL(0.292 ns) = 5.060 ns; Loc. = LC_X1_Y7_N8; Fanout = 3; COMB Node = 'M~6'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { NOT0 M~6 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.114 ns) 6.428 ns SME~19 3 COMB LC_X1_Y6_N2 5 " "Info: 3: + IC(1.254 ns) + CELL(0.114 ns) = 6.428 ns; Loc. = LC_X1_Y6_N2; Fanout = 5; COMB Node = 'SME~19'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { M~6 SME~19 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 7.164 ns SME~21 4 COMB LC_X1_Y6_N5 3 " "Info: 4: + IC(0.444 ns) + CELL(0.292 ns) = 7.164 ns; Loc. = LC_X1_Y6_N5; Fanout = 3; COMB Node = 'SME~21'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { SME~19 SME~21 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.442 ns) 9.082 ns SME~22 5 COMB LC_X6_Y7_N4 11 " "Info: 5: + IC(1.476 ns) + CELL(0.442 ns) = 9.082 ns; Loc. = LC_X6_Y7_N4; Fanout = 11; COMB Node = 'SME~22'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { SME~21 SME~22 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.849 ns) + CELL(0.292 ns) 14.223 ns ZFE\$latch 6 REG LC_X5_Y6_N3 1 " "Info: 6: + IC(4.849 ns) + CELL(0.292 ns) = 14.223 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; REG Node = 'ZFE\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { SME~22 ZFE$latch } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.901 ns ( 20.40 % ) " "Info: Total cell delay = 2.901 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.322 ns ( 79.60 % ) " "Info: Total interconnect delay = 11.322 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.223 ns" { NOT0 M~6 SME~19 SME~21 SME~22 ZFE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.223 ns" { NOT0 {} NOT0~out0 {} M~6 {} SME~19 {} SME~21 {} SME~22 {} ZFE$latch {} } { 0.000ns 0.000ns 3.299ns 1.254ns 0.444ns 1.476ns 4.849ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.561 ns + Longest register pin " "Info: + Longest register to pin delay is 5.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ZFE\$latch 1 REG LC_X5_Y6_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y6_N3; Fanout = 1; REG Node = 'ZFE\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZFE$latch } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.437 ns) + CELL(2.124 ns) 5.561 ns ZFE 2 PIN PIN_K15 0 " "Info: 2: + IC(3.437 ns) + CELL(2.124 ns) = 5.561 ns; Loc. = PIN_K15; Fanout = 0; PIN Node = 'ZFE'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { ZFE$latch ZFE } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 38.19 % ) " "Info: Total cell delay = 2.124 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.437 ns ( 61.81 % ) " "Info: Total interconnect delay = 3.437 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { ZFE$latch ZFE } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { ZFE$latch {} ZFE {} } { 0.000ns 3.437ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.223 ns" { NOT0 M~6 SME~19 SME~21 SME~22 ZFE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.223 ns" { NOT0 {} NOT0~out0 {} M~6 {} SME~19 {} SME~21 {} SME~22 {} ZFE$latch {} } { 0.000ns 0.000ns 3.299ns 1.254ns 0.444ns 1.476ns 4.849ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.442ns 0.292ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { ZFE$latch ZFE } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "5.561 ns" { ZFE$latch {} ZFE {} } { 0.000ns 3.437ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR\[7\] S\[3\] 9.840 ns Longest " "Info: Longest tpd from source pin \"IR\[7\]\" to destination pin \"S\[3\]\" is 9.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[7\] 1 PIN PIN_M4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M4; Fanout = 4; PIN Node = 'IR\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.247 ns) + CELL(2.124 ns) 9.840 ns S\[3\] 2 PIN PIN_G4 0 " "Info: 2: + IC(6.247 ns) + CELL(2.124 ns) = 9.840 ns; Loc. = PIN_G4; Fanout = 0; PIN Node = 'S\[3\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.371 ns" { IR[7] S[3] } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.593 ns ( 36.51 % ) " "Info: Total cell delay = 3.593 ns ( 36.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.247 ns ( 63.49 % ) " "Info: Total interconnect delay = 6.247 ns ( 63.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { IR[7] S[3] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { IR[7] {} IR[7]~out0 {} S[3] {} } { 0.000ns 0.000ns 6.247ns } { 0.000ns 1.469ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "N_WE\$latch SHL NOT0 9.611 ns register " "Info: th for register \"N_WE\$latch\" (data pin = \"SHL\", clock pin = \"NOT0\") is 9.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOT0 destination 14.075 ns + Longest register " "Info: + Longest clock path from clock \"NOT0\" to destination register is 14.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns NOT0 1 CLK PIN_L14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L14; Fanout = 3; CLK Node = 'NOT0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT0 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.299 ns) + CELL(0.292 ns) 5.060 ns M~6 2 COMB LC_X1_Y7_N8 3 " "Info: 2: + IC(3.299 ns) + CELL(0.292 ns) = 5.060 ns; Loc. = LC_X1_Y7_N8; Fanout = 3; COMB Node = 'M~6'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.591 ns" { NOT0 M~6 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.114 ns) 6.428 ns SME~19 3 COMB LC_X1_Y6_N2 5 " "Info: 3: + IC(1.254 ns) + CELL(0.114 ns) = 6.428 ns; Loc. = LC_X1_Y6_N2; Fanout = 5; COMB Node = 'SME~19'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { M~6 SME~19 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 7.164 ns SME~21 4 COMB LC_X1_Y6_N5 3 " "Info: 4: + IC(0.444 ns) + CELL(0.292 ns) = 7.164 ns; Loc. = LC_X1_Y6_N5; Fanout = 3; COMB Node = 'SME~21'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { SME~19 SME~21 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.442 ns) 9.085 ns SME~16 5 COMB LC_X6_Y7_N5 8 " "Info: 5: + IC(1.479 ns) + CELL(0.442 ns) = 9.085 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; COMB Node = 'SME~16'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { SME~21 SME~16 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.876 ns) + CELL(0.114 ns) 14.075 ns N_WE\$latch 6 REG LC_X1_Y7_N9 1 " "Info: 6: + IC(4.876 ns) + CELL(0.114 ns) = 14.075 ns; Loc. = LC_X1_Y7_N9; Fanout = 1; REG Node = 'N_WE\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { SME~16 N_WE$latch } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 19.35 % ) " "Info: Total cell delay = 2.723 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.352 ns ( 80.65 % ) " "Info: Total interconnect delay = 11.352 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.075 ns" { NOT0 M~6 SME~19 SME~21 SME~16 N_WE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.075 ns" { NOT0 {} NOT0~out0 {} M~6 {} SME~19 {} SME~21 {} SME~16 {} N_WE$latch {} } { 0.000ns 0.000ns 3.299ns 1.254ns 0.444ns 1.479ns 4.876ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.464 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SHL 1 CLK PIN_J4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 3; CLK Node = 'SHL'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHL } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.114 ns) 3.614 ns N_WE~6 2 COMB LC_X1_Y7_N3 1 " "Info: 2: + IC(2.031 ns) + CELL(0.114 ns) = 3.614 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; COMB Node = 'N_WE~6'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { SHL N_WE~6 } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 4.464 ns N_WE\$latch 3 REG LC_X1_Y7_N9 1 " "Info: 3: + IC(0.408 ns) + CELL(0.442 ns) = 4.464 ns; Loc. = LC_X1_Y7_N9; Fanout = 1; REG Node = 'N_WE\$latch'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { N_WE~6 N_WE$latch } "NODE_NAME" } } { "zjw_kongzhixinhao.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/kongzhixinhao/zjw_kongzhixinhao.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 45.36 % ) " "Info: Total cell delay = 2.025 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.439 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.439 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { SHL N_WE~6 N_WE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { SHL {} SHL~out0 {} N_WE~6 {} N_WE$latch {} } { 0.000ns 0.000ns 2.031ns 0.408ns } { 0.000ns 1.469ns 0.114ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "14.075 ns" { NOT0 M~6 SME~19 SME~21 SME~16 N_WE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "14.075 ns" { NOT0 {} NOT0~out0 {} M~6 {} SME~19 {} SME~21 {} SME~16 {} N_WE$latch {} } { 0.000ns 0.000ns 3.299ns 1.254ns 0.444ns 1.479ns 4.876ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.292ns 0.442ns 0.114ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { SHL N_WE~6 N_WE$latch } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { SHL {} SHL~out0 {} N_WE~6 {} N_WE$latch {} } { 0.000ns 0.000ns 2.031ns 0.408ns } { 0.000ns 1.469ns 0.114ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 21:02:45 2019 " "Info: Processing ended: Mon Nov 04 21:02:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
