vendor_name = ModelSim
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControle/uc_aux.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompletoTB.vhd
source_file = 1, C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/db/MicroprocessadorCompleto.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = MicroprocessadorCompleto
instance = comp, \endereco[0]~output\, endereco[0]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[1]~output\, endereco[1]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[2]~output\, endereco[2]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[3]~output\, endereco[3]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[4]~output\, endereco[4]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[5]~output\, endereco[5]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[6]~output\, endereco[6]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[7]~output\, endereco[7]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[8]~output\, endereco[8]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[9]~output\, endereco[9]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[10]~output\, endereco[10]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[11]~output\, endereco[11]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[12]~output\, endereco[12]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[13]~output\, endereco[13]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[14]~output\, endereco[14]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[15]~output\, endereco[15]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[16]~output\, endereco[16]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[17]~output\, endereco[17]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[18]~output\, endereco[18]~output, MicroprocessadorCompleto, 1
instance = comp, \endereco[19]~output\, endereco[19]~output, MicroprocessadorCompleto, 1
instance = comp, \habMemoria~output\, habMemoria~output, MicroprocessadorCompleto, 1
instance = comp, \clk~input\, clk~input, MicroprocessadorCompleto, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, MicroprocessadorCompleto, 1
instance = comp, \reset~input\, reset~input, MicroprocessadorCompleto, 1
instance = comp, \reset~inputclkctrl\, reset~inputclkctrl, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.CalculoEndereco\, UCE|Estado.CalculoEndereco, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.ColocaEndBarramentoIncIP~feeder\, UCE|Estado.ColocaEndBarramentoIncIP~feeder, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.ColocaEndBarramentoIncIP\, UCE|Estado.ColocaEndBarramentoIncIP, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.TerminaCalculo~feeder\, UCE|Estado.TerminaCalculo~feeder, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.TerminaCalculo\, UCE|Estado.TerminaCalculo, MicroprocessadorCompleto, 1
instance = comp, \UCE|Selector0~0\, UCE|Selector0~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|habUnidCtrl\, UCE|habUnidCtrl, MicroprocessadorCompleto, 1
instance = comp, \data[5]~input\, data[5]~input, MicroprocessadorCompleto, 1
instance = comp, \data[9]~input\, data[9]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[9]\, D1|saida_02[9], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[15]~0\, UC|opcodeFetch[15]~0, MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[9]\, UC|opcodeFetch[9], MicroprocessadorCompleto, 1
instance = comp, \data[8]~input\, data[8]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[8]\, D1|saida_02[8], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[8]\, UC|opcodeFetch[8], MicroprocessadorCompleto, 1
instance = comp, \data[11]~input\, data[11]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[11]\, D1|saida_02[11], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[11]\, UC|opcodeFetch[11], MicroprocessadorCompleto, 1
instance = comp, \data[10]~input\, data[10]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[10]\, D1|saida_02[10], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[10]\, UC|opcodeFetch[10], MicroprocessadorCompleto, 1
instance = comp, \UC|Mux0~1\, UC|Mux0~1, MicroprocessadorCompleto, 1
instance = comp, \data[13]~input\, data[13]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[13]\, D1|saida_02[13], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[13]\, UC|opcodeFetch[13], MicroprocessadorCompleto, 1
instance = comp, \data[12]~input\, data[12]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[12]\, D1|saida_02[12], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[12]\, UC|opcodeFetch[12], MicroprocessadorCompleto, 1
instance = comp, \data[15]~input\, data[15]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[15]\, D1|saida_02[15], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[15]\, UC|opcodeFetch[15], MicroprocessadorCompleto, 1
instance = comp, \data[14]~input\, data[14]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[14]\, D1|saida_02[14], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[14]\, UC|opcodeFetch[14], MicroprocessadorCompleto, 1
instance = comp, \UC|Mux0~0\, UC|Mux0~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Mux0~2\, UC|Mux0~2, MicroprocessadorCompleto, 1
instance = comp, \data[7]~input\, data[7]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[7]\, D1|saida_02[7], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[7]\, UC|opcodeFetch[7], MicroprocessadorCompleto, 1
instance = comp, \data[6]~input\, data[6]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[6]\, D1|saida_02[6], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[6]\, UC|opcodeFetch[6], MicroprocessadorCompleto, 1
instance = comp, \data[4]~input\, data[4]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[4]\, D1|saida_02[4], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[4]\, UC|opcodeFetch[4], MicroprocessadorCompleto, 1
instance = comp, \data[3]~input\, data[3]~input, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[3]\, D1|saida_02[3], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[3]\, UC|opcodeFetch[3], MicroprocessadorCompleto, 1
instance = comp, \UC|Mux4~0\, UC|Mux4~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector16~0\, UC|Selector16~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector16~1\, UC|Selector16~1, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Erro\, UC|Estado.Erro, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector1~0\, UC|Selector1~0, MicroprocessadorCompleto, 1
instance = comp, \UC|ctrlDemuxData~feeder\, UC|ctrlDemuxData~feeder, MicroprocessadorCompleto, 1
instance = comp, \UC|ctrlDemuxData\, UC|ctrlDemuxData, MicroprocessadorCompleto, 1
instance = comp, \UC|ctrlDemuxData~clkctrl\, UC|ctrlDemuxData~clkctrl, MicroprocessadorCompleto, 1
instance = comp, \D1|saida_02[5]\, D1|saida_02[5], MicroprocessadorCompleto, 1
instance = comp, \UC|opcodeFetch[5]\, UC|opcodeFetch[5], MicroprocessadorCompleto, 1
instance = comp, \UC|Selector21~0\, UC|Selector21~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector20~0\, UC|Selector20~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.And_regImed_16\, UC|Estado.And_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector19~0\, UC|Selector19~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Sbb_regImed_16\, UC|Estado.Sbb_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector21~1\, UC|Selector21~1, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Xor_regImed_16\, UC|Estado.Xor_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector15~0\, UC|Selector15~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Sub_regImed_16\, UC|Estado.Sub_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector18~0\, UC|Selector18~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Adc_regImed_16\, UC|Estado.Adc_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector17~0\, UC|Selector17~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Or_regImed_16\, UC|Estado.Or_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector14~0\, UC|Selector14~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Add_regImed_16\, UC|Estado.Add_regImed_16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector23~0\, UC|Selector23~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector23~1\, UC|Selector23~1, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.ResultRegImed\, UC|Estado.ResultRegImed, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.FimInstrucao\, UC|Estado.FimInstrucao, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector11~0\, UC|Selector11~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Busca\, UC|Estado.Busca, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector12~0\, UC|Selector12~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.Fetch\, UC|Estado.Fetch, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector13~0\, UC|Selector13~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Estado.OpRegImed16\, UC|Estado.OpRegImed16, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector0~0\, UC|Selector0~0, MicroprocessadorCompleto, 1
instance = comp, \UC|Selector0~1\, UC|Selector0~1, MicroprocessadorCompleto, 1
instance = comp, \UC|leEnd\, UC|leEnd, MicroprocessadorCompleto, 1
instance = comp, \UCE|Selector4~0\, UCE|Selector4~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.Espera\, UCE|Estado.Espera, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado~10\, UCE|Estado~10, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.HabilitaSegmento\, UCE|Estado.HabilitaSegmento, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.HabilitaIP~feeder\, UCE|Estado.HabilitaIP~feeder, MicroprocessadorCompleto, 1
instance = comp, \UCE|Estado.HabilitaIP\, UCE|Estado.HabilitaIP, MicroprocessadorCompleto, 1
instance = comp, \UCE|ctrlRegSeg[0]~0\, UCE|ctrlRegSeg[0]~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|WideOr3~0\, UCE|WideOr3~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|ctrlRegSeg[0]~reg0\, UCE|ctrlRegSeg[0]~reg0, MicroprocessadorCompleto, 1
instance = comp, \UCE|ctrlRegSeg[0]~reg0clkctrl\, UCE|ctrlRegSeg[0]~reg0clkctrl, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[0]~32\, RegS|IP[0]~32, MicroprocessadorCompleto, 1
instance = comp, \UCE|incIP~0\, UCE|incIP~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|incIP~reg0\, UCE|incIP~reg0, MicroprocessadorCompleto, 1
instance = comp, \UCE|Selector1~0\, UCE|Selector1~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|habRegSeg\, UCE|habRegSeg, MicroprocessadorCompleto, 1
instance = comp, \RegS|ProcessoResetEscrita~0\, RegS|ProcessoResetEscrita~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[0]\, RegS|IP[0], MicroprocessadorCompleto, 1
instance = comp, \UCE|ctrlRegSeg[2]~reg0\, UCE|ctrlRegSeg[2]~reg0, MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux0~0\, RegS|Mux0~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[0]~reg0\, RegS|saidaDados[0]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[0]\, D2|saida_02[0], MicroprocessadorCompleto, 1
instance = comp, \UCE|habilitaCalc~0\, UCE|habilitaCalc~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|habilitaCalc~reg0\, UCE|habilitaCalc~reg0, MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[0]\, Calc|regI[0], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[0]\, Calc|regReult[0], MicroprocessadorCompleto, 1
instance = comp, \UCE|Selector3~0\, UCE|Selector3~0, MicroprocessadorCompleto, 1
instance = comp, \UCE|habMemoria~feeder\, UCE|habMemoria~feeder, MicroprocessadorCompleto, 1
instance = comp, \UCE|habMemoria\, UCE|habMemoria, MicroprocessadorCompleto, 1
instance = comp, \UCE|habMemoria~clkctrl\, UCE|habMemoria~clkctrl, MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[0]\, Calc|resultado[0], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[1]~34\, RegS|IP[1]~34, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[1]\, RegS|IP[1], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux2~0\, RegS|Mux2~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[1]~reg0\, RegS|saidaDados[1]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[1]\, D2|saida_02[1], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[1]\, Calc|regI[1], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[1]\, Calc|regReult[1], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[1]\, Calc|resultado[1], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[2]~36\, RegS|IP[2]~36, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[2]\, RegS|IP[2], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux3~0\, RegS|Mux3~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[2]~reg0\, RegS|saidaDados[2]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[2]\, D2|saida_02[2], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[2]\, Calc|regI[2], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[2]\, Calc|regReult[2], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[2]\, Calc|resultado[2], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[3]~38\, RegS|IP[3]~38, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[3]\, RegS|IP[3], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux4~0\, RegS|Mux4~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[3]~reg0\, RegS|saidaDados[3]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[3]\, D2|saida_02[3], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[3]\, Calc|regI[3], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[3]\, Calc|regReult[3], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[3]\, Calc|resultado[3], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[4]~40\, RegS|IP[4]~40, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[4]\, RegS|IP[4], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux5~0\, RegS|Mux5~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[4]~reg0\, RegS|saidaDados[4]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[4]\, D2|saida_02[4], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[4]\, Calc|regI[4], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[0]\, D2|saida_01[0], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[4]\, Calc|regS[4], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[4]~16\, Calc|regReult[4]~16, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[4]\, Calc|regReult[4], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[4]\, Calc|resultado[4], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[1]\, D2|saida_01[1], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[5]\, Calc|regS[5], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[5]~42\, RegS|IP[5]~42, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[5]\, RegS|IP[5], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux6~0\, RegS|Mux6~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[5]~reg0\, RegS|saidaDados[5]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[5]\, D2|saida_02[5], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[5]\, Calc|regI[5], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[5]~18\, Calc|regReult[5]~18, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[5]\, Calc|regReult[5], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[5]\, Calc|resultado[5], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[6]~44\, RegS|IP[6]~44, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[6]\, RegS|IP[6], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux7~0\, RegS|Mux7~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[6]~reg0\, RegS|saidaDados[6]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[6]\, D2|saida_02[6], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[6]\, Calc|regI[6], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[2]\, D2|saida_01[2], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[6]\, Calc|regS[6], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[6]~20\, Calc|regReult[6]~20, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[6]\, Calc|regReult[6], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[6]\, Calc|resultado[6], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[7]~46\, RegS|IP[7]~46, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[7]\, RegS|IP[7], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux8~0\, RegS|Mux8~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[7]~reg0\, RegS|saidaDados[7]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[7]\, D2|saida_02[7], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[7]\, Calc|regI[7], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[3]\, D2|saida_01[3], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[7]\, Calc|regS[7], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[7]~22\, Calc|regReult[7]~22, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[7]\, Calc|regReult[7], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[7]\, Calc|resultado[7], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[8]~48\, RegS|IP[8]~48, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[8]\, RegS|IP[8], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux9~0\, RegS|Mux9~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[8]~reg0\, RegS|saidaDados[8]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[8]\, D2|saida_02[8], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[8]\, Calc|regI[8], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[4]\, D2|saida_01[4], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[8]\, Calc|regS[8], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[8]~24\, Calc|regReult[8]~24, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[8]\, Calc|regReult[8], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[8]\, Calc|resultado[8], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[5]\, D2|saida_01[5], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[9]\, Calc|regS[9], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[9]~50\, RegS|IP[9]~50, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[9]\, RegS|IP[9], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux10~0\, RegS|Mux10~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[9]~reg0\, RegS|saidaDados[9]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[9]\, D2|saida_02[9], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[9]\, Calc|regI[9], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[9]~26\, Calc|regReult[9]~26, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[9]\, Calc|regReult[9], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[9]\, Calc|resultado[9], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[10]~52\, RegS|IP[10]~52, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[10]\, RegS|IP[10], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux11~0\, RegS|Mux11~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[10]~reg0\, RegS|saidaDados[10]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[10]\, D2|saida_02[10], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[10]\, Calc|regI[10], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[6]\, D2|saida_01[6], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[10]\, Calc|regS[10], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[10]~28\, Calc|regReult[10]~28, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[10]\, Calc|regReult[10], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[10]\, Calc|resultado[10], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[11]~54\, RegS|IP[11]~54, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[11]\, RegS|IP[11], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux12~0\, RegS|Mux12~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[11]~reg0\, RegS|saidaDados[11]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[11]\, D2|saida_02[11], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[11]\, Calc|regI[11], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[7]\, D2|saida_01[7], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[11]\, Calc|regS[11], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[11]~30\, Calc|regReult[11]~30, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[11]\, Calc|regReult[11], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[11]\, Calc|resultado[11], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[12]~56\, RegS|IP[12]~56, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[12]\, RegS|IP[12], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux13~0\, RegS|Mux13~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[12]~reg0\, RegS|saidaDados[12]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[12]\, D2|saida_02[12], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[12]\, Calc|regI[12], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[8]\, D2|saida_01[8], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[12]~feeder\, Calc|regS[12]~feeder, MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[12]\, Calc|regS[12], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[12]~32\, Calc|regReult[12]~32, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[12]\, Calc|regReult[12], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[12]\, Calc|resultado[12], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[9]\, D2|saida_01[9], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[13]~feeder\, Calc|regS[13]~feeder, MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[13]\, Calc|regS[13], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[13]~58\, RegS|IP[13]~58, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[13]\, RegS|IP[13], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux14~0\, RegS|Mux14~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[13]~reg0\, RegS|saidaDados[13]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[13]\, D2|saida_02[13], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[13]\, Calc|regI[13], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[13]~34\, Calc|regReult[13]~34, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[13]\, Calc|regReult[13], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[13]\, Calc|resultado[13], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[10]\, D2|saida_01[10], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[14]~feeder\, Calc|regS[14]~feeder, MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[14]\, Calc|regS[14], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[14]~60\, RegS|IP[14]~60, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[14]\, RegS|IP[14], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux15~0\, RegS|Mux15~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[14]~reg0\, RegS|saidaDados[14]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[14]\, D2|saida_02[14], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[14]\, Calc|regI[14], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[14]~36\, Calc|regReult[14]~36, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[14]\, Calc|regReult[14], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[14]\, Calc|resultado[14], MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[15]~62\, RegS|IP[15]~62, MicroprocessadorCompleto, 1
instance = comp, \RegS|IP[15]\, RegS|IP[15], MicroprocessadorCompleto, 1
instance = comp, \RegS|Mux16~0\, RegS|Mux16~0, MicroprocessadorCompleto, 1
instance = comp, \RegS|saidaDados[15]~reg0\, RegS|saidaDados[15]~reg0, MicroprocessadorCompleto, 1
instance = comp, \D2|saida_02[15]\, D2|saida_02[15], MicroprocessadorCompleto, 1
instance = comp, \Calc|regI[15]\, Calc|regI[15], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[11]\, D2|saida_01[11], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[15]\, Calc|regS[15], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[15]~38\, Calc|regReult[15]~38, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[15]\, Calc|regReult[15], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[15]\, Calc|resultado[15], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[12]\, D2|saida_01[12], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[16]\, Calc|regS[16], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[16]~40\, Calc|regReult[16]~40, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[16]\, Calc|regReult[16], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[16]\, Calc|resultado[16], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[13]\, D2|saida_01[13], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[17]\, Calc|regS[17], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[17]~42\, Calc|regReult[17]~42, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[17]\, Calc|regReult[17], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[17]\, Calc|resultado[17], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[14]\, D2|saida_01[14], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[18]~feeder\, Calc|regS[18]~feeder, MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[18]\, Calc|regS[18], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[18]~44\, Calc|regReult[18]~44, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[18]\, Calc|regReult[18], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[18]\, Calc|resultado[18], MicroprocessadorCompleto, 1
instance = comp, \D2|saida_01[15]\, D2|saida_01[15], MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[19]~feeder\, Calc|regS[19]~feeder, MicroprocessadorCompleto, 1
instance = comp, \Calc|regS[19]\, Calc|regS[19], MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[19]~46\, Calc|regReult[19]~46, MicroprocessadorCompleto, 1
instance = comp, \Calc|regReult[19]\, Calc|regReult[19], MicroprocessadorCompleto, 1
instance = comp, \Calc|resultado[19]\, Calc|resultado[19], MicroprocessadorCompleto, 1
instance = comp, \data[0]~input\, data[0]~input, MicroprocessadorCompleto, 1
instance = comp, \data[1]~input\, data[1]~input, MicroprocessadorCompleto, 1
instance = comp, \data[2]~input\, data[2]~input, MicroprocessadorCompleto, 1
