
LV_0_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f20  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000035c  080070f0  080070f0  000080f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800744c  0800744c  00009090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800744c  0800744c  0000844c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007454  08007454  00009090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007454  08007454  00008454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007458  08007458  00008458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800745c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000050f0  20000090  080074ec  00009090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005180  080074ec  00009180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001989a  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000372f  00000000  00000000  0002295a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00026090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000108b  00000000  00000000  000275d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003430  00000000  00000000  0002865b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001826e  00000000  00000000  0002ba8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db703  00000000  00000000  00043cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011f3fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c74  00000000  00000000  0011f440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001250b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080070d8 	.word	0x080070d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	080070d8 	.word	0x080070d8

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <HAL_UARTEx_RxEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	@ 0x30
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]

	UART_Frame localBuf;
	uint16_t crc_received = RxData[Size - 2] | (RxData[Size - 1] << 8);
 8000548:	887b      	ldrh	r3, [r7, #2]
 800054a:	3b02      	subs	r3, #2
 800054c:	4a20      	ldr	r2, [pc, #128]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 800054e:	5cd3      	ldrb	r3, [r2, r3]
 8000550:	b21a      	sxth	r2, r3
 8000552:	887b      	ldrh	r3, [r7, #2]
 8000554:	3b01      	subs	r3, #1
 8000556:	491e      	ldr	r1, [pc, #120]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000558:	5ccb      	ldrb	r3, [r1, r3]
 800055a:	b21b      	sxth	r3, r3
 800055c:	021b      	lsls	r3, r3, #8
 800055e:	b21b      	sxth	r3, r3
 8000560:	4313      	orrs	r3, r2
 8000562:	b21b      	sxth	r3, r3
 8000564:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t crc_calculated = crc16(RxData, Size - 2);
 8000566:	887b      	ldrh	r3, [r7, #2]
 8000568:	3b02      	subs	r3, #2
 800056a:	b29b      	uxth	r3, r3
 800056c:	4619      	mov	r1, r3
 800056e:	4818      	ldr	r0, [pc, #96]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000570:	f000 fdaa 	bl	80010c8 <crc16>
 8000574:	4603      	mov	r3, r0
 8000576:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    if (crc_received != crc_calculated) {
 8000578:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800057a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800057c:	429a      	cmp	r2, r3
 800057e:	d005      	beq.n	800058c <HAL_UARTEx_RxEventCallback+0x50>
    		HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 8000580:	2220      	movs	r2, #32
 8000582:	4913      	ldr	r1, [pc, #76]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000584:	4813      	ldr	r0, [pc, #76]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000586:	f002 fc64 	bl	8002e52 <HAL_UARTEx_ReceiveToIdle_IT>
		return;
 800058a:	e01e      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
    }
	if (Size < 5) {
 800058c:	887b      	ldrh	r3, [r7, #2]
 800058e:	2b04      	cmp	r3, #4
 8000590:	d805      	bhi.n	800059e <HAL_UARTEx_RxEventCallback+0x62>
	        HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, FRAME_SIZE);
 8000592:	2220      	movs	r2, #32
 8000594:	490e      	ldr	r1, [pc, #56]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 8000596:	480f      	ldr	r0, [pc, #60]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 8000598:	f002 fc5b 	bl	8002e52 <HAL_UARTEx_ReceiveToIdle_IT>
	    return;
 800059c:	e015      	b.n	80005ca <HAL_UARTEx_RxEventCallback+0x8e>
	}
	localBuf.size = Size;
 800059e:	887b      	ldrh	r3, [r7, #2]
 80005a0:	853b      	strh	r3, [r7, #40]	@ 0x28
	    memcpy(localBuf.data, RxData, Size);
 80005a2:	887a      	ldrh	r2, [r7, #2]
 80005a4:	f107 0308 	add.w	r3, r7, #8
 80005a8:	4909      	ldr	r1, [pc, #36]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005aa:	4618      	mov	r0, r3
 80005ac:	f006 fd30 	bl	8007010 <memcpy>
	    xQueueSendFromISR(xUART_QueueHandle, &localBuf, NULL);
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 80005b2:	6818      	ldr	r0, [r3, #0]
 80005b4:	f107 0108 	add.w	r1, r7, #8
 80005b8:	2300      	movs	r3, #0
 80005ba:	2200      	movs	r2, #0
 80005bc:	f004 f8ae 	bl	800471c <xQueueGenericSendFromISR>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 32);
 80005c0:	2220      	movs	r2, #32
 80005c2:	4903      	ldr	r1, [pc, #12]	@ (80005d0 <HAL_UARTEx_RxEventCallback+0x94>)
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <HAL_UARTEx_RxEventCallback+0x98>)
 80005c6:	f002 fc44 	bl	8002e52 <HAL_UARTEx_ReceiveToIdle_IT>

}
 80005ca:	3730      	adds	r7, #48	@ 0x30
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	200001d8 	.word	0x200001d8
 80005d4:	20000130 	.word	0x20000130
 80005d8:	200005fc 	.word	0x200005fc

080005dc <parseEndian>:

void parseEndian(uint16_t val, uint8_t *hi, uint8_t *lo){
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
 80005e8:	81fb      	strh	r3, [r7, #14]
     *hi = (val >> 8) & 0xFF;
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	701a      	strb	r2, [r3, #0]
     *lo = val & 0xFF;
 80005f6:	89fb      	ldrh	r3, [r7, #14]
 80005f8:	b2da      	uxtb	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	701a      	strb	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <read_Hreg>:

uint8_t read_Hreg(NewSlave *a, uint8_t *frame)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	b084      	sub	sp, #16
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
	int len = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	60fb      	str	r3, [r7, #12]
	   frame[len++] = a->slaveID;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	60fa      	str	r2, [r7, #12]
 800061e:	461a      	mov	r2, r3
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	7812      	ldrb	r2, [r2, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	   frame[len++] = 0x03;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	1c5a      	adds	r2, r3, #1
 800062e:	60fa      	str	r2, [r7, #12]
 8000630:	461a      	mov	r2, r3
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	2203      	movs	r2, #3
 8000638:	701a      	strb	r2, [r3, #0]

	   parseEndian(a->start_address_readHreg, &frame[len], &frame[len+1]);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	8858      	ldrh	r0, [r3, #2]
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	18d1      	adds	r1, r2, r3
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	4413      	add	r3, r2
 800064c:	461a      	mov	r2, r3
 800064e:	f7ff ffc5 	bl	80005dc <parseEndian>
	   len+=2;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	3302      	adds	r3, #2
 8000656:	60fb      	str	r3, [r7, #12]
	   parseEndian(a->num_readHreg, &frame[len], &frame[len+1]);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	8898      	ldrh	r0, [r3, #4]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	18d1      	adds	r1, r2, r3
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3301      	adds	r3, #1
 8000666:	683a      	ldr	r2, [r7, #0]
 8000668:	4413      	add	r3, r2
 800066a:	461a      	mov	r2, r3
 800066c:	f7ff ffb6 	bl	80005dc <parseEndian>
	   len+=2;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3302      	adds	r3, #2
 8000674:	60fb      	str	r3, [r7, #12]

	   uint16_t crc = crc16(frame, len);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	b29b      	uxth	r3, r3
 800067a:	4619      	mov	r1, r3
 800067c:	6838      	ldr	r0, [r7, #0]
 800067e:	f000 fd23 	bl	80010c8 <crc16>
 8000682:	4603      	mov	r3, r0
 8000684:	817b      	strh	r3, [r7, #10]
	   frame[len++] = crc&0xFF;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	1c5a      	adds	r2, r3, #1
 800068a:	60fa      	str	r2, [r7, #12]
 800068c:	461a      	mov	r2, r3
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	4413      	add	r3, r2
 8000692:	897a      	ldrh	r2, [r7, #10]
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	701a      	strb	r2, [r3, #0]
	   frame[len++] = (crc>>8)&0xFF;
 8000698:	897b      	ldrh	r3, [r7, #10]
 800069a:	0a1b      	lsrs	r3, r3, #8
 800069c:	b299      	uxth	r1, r3
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	1c5a      	adds	r2, r3, #1
 80006a2:	60fa      	str	r2, [r7, #12]
 80006a4:	461a      	mov	r2, r3
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	4413      	add	r3, r2
 80006aa:	b2ca      	uxtb	r2, r1
 80006ac:	701a      	strb	r2, [r3, #0]

	   return len;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	b2db      	uxtb	r3, r3
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3710      	adds	r7, #16
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <enqueue>:
	   frame[len++] = (crc>>8)&0xFF;

	   return len;
}

int enqueue(transitReq task) {
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    int next = (transit_queue.rear + 1) % QUEUE_SIZE;
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <enqueue+0x5c>)
 80006c6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80006ca:	3301      	adds	r3, #1
 80006cc:	425a      	negs	r2, r3
 80006ce:	f003 031f 	and.w	r3, r3, #31
 80006d2:	f002 021f 	and.w	r2, r2, #31
 80006d6:	bf58      	it	pl
 80006d8:	4253      	negpl	r3, r2
 80006da:	60fb      	str	r3, [r7, #12]

    if(next == transit_queue.front) return 0;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <enqueue+0x5c>)
 80006de:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80006e2:	461a      	mov	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d101      	bne.n	80006ee <enqueue+0x32>
 80006ea:	2300      	movs	r3, #0
 80006ec:	e00d      	b.n	800070a <enqueue+0x4e>

    transit_queue.request[transit_queue.rear] = task;
 80006ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000718 <enqueue+0x5c>)
 80006f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80006f4:	4619      	mov	r1, r3
 80006f6:	4a08      	ldr	r2, [pc, #32]	@ (8000718 <enqueue+0x5c>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    transit_queue.rear = next;
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <enqueue+0x5c>)
 8000704:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    return 1;
 8000708:	2301      	movs	r3, #1
}
 800070a:	4618      	mov	r0, r3
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
 8000716:	bf00      	nop
 8000718:	200000ac 	.word	0x200000ac

0800071c <dequeue>:

// ดึงค่าออก queue (dequeue)
int dequeue(transitReq *task) {
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
    if(transit_queue.front == transit_queue.rear) return 0;
 8000724:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <dequeue+0x5c>)
 8000726:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800072a:	4b13      	ldr	r3, [pc, #76]	@ (8000778 <dequeue+0x5c>)
 800072c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8000730:	429a      	cmp	r2, r3
 8000732:	d101      	bne.n	8000738 <dequeue+0x1c>
 8000734:	2300      	movs	r3, #0
 8000736:	e018      	b.n	800076a <dequeue+0x4e>

    *task = transit_queue.request[transit_queue.front];
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <dequeue+0x5c>)
 800073a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	4a0d      	ldr	r2, [pc, #52]	@ (8000778 <dequeue+0x5c>)
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4413      	add	r3, r2
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	6008      	str	r0, [r1, #0]
    transit_queue.front = (transit_queue.front + 1) % QUEUE_SIZE;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <dequeue+0x5c>)
 800074c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000750:	3301      	adds	r3, #1
 8000752:	425a      	negs	r2, r3
 8000754:	f003 031f 	and.w	r3, r3, #31
 8000758:	f002 021f 	and.w	r2, r2, #31
 800075c:	bf58      	it	pl
 800075e:	4253      	negpl	r3, r2
 8000760:	b2da      	uxtb	r2, r3
 8000762:	4b05      	ldr	r3, [pc, #20]	@ (8000778 <dequeue+0x5c>)
 8000764:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return 1;
 8000768:	2301      	movs	r3, #1
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	200000ac 	.word	0x200000ac

0800077c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  xUART_QueueHandle = xQueueCreate(32, sizeof(UART_Frame));
 8000780:	2200      	movs	r2, #0
 8000782:	2122      	movs	r1, #34	@ 0x22
 8000784:	2020      	movs	r0, #32
 8000786:	f003 fe36 	bl	80043f6 <xQueueGenericCreate>
 800078a:	4603      	mov	r3, r0
 800078c:	4a2e      	ldr	r2, [pc, #184]	@ (8000848 <main+0xcc>)
 800078e:	6013      	str	r3, [r2, #0]
  xServe_QueueHandle = xQueueCreate(32, sizeof(transitReq));
 8000790:	2200      	movs	r2, #0
 8000792:	2104      	movs	r1, #4
 8000794:	2020      	movs	r0, #32
 8000796:	f003 fe2e 	bl	80043f6 <xQueueGenericCreate>
 800079a:	4603      	mov	r3, r0
 800079c:	4a2b      	ldr	r2, [pc, #172]	@ (800084c <main+0xd0>)
 800079e:	6013      	str	r3, [r2, #0]
  xQueueMutex = xSemaphoreCreateMutex();
 80007a0:	2001      	movs	r0, #1
 80007a2:	f003 fea0 	bl	80044e6 <xQueueCreateMutex>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4a29      	ldr	r2, [pc, #164]	@ (8000850 <main+0xd4>)
 80007aa:	6013      	str	r3, [r2, #0]
  xQueueSem = xSemaphoreCreateBinary();
 80007ac:	2203      	movs	r2, #3
 80007ae:	2100      	movs	r1, #0
 80007b0:	2001      	movs	r0, #1
 80007b2:	f003 fe20 	bl	80043f6 <xQueueGenericCreate>
 80007b6:	4603      	mov	r3, r0
 80007b8:	4a26      	ldr	r2, [pc, #152]	@ (8000854 <main+0xd8>)
 80007ba:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007bc:	f000 fe54 	bl	8001468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c0:	f000 f872 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f000 f934 	bl	8000a30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007c8:	f000 f908 	bl	80009dc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80007cc:	f000 f8da 	bl	8000984 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, sizeof(RxData));
 80007d0:	2220      	movs	r2, #32
 80007d2:	4921      	ldr	r1, [pc, #132]	@ (8000858 <main+0xdc>)
 80007d4:	4821      	ldr	r0, [pc, #132]	@ (800085c <main+0xe0>)
 80007d6:	f002 fb3c 	bl	8002e52 <HAL_UARTEx_ReceiveToIdle_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007da:	f003 fb45 	bl	8003e68 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ParsingTask */
  ParsingTaskHandle = osThreadNew(vParsing, NULL, &ParsingTask_attributes);
 80007de:	4a20      	ldr	r2, [pc, #128]	@ (8000860 <main+0xe4>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	4820      	ldr	r0, [pc, #128]	@ (8000864 <main+0xe8>)
 80007e4:	f003 fb8a 	bl	8003efc <osThreadNew>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4a1f      	ldr	r2, [pc, #124]	@ (8000868 <main+0xec>)
 80007ec:	6013      	str	r3, [r2, #0]

  /* creation of ServeQueueTask */
  ServeQueueTaskHandle = osThreadNew(vServeQueue, NULL, &ServeQueueTask_attributes);
 80007ee:	4a1f      	ldr	r2, [pc, #124]	@ (800086c <main+0xf0>)
 80007f0:	2100      	movs	r1, #0
 80007f2:	481f      	ldr	r0, [pc, #124]	@ (8000870 <main+0xf4>)
 80007f4:	f003 fb82 	bl	8003efc <osThreadNew>
 80007f8:	4603      	mov	r3, r0
 80007fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000874 <main+0xf8>)
 80007fc:	6013      	str	r3, [r2, #0]

  /* creation of TransitTask */
  TransitTaskHandle = osThreadNew(vTransit, NULL, &TransitTask_attributes);
 80007fe:	4a1e      	ldr	r2, [pc, #120]	@ (8000878 <main+0xfc>)
 8000800:	2100      	movs	r1, #0
 8000802:	481e      	ldr	r0, [pc, #120]	@ (800087c <main+0x100>)
 8000804:	f003 fb7a 	bl	8003efc <osThreadNew>
 8000808:	4603      	mov	r3, r0
 800080a:	4a1d      	ldr	r2, [pc, #116]	@ (8000880 <main+0x104>)
 800080c:	6013      	str	r3, [r2, #0]

  /* creation of UART_WriteTask */
  UART_WriteTaskHandle = osThreadNew(vUART_Write, NULL, &UART_WriteTask_attributes);
 800080e:	4a1d      	ldr	r2, [pc, #116]	@ (8000884 <main+0x108>)
 8000810:	2100      	movs	r1, #0
 8000812:	481d      	ldr	r0, [pc, #116]	@ (8000888 <main+0x10c>)
 8000814:	f003 fb72 	bl	8003efc <osThreadNew>
 8000818:	4603      	mov	r3, r0
 800081a:	4a1c      	ldr	r2, [pc, #112]	@ (800088c <main+0x110>)
 800081c:	6013      	str	r3, [r2, #0]

  /* creation of UART_ReadTask */
  UART_ReadTaskHandle = osThreadNew(vUART_Read, NULL, &UART_ReadTask_attributes);
 800081e:	4a1c      	ldr	r2, [pc, #112]	@ (8000890 <main+0x114>)
 8000820:	2100      	movs	r1, #0
 8000822:	481c      	ldr	r0, [pc, #112]	@ (8000894 <main+0x118>)
 8000824:	f003 fb6a 	bl	8003efc <osThreadNew>
 8000828:	4603      	mov	r3, r0
 800082a:	4a1b      	ldr	r2, [pc, #108]	@ (8000898 <main+0x11c>)
 800082c:	6013      	str	r3, [r2, #0]

  /* creation of ProcessTask */
  ProcessTaskHandle = osThreadNew(vProcess, NULL, &ProcessTask_attributes);
 800082e:	4a1b      	ldr	r2, [pc, #108]	@ (800089c <main+0x120>)
 8000830:	2100      	movs	r1, #0
 8000832:	481b      	ldr	r0, [pc, #108]	@ (80008a0 <main+0x124>)
 8000834:	f003 fb62 	bl	8003efc <osThreadNew>
 8000838:	4603      	mov	r3, r0
 800083a:	4a1a      	ldr	r2, [pc, #104]	@ (80008a4 <main+0x128>)
 800083c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800083e:	f003 fb37 	bl	8003eb0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000842:	bf00      	nop
 8000844:	e7fd      	b.n	8000842 <main+0xc6>
 8000846:	bf00      	nop
 8000848:	200005fc 	.word	0x200005fc
 800084c:	20000600 	.word	0x20000600
 8000850:	20000608 	.word	0x20000608
 8000854:	20000604 	.word	0x20000604
 8000858:	200001d8 	.word	0x200001d8
 800085c:	20000130 	.word	0x20000130
 8000860:	0800715c 	.word	0x0800715c
 8000864:	08000b0d 	.word	0x08000b0d
 8000868:	200001c0 	.word	0x200001c0
 800086c:	08007180 	.word	0x08007180
 8000870:	08000b55 	.word	0x08000b55
 8000874:	200001c4 	.word	0x200001c4
 8000878:	080071a4 	.word	0x080071a4
 800087c:	08000bc1 	.word	0x08000bc1
 8000880:	200001c8 	.word	0x200001c8
 8000884:	080071c8 	.word	0x080071c8
 8000888:	08000c15 	.word	0x08000c15
 800088c:	200001cc 	.word	0x200001cc
 8000890:	080071ec 	.word	0x080071ec
 8000894:	08000c25 	.word	0x08000c25
 8000898:	200001d0 	.word	0x200001d0
 800089c:	08007210 	.word	0x08007210
 80008a0:	08000cfd 	.word	0x08000cfd
 80008a4:	200001d4 	.word	0x200001d4

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b094      	sub	sp, #80	@ 0x50
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	2234      	movs	r2, #52	@ 0x34
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f006 fb1e 	bl	8006ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	f107 0308 	add.w	r3, r7, #8
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008cc:	2300      	movs	r3, #0
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	4b2a      	ldr	r3, [pc, #168]	@ (800097c <SystemClock_Config+0xd4>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d4:	4a29      	ldr	r2, [pc, #164]	@ (800097c <SystemClock_Config+0xd4>)
 80008d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008da:	6413      	str	r3, [r2, #64]	@ 0x40
 80008dc:	4b27      	ldr	r3, [pc, #156]	@ (800097c <SystemClock_Config+0xd4>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008e8:	2300      	movs	r3, #0
 80008ea:	603b      	str	r3, [r7, #0]
 80008ec:	4b24      	ldr	r3, [pc, #144]	@ (8000980 <SystemClock_Config+0xd8>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008f4:	4a22      	ldr	r2, [pc, #136]	@ (8000980 <SystemClock_Config+0xd8>)
 80008f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008fa:	6013      	str	r3, [r2, #0]
 80008fc:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <SystemClock_Config+0xd8>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000904:	603b      	str	r3, [r7, #0]
 8000906:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000908:	2302      	movs	r3, #2
 800090a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090c:	2301      	movs	r3, #1
 800090e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000910:	2310      	movs	r3, #16
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000914:	2302      	movs	r3, #2
 8000916:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000918:	2300      	movs	r3, #0
 800091a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800091c:	2310      	movs	r3, #16
 800091e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000920:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000924:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000926:	2304      	movs	r3, #4
 8000928:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800092a:	2302      	movs	r3, #2
 800092c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800092e:	2302      	movs	r3, #2
 8000930:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000932:	f107 031c 	add.w	r3, r7, #28
 8000936:	4618      	mov	r0, r3
 8000938:	f001 fc76 	bl	8002228 <HAL_RCC_OscConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000942:	f000 fbbb 	bl	80010bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000946:	230f      	movs	r3, #15
 8000948:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094a:	2302      	movs	r3, #2
 800094c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000956:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000958:	2300      	movs	r3, #0
 800095a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800095c:	f107 0308 	add.w	r3, r7, #8
 8000960:	2102      	movs	r1, #2
 8000962:	4618      	mov	r0, r3
 8000964:	f001 f8e4 	bl	8001b30 <HAL_RCC_ClockConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800096e:	f000 fba5 	bl	80010bc <Error_Handler>
  }
}
 8000972:	bf00      	nop
 8000974:	3750      	adds	r7, #80	@ 0x50
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800
 8000980:	40007000 	.word	0x40007000

08000984 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 800098a:	4a13      	ldr	r2, [pc, #76]	@ (80009d8 <MX_USART1_UART_Init+0x54>)
 800098c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800098e:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 8000990:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000994:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 8000998:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800099c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800099e:	4b0d      	ldr	r3, [pc, #52]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 80009a4:	4b0b      	ldr	r3, [pc, #44]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009ac:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009ae:	220c      	movs	r2, #12
 80009b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b2:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b8:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009be:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_USART1_UART_Init+0x50>)
 80009c0:	f002 f96c 	bl	8002c9c <HAL_UART_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80009ca:	f000 fb77 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000130 	.word	0x20000130
 80009d8:	40011000 	.word	0x40011000

080009dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009e0:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009e2:	4a12      	ldr	r2, [pc, #72]	@ (8000a2c <MX_USART2_UART_Init+0x50>)
 80009e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009e6:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a00:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a02:	220c      	movs	r2, #12
 8000a04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a06:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a12:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_USART2_UART_Init+0x4c>)
 8000a14:	f002 f942 	bl	8002c9c <HAL_UART_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a1e:	f000 fb4d 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a22:	bf00      	nop
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000178 	.word	0x20000178
 8000a2c:	40004400 	.word	0x40004400

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	@ 0x28
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 0314 	add.w	r3, r7, #20
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	4b26      	ldr	r3, [pc, #152]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a25      	ldr	r2, [pc, #148]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b23      	ldr	r3, [pc, #140]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a1e      	ldr	r2, [pc, #120]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	4a17      	ldr	r2, [pc, #92]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <MX_GPIO_Init+0xd0>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aae:	f003 0302 	and.w	r3, r3, #2
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	4812      	ldr	r0, [pc, #72]	@ (8000b04 <MX_GPIO_Init+0xd4>)
 8000abc:	f001 f81e 	bl	8001afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ac6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <MX_GPIO_Init+0xd8>)
 8000ad8:	f000 fe7c 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000adc:	2320      	movs	r3, #32
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <MX_GPIO_Init+0xd4>)
 8000af4:	f000 fe6e 	bl	80017d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	@ 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020000 	.word	0x40020000
 8000b08:	40020800 	.word	0x40020800

08000b0c <vParsing>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_vParsing */
void vParsing(void *argument)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08c      	sub	sp, #48	@ 0x30
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
		UART_Frame frameBuf;
		if (xQueueReceive(xUART_QueueHandle, &frameBuf, portMAX_DELAY) == pdTRUE)
 8000b14:	4b0d      	ldr	r3, [pc, #52]	@ (8000b4c <vParsing+0x40>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f107 0108 	add.w	r1, r7, #8
 8000b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b20:	4618      	mov	r0, r3
 8000b22:	f003 fe99 	bl	8004858 <xQueueReceive>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d10b      	bne.n	8000b44 <vParsing+0x38>
		    {
		    	int id = frameBuf.data[0];
 8000b2c:	7a3b      	ldrb	r3, [r7, #8]
 8000b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			    memcpy(read_RxFrame[id], frameBuf.data, frameBuf.size);
 8000b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b32:	015b      	lsls	r3, r3, #5
 8000b34:	4a06      	ldr	r2, [pc, #24]	@ (8000b50 <vParsing+0x44>)
 8000b36:	4413      	add	r3, r2
 8000b38:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000b3a:	f107 0108 	add.w	r1, r7, #8
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f006 fa66 	bl	8007010 <memcpy>

		    }

	vTaskDelay(pdMS_TO_TICKS(10));
 8000b44:	200a      	movs	r0, #10
 8000b46:	f004 fbbd 	bl	80052c4 <vTaskDelay>
  {
 8000b4a:	e7e3      	b.n	8000b14 <vParsing+0x8>
 8000b4c:	200005fc 	.word	0x200005fc
 8000b50:	200003f8 	.word	0x200003f8

08000b54 <vServeQueue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vServeQueue */
void vServeQueue(void *argument)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vServeQueue */
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
		if (xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000b5c:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <vServeQueue+0x60>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f107 010c 	add.w	r1, r7, #12
 8000b64:	f04f 32ff 	mov.w	r2, #4294967295
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f003 fe75 	bl	8004858 <xQueueReceive>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d1f3      	bne.n	8000b5c <vServeQueue+0x8>
		    {
				if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000b74:	4b10      	ldr	r3, [pc, #64]	@ (8000bb8 <vServeQueue+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f04f 31ff 	mov.w	r1, #4294967295
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f003 ff4d 	bl	8004a1c <xQueueSemaphoreTake>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d1e9      	bne.n	8000b5c <vServeQueue+0x8>
					if(enqueue(request)){
 8000b88:	68f8      	ldr	r0, [r7, #12]
 8000b8a:	f7ff fd97 	bl	80006bc <enqueue>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d006      	beq.n	8000ba2 <vServeQueue+0x4e>
		                xSemaphoreGive(xQueueSem);
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <vServeQueue+0x68>)
 8000b96:	6818      	ldr	r0, [r3, #0]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	f003 fcbb 	bl	8004518 <xQueueGenericSend>
					}
		            xSemaphoreGive(xQueueMutex);
 8000ba2:	4b05      	ldr	r3, [pc, #20]	@ (8000bb8 <vServeQueue+0x64>)
 8000ba4:	6818      	ldr	r0, [r3, #0]
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2100      	movs	r1, #0
 8000bac:	f003 fcb4 	bl	8004518 <xQueueGenericSend>
		if (xQueueReceive(xServe_QueueHandle, &request, portMAX_DELAY) == pdTRUE)
 8000bb0:	e7d4      	b.n	8000b5c <vServeQueue+0x8>
 8000bb2:	bf00      	nop
 8000bb4:	20000600 	.word	0x20000600
 8000bb8:	20000608 	.word	0x20000608
 8000bbc:	20000604 	.word	0x20000604

08000bc0 <vTransit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vTransit */
void vTransit(void *argument)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTransit */
  /* Infinite loop */
  transitReq request;
  for(;;)
  {
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8000bc8:	4b10      	ldr	r3, [pc, #64]	@ (8000c0c <vTransit+0x4c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f003 ff23 	bl	8004a1c <xQueueSemaphoreTake>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d1f5      	bne.n	8000bc8 <vTransit+0x8>
		  if(xSemaphoreTake(xQueueMutex, portMAX_DELAY) == pdTRUE){
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <vTransit+0x50>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f04f 31ff 	mov.w	r1, #4294967295
 8000be4:	4618      	mov	r0, r3
 8000be6:	f003 ff19 	bl	8004a1c <xQueueSemaphoreTake>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d1eb      	bne.n	8000bc8 <vTransit+0x8>
			  if(dequeue(&request)){
 8000bf0:	f107 030c 	add.w	r3, r7, #12
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fd91 	bl	800071c <dequeue>
				  //start transit
			  }
              xSemaphoreGive(xQueueMutex);
 8000bfa:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <vTransit+0x50>)
 8000bfc:	6818      	ldr	r0, [r3, #0]
 8000bfe:	2300      	movs	r3, #0
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	f003 fc88 	bl	8004518 <xQueueGenericSend>
	  if(xSemaphoreTake(xQueueSem, portMAX_DELAY) == pdTRUE){
 8000c08:	e7de      	b.n	8000bc8 <vTransit+0x8>
 8000c0a:	bf00      	nop
 8000c0c:	20000604 	.word	0x20000604
 8000c10:	20000608 	.word	0x20000608

08000c14 <vUART_Write>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Write */
void vUART_Write(void *argument)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vUART_Write */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c1c:	2001      	movs	r0, #1
 8000c1e:	f003 f9ff 	bl	8004020 <osDelay>
 8000c22:	e7fb      	b.n	8000c1c <vUART_Write+0x8>

08000c24 <vUART_Read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vUART_Read */
void vUART_Read(void *argument)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	  for(;;)
	  {

		uint8_t len;
		switch (read_state){
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <vUART_Read+0xb0>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d84b      	bhi.n	8000ccc <vUART_Read+0xa8>
 8000c34:	a201      	add	r2, pc, #4	@ (adr r2, 8000c3c <vUART_Read+0x18>)
 8000c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c3a:	bf00      	nop
 8000c3c:	08000c4d 	.word	0x08000c4d
 8000c40:	08000c6f 	.word	0x08000c6f
 8000c44:	08000c91 	.word	0x08000c91
 8000c48:	08000caf 	.word	0x08000caf
			case CAR:
				len = read_Hreg(&CAR_STA, read_TxFrame[0]);
 8000c4c:	4922      	ldr	r1, [pc, #136]	@ (8000cd8 <vUART_Read+0xb4>)
 8000c4e:	4823      	ldr	r0, [pc, #140]	@ (8000cdc <vUART_Read+0xb8>)
 8000c50:	f7ff fcdb 	bl	800060a <read_Hreg>
 8000c54:	4603      	mov	r3, r0
 8000c56:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[0], len, RESPONSE_TIMEOUT);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	2314      	movs	r3, #20
 8000c5e:	491e      	ldr	r1, [pc, #120]	@ (8000cd8 <vUART_Read+0xb4>)
 8000c60:	481f      	ldr	r0, [pc, #124]	@ (8000ce0 <vUART_Read+0xbc>)
 8000c62:	f002 f86b 	bl	8002d3c <HAL_UART_Transmit>
				read_state = HALL;
 8000c66:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd4 <vUART_Read+0xb0>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
				break;
 8000c6c:	e02e      	b.n	8000ccc <vUART_Read+0xa8>

			case HALL:
				len = read_Hreg(&HALL_STA, read_TxFrame[1]);
 8000c6e:	491d      	ldr	r1, [pc, #116]	@ (8000ce4 <vUART_Read+0xc0>)
 8000c70:	481d      	ldr	r0, [pc, #116]	@ (8000ce8 <vUART_Read+0xc4>)
 8000c72:	f7ff fcca 	bl	800060a <read_Hreg>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73fb      	strb	r3, [r7, #15]
				HAL_UART_Transmit(&huart1, read_TxFrame[1], len, RESPONSE_TIMEOUT);
 8000c7a:	7bfb      	ldrb	r3, [r7, #15]
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	2314      	movs	r3, #20
 8000c80:	4918      	ldr	r1, [pc, #96]	@ (8000ce4 <vUART_Read+0xc0>)
 8000c82:	4817      	ldr	r0, [pc, #92]	@ (8000ce0 <vUART_Read+0xbc>)
 8000c84:	f002 f85a 	bl	8002d3c <HAL_UART_Transmit>
				read_state = MQTT;
 8000c88:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <vUART_Read+0xb0>)
 8000c8a:	2202      	movs	r2, #2
 8000c8c:	701a      	strb	r2, [r3, #0]
				break;
 8000c8e:	e01d      	b.n	8000ccc <vUART_Read+0xa8>

			case MQTT:
				read_Hreg(&MQTT_STA, read_TxFrame[2]);
 8000c90:	4916      	ldr	r1, [pc, #88]	@ (8000cec <vUART_Read+0xc8>)
 8000c92:	4817      	ldr	r0, [pc, #92]	@ (8000cf0 <vUART_Read+0xcc>)
 8000c94:	f7ff fcb9 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[2], len, RESPONSE_TIMEOUT);
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	b29a      	uxth	r2, r3
 8000c9c:	2314      	movs	r3, #20
 8000c9e:	4913      	ldr	r1, [pc, #76]	@ (8000cec <vUART_Read+0xc8>)
 8000ca0:	480f      	ldr	r0, [pc, #60]	@ (8000ce0 <vUART_Read+0xbc>)
 8000ca2:	f002 f84b 	bl	8002d3c <HAL_UART_Transmit>
				read_state = DRIVER;
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <vUART_Read+0xb0>)
 8000ca8:	2203      	movs	r2, #3
 8000caa:	701a      	strb	r2, [r3, #0]
				break;
 8000cac:	e00e      	b.n	8000ccc <vUART_Read+0xa8>

			case DRIVER:
				read_Hreg(&SERVO_DRIVER, read_TxFrame[3]);
 8000cae:	4911      	ldr	r1, [pc, #68]	@ (8000cf4 <vUART_Read+0xd0>)
 8000cb0:	4811      	ldr	r0, [pc, #68]	@ (8000cf8 <vUART_Read+0xd4>)
 8000cb2:	f7ff fcaa 	bl	800060a <read_Hreg>
				HAL_UART_Transmit(&huart1, read_TxFrame[3], len, RESPONSE_TIMEOUT);
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	2314      	movs	r3, #20
 8000cbc:	490d      	ldr	r1, [pc, #52]	@ (8000cf4 <vUART_Read+0xd0>)
 8000cbe:	4808      	ldr	r0, [pc, #32]	@ (8000ce0 <vUART_Read+0xbc>)
 8000cc0:	f002 f83c 	bl	8002d3c <HAL_UART_Transmit>
				read_state = CAR;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <vUART_Read+0xb0>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
				break;
 8000cca:	bf00      	nop
			}
		vTaskDelay(pdMS_TO_TICKS(10));
 8000ccc:	200a      	movs	r0, #10
 8000cce:	f004 faf9 	bl	80052c4 <vTaskDelay>
	  {
 8000cd2:	e7ab      	b.n	8000c2c <vUART_Read+0x8>
 8000cd4:	200005f9 	.word	0x200005f9
 8000cd8:	200001f8 	.word	0x200001f8
 8000cdc:	20000000 	.word	0x20000000
 8000ce0:	20000130 	.word	0x20000130
 8000ce4:	20000218 	.word	0x20000218
 8000ce8:	2000000c 	.word	0x2000000c
 8000cec:	20000238 	.word	0x20000238
 8000cf0:	20000018 	.word	0x20000018
 8000cf4:	20000258 	.word	0x20000258
 8000cf8:	20000024 	.word	0x20000024

08000cfc <vProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vProcess */
void vProcess(void *argument)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b094      	sub	sp, #80	@ 0x50
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint8_t hall_calling_DW[16];
  uint8_t car_transit[16];

  for(;;)
  {
	  uint16_t val = (read_RxFrame[2][5] << 8) | read_RxFrame[2][6];
 8000d04:	4ba6      	ldr	r3, [pc, #664]	@ (8000fa0 <vProcess+0x2a4>)
 8000d06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000d0a:	b21b      	sxth	r3, r3
 8000d0c:	021b      	lsls	r3, r3, #8
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	4ba3      	ldr	r3, [pc, #652]	@ (8000fa0 <vProcess+0x2a4>)
 8000d12:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	  hall_calling_UP[0] = (val & 0x0001) != 0;
 8000d20:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000d24:	f003 0301 	and.w	r3, r3, #1
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	bf14      	ite	ne
 8000d2c:	2301      	movne	r3, #1
 8000d2e:	2300      	moveq	r3, #0
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	  hall_calling_UP[1] = (val & 0x0002) != 0;
 8000d36:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000d3a:	f003 0302 	and.w	r3, r3, #2
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	bf14      	ite	ne
 8000d42:	2301      	movne	r3, #1
 8000d44:	2300      	moveq	r3, #0
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	  hall_calling_UP[2] = (val & 0x0004) != 0;
 8000d4c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000d50:	f003 0304 	and.w	r3, r3, #4
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	bf14      	ite	ne
 8000d58:	2301      	movne	r3, #1
 8000d5a:	2300      	moveq	r3, #0
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	  hall_calling_UP[3] = (val & 0x0008) != 0;
 8000d62:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000d66:	f003 0308 	and.w	r3, r3, #8
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	bf14      	ite	ne
 8000d6e:	2301      	movne	r3, #1
 8000d70:	2300      	moveq	r3, #0
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  hall_calling_UP[4] = (val & 0x0010) != 0;
 8000d78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000d7c:	f003 0310 	and.w	r3, r3, #16
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	bf14      	ite	ne
 8000d84:	2301      	movne	r3, #1
 8000d86:	2300      	moveq	r3, #0
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	  hall_calling_UP[5] = (val & 0x0020) != 0;
 8000d8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000d92:	f003 0320 	and.w	r3, r3, #32
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	bf14      	ite	ne
 8000d9a:	2301      	movne	r3, #1
 8000d9c:	2300      	moveq	r3, #0
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	  hall_calling_UP[6] = (val & 0x0040) != 0;
 8000da4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	bf14      	ite	ne
 8000db0:	2301      	movne	r3, #1
 8000db2:	2300      	moveq	r3, #0
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	  hall_calling_UP[7] = (val & 0x0080) != 0;
 8000dba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	bf14      	ite	ne
 8000dc6:	2301      	movne	r3, #1
 8000dc8:	2300      	moveq	r3, #0
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	  hall_calling_UP[8] = (val & 0x0100) != 0;
 8000dd0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	bf14      	ite	ne
 8000ddc:	2301      	movne	r3, #1
 8000dde:	2300      	moveq	r3, #0
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

	  val = (read_RxFrame[2][7] << 8) | read_RxFrame[2][8];
 8000de6:	4b6e      	ldr	r3, [pc, #440]	@ (8000fa0 <vProcess+0x2a4>)
 8000de8:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8000dec:	b21b      	sxth	r3, r3
 8000dee:	021b      	lsls	r3, r3, #8
 8000df0:	b21a      	sxth	r2, r3
 8000df2:	4b6b      	ldr	r3, [pc, #428]	@ (8000fa0 <vProcess+0x2a4>)
 8000df4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8000df8:	b21b      	sxth	r3, r3
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	  hall_calling_DW[0] = (val & 0x0001) != 0;
 8000e02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	bf14      	ite	ne
 8000e0e:	2301      	movne	r3, #1
 8000e10:	2300      	moveq	r3, #0
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	773b      	strb	r3, [r7, #28]
	  hall_calling_DW[1] = (val & 0x0002) != 0;
 8000e16:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	bf14      	ite	ne
 8000e22:	2301      	movne	r3, #1
 8000e24:	2300      	moveq	r3, #0
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	777b      	strb	r3, [r7, #29]
	  hall_calling_DW[2] = (val & 0x0004) != 0;
 8000e2a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e2e:	f003 0304 	and.w	r3, r3, #4
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	bf14      	ite	ne
 8000e36:	2301      	movne	r3, #1
 8000e38:	2300      	moveq	r3, #0
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	77bb      	strb	r3, [r7, #30]
	  hall_calling_DW[3] = (val & 0x0008) != 0;
 8000e3e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e42:	f003 0308 	and.w	r3, r3, #8
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	bf14      	ite	ne
 8000e4a:	2301      	movne	r3, #1
 8000e4c:	2300      	moveq	r3, #0
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	77fb      	strb	r3, [r7, #31]
	  hall_calling_DW[4] = (val & 0x0010) != 0;
 8000e52:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e56:	f003 0310 	and.w	r3, r3, #16
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	bf14      	ite	ne
 8000e5e:	2301      	movne	r3, #1
 8000e60:	2300      	moveq	r3, #0
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	f887 3020 	strb.w	r3, [r7, #32]
	  hall_calling_DW[5] = (val & 0x0020) != 0;
 8000e68:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e6c:	f003 0320 	and.w	r3, r3, #32
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	bf14      	ite	ne
 8000e74:	2301      	movne	r3, #1
 8000e76:	2300      	moveq	r3, #0
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	  hall_calling_DW[6] = (val & 0x0040) != 0;
 8000e7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	bf14      	ite	ne
 8000e8a:	2301      	movne	r3, #1
 8000e8c:	2300      	moveq	r3, #0
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	  hall_calling_DW[7] = (val & 0x0080) != 0;
 8000e94:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	bf14      	ite	ne
 8000ea0:	2301      	movne	r3, #1
 8000ea2:	2300      	moveq	r3, #0
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	  hall_calling_DW[8] = (val & 0x0100) != 0;
 8000eaa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	bf14      	ite	ne
 8000eb6:	2301      	movne	r3, #1
 8000eb8:	2300      	moveq	r3, #0
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	  val = (read_RxFrame[1][5] << 8) | read_RxFrame[1][6];
 8000ec0:	4b37      	ldr	r3, [pc, #220]	@ (8000fa0 <vProcess+0x2a4>)
 8000ec2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000ec6:	b21b      	sxth	r3, r3
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	b21a      	sxth	r2, r3
 8000ecc:	4b34      	ldr	r3, [pc, #208]	@ (8000fa0 <vProcess+0x2a4>)
 8000ece:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8000ed2:	b21b      	sxth	r3, r3
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	b21b      	sxth	r3, r3
 8000ed8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	  car_transit[0] = (val & 0x0001) != 0;
 8000edc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	bf14      	ite	ne
 8000ee8:	2301      	movne	r3, #1
 8000eea:	2300      	moveq	r3, #0
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	733b      	strb	r3, [r7, #12]
	  car_transit[1] = (val & 0x0002) != 0;
 8000ef0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000ef4:	f003 0302 	and.w	r3, r3, #2
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	bf14      	ite	ne
 8000efc:	2301      	movne	r3, #1
 8000efe:	2300      	moveq	r3, #0
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	737b      	strb	r3, [r7, #13]
	  car_transit[2] = (val & 0x0004) != 0;
 8000f04:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f08:	f003 0304 	and.w	r3, r3, #4
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	bf14      	ite	ne
 8000f10:	2301      	movne	r3, #1
 8000f12:	2300      	moveq	r3, #0
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	73bb      	strb	r3, [r7, #14]
	  car_transit[3] = (val & 0x0008) != 0;
 8000f18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f1c:	f003 0308 	and.w	r3, r3, #8
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	bf14      	ite	ne
 8000f24:	2301      	movne	r3, #1
 8000f26:	2300      	moveq	r3, #0
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	73fb      	strb	r3, [r7, #15]
	  car_transit[4] = (val & 0x0010) != 0;
 8000f2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f30:	f003 0310 	and.w	r3, r3, #16
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bf14      	ite	ne
 8000f38:	2301      	movne	r3, #1
 8000f3a:	2300      	moveq	r3, #0
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	743b      	strb	r3, [r7, #16]
	  car_transit[5] = (val & 0x0020) != 0;
 8000f40:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f44:	f003 0320 	and.w	r3, r3, #32
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	bf14      	ite	ne
 8000f4c:	2301      	movne	r3, #1
 8000f4e:	2300      	moveq	r3, #0
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	747b      	strb	r3, [r7, #17]
	  car_transit[6] = (val & 0x0040) != 0;
 8000f54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	bf14      	ite	ne
 8000f60:	2301      	movne	r3, #1
 8000f62:	2300      	moveq	r3, #0
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	74bb      	strb	r3, [r7, #18]
	  car_transit[7] = (val & 0x0080) != 0;
 8000f68:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	bf14      	ite	ne
 8000f74:	2301      	movne	r3, #1
 8000f76:	2300      	moveq	r3, #0
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	74fb      	strb	r3, [r7, #19]
	  car_transit[8] = (val & 0x0100) != 0;
 8000f7c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8000f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	bf14      	ite	ne
 8000f88:	2301      	movne	r3, #1
 8000f8a:	2300      	moveq	r3, #0
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	753b      	strb	r3, [r7, #20]


	  if(hall_calling_UP[0] == 1){
 8000f90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d124      	bne.n	8000fe2 <vProcess+0x2e6>
		 for(int i = 1; i<=8; i++){
 8000f98:	2301      	movs	r3, #1
 8000f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000f9c:	e01e      	b.n	8000fdc <vProcess+0x2e0>
 8000f9e:	bf00      	nop
 8000fa0:	200003f8 	.word	0x200003f8
			 if(hall_calling_UP[i] == 1){
 8000fa4:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d111      	bne.n	8000fd6 <vProcess+0x2da>
				 request.from = i;
 8000fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
				 request.dest = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
				 request.dir = UP;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
				 xQueueSend(xServe_QueueHandle, &request, (TickType_t)0);
 8000fc6:	4b32      	ldr	r3, [pc, #200]	@ (8001090 <vProcess+0x394>)
 8000fc8:	6818      	ldr	r0, [r3, #0]
 8000fca:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f003 faa1 	bl	8004518 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 8000fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fd8:	3301      	adds	r3, #1
 8000fda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fde:	2b08      	cmp	r3, #8
 8000fe0:	dde0      	ble.n	8000fa4 <vProcess+0x2a8>
			 }
		 }
	  }

	  if(hall_calling_DW[0] == 1){
 8000fe2:	7f3b      	ldrb	r3, [r7, #28]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d121      	bne.n	800102c <vProcess+0x330>
		 for(int i = 1; i<=8; i++){
 8000fe8:	2301      	movs	r3, #1
 8000fea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000fec:	e01b      	b.n	8001026 <vProcess+0x32a>
			 if(hall_calling_UP[i] == 1){
 8000fee:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ff4:	4413      	add	r3, r2
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d111      	bne.n	8001020 <vProcess+0x324>
				 request.from = i;
 8000ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
				 request.dest = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
				 request.dir = DOWN;
 800100a:	2301      	movs	r3, #1
 800100c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
				 xQueueSend(xServe_QueueHandle, &request, (TickType_t)0);
 8001010:	4b1f      	ldr	r3, [pc, #124]	@ (8001090 <vProcess+0x394>)
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001018:	2300      	movs	r3, #0
 800101a:	2200      	movs	r2, #0
 800101c:	f003 fa7c 	bl	8004518 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 8001020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001022:	3301      	adds	r3, #1
 8001024:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001026:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001028:	2b08      	cmp	r3, #8
 800102a:	dde0      	ble.n	8000fee <vProcess+0x2f2>
			 }
		 }
	  }

	  if(car_transit[0] == 1){
 800102c:	7b3b      	ldrb	r3, [r7, #12]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d12a      	bne.n	8001088 <vProcess+0x38c>
		 for(int i = 1; i<=8; i++){
 8001032:	2301      	movs	r3, #1
 8001034:	647b      	str	r3, [r7, #68]	@ 0x44
 8001036:	e024      	b.n	8001082 <vProcess+0x386>
			 if(hall_calling_UP[i] == 1){
 8001038:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800103c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d11a      	bne.n	800107c <vProcess+0x380>
				 request.from = car_pos;
 8001046:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <vProcess+0x398>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
				 request.dest = i;
 800104e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
				 request.dir = DIR(car_pos, i); //macro
 8001056:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <vProcess+0x398>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	461a      	mov	r2, r3
 800105c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800105e:	4293      	cmp	r3, r2
 8001060:	bfb4      	ite	lt
 8001062:	2301      	movlt	r3, #1
 8001064:	2300      	movge	r3, #0
 8001066:	b2db      	uxtb	r3, r3
 8001068:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
				 xQueueSend(xServe_QueueHandle, &request, (TickType_t)0);
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <vProcess+0x394>)
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001074:	2300      	movs	r3, #0
 8001076:	2200      	movs	r2, #0
 8001078:	f003 fa4e 	bl	8004518 <xQueueGenericSend>
		 for(int i = 1; i<=8; i++){
 800107c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800107e:	3301      	adds	r3, #1
 8001080:	647b      	str	r3, [r7, #68]	@ 0x44
 8001082:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001084:	2b08      	cmp	r3, #8
 8001086:	ddd7      	ble.n	8001038 <vProcess+0x33c>
		 }
	  }



	vTaskDelay(pdMS_TO_TICKS(10));
 8001088:	200a      	movs	r0, #10
 800108a:	f004 f91b 	bl	80052c4 <vTaskDelay>
  {
 800108e:	e639      	b.n	8000d04 <vProcess+0x8>
 8001090:	20000600 	.word	0x20000600
 8001094:	200005f8 	.word	0x200005f8

08001098 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a04      	ldr	r2, [pc, #16]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d101      	bne.n	80010ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80010aa:	f000 f9ff 	bl	80014ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40001000 	.word	0x40001000

080010bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
}
 80010c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <Error_Handler+0x8>

080010c8 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	460b      	mov	r3, r1
 80010d2:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 80010d4:	23ff      	movs	r3, #255	@ 0xff
 80010d6:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 80010d8:	23ff      	movs	r3, #255	@ 0xff
 80010da:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 80010dc:	e013      	b.n	8001106 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	1c5a      	adds	r2, r3, #1
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	781a      	ldrb	r2, [r3, #0]
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	4053      	eors	r3, r2
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 80010ee:	4a10      	ldr	r2, [pc, #64]	@ (8001130 <crc16+0x68>)
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	4413      	add	r3, r2
 80010f4:	781a      	ldrb	r2, [r3, #0]
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	4053      	eors	r3, r2
 80010fa:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 80010fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001134 <crc16+0x6c>)
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	4413      	add	r3, r2
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 8001106:	887b      	ldrh	r3, [r7, #2]
 8001108:	1e5a      	subs	r2, r3, #1
 800110a:	807a      	strh	r2, [r7, #2]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1e6      	bne.n	80010de <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	b21b      	sxth	r3, r3
 8001114:	021b      	lsls	r3, r3, #8
 8001116:	b21a      	sxth	r2, r3
 8001118:	7bbb      	ldrb	r3, [r7, #14]
 800111a:	b21b      	sxth	r3, r3
 800111c:	4313      	orrs	r3, r2
 800111e:	b21b      	sxth	r3, r3
 8001120:	b29b      	uxth	r3, r3
}
 8001122:	4618      	mov	r0, r3
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	08007234 	.word	0x08007234
 8001134:	08007334 	.word	0x08007334

08001138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	4b12      	ldr	r3, [pc, #72]	@ (800118c <HAL_MspInit+0x54>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001146:	4a11      	ldr	r2, [pc, #68]	@ (800118c <HAL_MspInit+0x54>)
 8001148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114c:	6453      	str	r3, [r2, #68]	@ 0x44
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_MspInit+0x54>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	603b      	str	r3, [r7, #0]
 800115e:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_MspInit+0x54>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_MspInit+0x54>)
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001168:	6413      	str	r3, [r2, #64]	@ 0x40
 800116a:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_MspInit+0x54>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	210f      	movs	r1, #15
 800117a:	f06f 0001 	mvn.w	r0, #1
 800117e:	f000 fa6d 	bl	800165c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023800 	.word	0x40023800

08001190 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08c      	sub	sp, #48	@ 0x30
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 031c 	add.w	r3, r7, #28
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a36      	ldr	r2, [pc, #216]	@ (8001288 <HAL_UART_MspInit+0xf8>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d135      	bne.n	800121e <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	61bb      	str	r3, [r7, #24]
 80011b6:	4b35      	ldr	r3, [pc, #212]	@ (800128c <HAL_UART_MspInit+0xfc>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	4a34      	ldr	r2, [pc, #208]	@ (800128c <HAL_UART_MspInit+0xfc>)
 80011bc:	f043 0310 	orr.w	r3, r3, #16
 80011c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011c2:	4b32      	ldr	r3, [pc, #200]	@ (800128c <HAL_UART_MspInit+0xfc>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	f003 0310 	and.w	r3, r3, #16
 80011ca:	61bb      	str	r3, [r7, #24]
 80011cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	4b2e      	ldr	r3, [pc, #184]	@ (800128c <HAL_UART_MspInit+0xfc>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a2d      	ldr	r2, [pc, #180]	@ (800128c <HAL_UART_MspInit+0xfc>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b2b      	ldr	r3, [pc, #172]	@ (800128c <HAL_UART_MspInit+0xfc>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80011ea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f8:	2303      	movs	r3, #3
 80011fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80011fc:	2307      	movs	r3, #7
 80011fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	4619      	mov	r1, r3
 8001206:	4822      	ldr	r0, [pc, #136]	@ (8001290 <HAL_UART_MspInit+0x100>)
 8001208:	f000 fae4 	bl	80017d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	2105      	movs	r1, #5
 8001210:	2025      	movs	r0, #37	@ 0x25
 8001212:	f000 fa23 	bl	800165c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001216:	2025      	movs	r0, #37	@ 0x25
 8001218:	f000 fa3c 	bl	8001694 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800121c:	e030      	b.n	8001280 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a1c      	ldr	r2, [pc, #112]	@ (8001294 <HAL_UART_MspInit+0x104>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d12b      	bne.n	8001280 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001228:	2300      	movs	r3, #0
 800122a:	613b      	str	r3, [r7, #16]
 800122c:	4b17      	ldr	r3, [pc, #92]	@ (800128c <HAL_UART_MspInit+0xfc>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	4a16      	ldr	r2, [pc, #88]	@ (800128c <HAL_UART_MspInit+0xfc>)
 8001232:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001236:	6413      	str	r3, [r2, #64]	@ 0x40
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <HAL_UART_MspInit+0xfc>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001240:	613b      	str	r3, [r7, #16]
 8001242:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	4b10      	ldr	r3, [pc, #64]	@ (800128c <HAL_UART_MspInit+0xfc>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	4a0f      	ldr	r2, [pc, #60]	@ (800128c <HAL_UART_MspInit+0xfc>)
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	6313      	str	r3, [r2, #48]	@ 0x30
 8001254:	4b0d      	ldr	r3, [pc, #52]	@ (800128c <HAL_UART_MspInit+0xfc>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001258:	f003 0301 	and.w	r3, r3, #1
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001260:	230c      	movs	r3, #12
 8001262:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126c:	2303      	movs	r3, #3
 800126e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001270:	2307      	movs	r3, #7
 8001272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4619      	mov	r1, r3
 800127a:	4805      	ldr	r0, [pc, #20]	@ (8001290 <HAL_UART_MspInit+0x100>)
 800127c:	f000 faaa 	bl	80017d4 <HAL_GPIO_Init>
}
 8001280:	bf00      	nop
 8001282:	3730      	adds	r7, #48	@ 0x30
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40011000 	.word	0x40011000
 800128c:	40023800 	.word	0x40023800
 8001290:	40020000 	.word	0x40020000
 8001294:	40004400 	.word	0x40004400

08001298 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08e      	sub	sp, #56	@ 0x38
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	4b33      	ldr	r3, [pc, #204]	@ (800137c <HAL_InitTick+0xe4>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b0:	4a32      	ldr	r2, [pc, #200]	@ (800137c <HAL_InitTick+0xe4>)
 80012b2:	f043 0310 	orr.w	r3, r3, #16
 80012b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012b8:	4b30      	ldr	r3, [pc, #192]	@ (800137c <HAL_InitTick+0xe4>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	f003 0310 	and.w	r3, r3, #16
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012c4:	f107 0210 	add.w	r2, r7, #16
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	4611      	mov	r1, r2
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fd48 	bl	8001d64 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80012d4:	6a3b      	ldr	r3, [r7, #32]
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80012d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d103      	bne.n	80012e6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012de:	f000 fd19 	bl	8001d14 <HAL_RCC_GetPCLK1Freq>
 80012e2:	6378      	str	r0, [r7, #52]	@ 0x34
 80012e4:	e004      	b.n	80012f0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80012e6:	f000 fd15 	bl	8001d14 <HAL_RCC_GetPCLK1Freq>
 80012ea:	4603      	mov	r3, r0
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012f2:	4a23      	ldr	r2, [pc, #140]	@ (8001380 <HAL_InitTick+0xe8>)
 80012f4:	fba2 2303 	umull	r2, r3, r2, r3
 80012f8:	0c9b      	lsrs	r3, r3, #18
 80012fa:	3b01      	subs	r3, #1
 80012fc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80012fe:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <HAL_InitTick+0xec>)
 8001300:	4a21      	ldr	r2, [pc, #132]	@ (8001388 <HAL_InitTick+0xf0>)
 8001302:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001304:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <HAL_InitTick+0xec>)
 8001306:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800130a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800130c:	4a1d      	ldr	r2, [pc, #116]	@ (8001384 <HAL_InitTick+0xec>)
 800130e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001310:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001312:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <HAL_InitTick+0xec>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b1a      	ldr	r3, [pc, #104]	@ (8001384 <HAL_InitTick+0xec>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131e:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_InitTick+0xec>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001324:	4817      	ldr	r0, [pc, #92]	@ (8001384 <HAL_InitTick+0xec>)
 8001326:	f001 fa1d 	bl	8002764 <HAL_TIM_Base_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001330:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001334:	2b00      	cmp	r3, #0
 8001336:	d11b      	bne.n	8001370 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001338:	4812      	ldr	r0, [pc, #72]	@ (8001384 <HAL_InitTick+0xec>)
 800133a:	f001 fa6d 	bl	8002818 <HAL_TIM_Base_Start_IT>
 800133e:	4603      	mov	r3, r0
 8001340:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001344:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001348:	2b00      	cmp	r3, #0
 800134a:	d111      	bne.n	8001370 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800134c:	2036      	movs	r0, #54	@ 0x36
 800134e:	f000 f9a1 	bl	8001694 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2b0f      	cmp	r3, #15
 8001356:	d808      	bhi.n	800136a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001358:	2200      	movs	r2, #0
 800135a:	6879      	ldr	r1, [r7, #4]
 800135c:	2036      	movs	r0, #54	@ 0x36
 800135e:	f000 f97d 	bl	800165c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001362:	4a0a      	ldr	r2, [pc, #40]	@ (800138c <HAL_InitTick+0xf4>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	e002      	b.n	8001370 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001370:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001374:	4618      	mov	r0, r3
 8001376:	3738      	adds	r7, #56	@ 0x38
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40023800 	.word	0x40023800
 8001380:	431bde83 	.word	0x431bde83
 8001384:	2000060c 	.word	0x2000060c
 8001388:	40001000 	.word	0x40001000
 800138c:	20000034 	.word	0x20000034

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <USART1_IRQHandler+0x10>)
 80013ce:	f001 fd9d 	bl	8002f0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000130 	.word	0x20000130

080013dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013e0:	4802      	ldr	r0, [pc, #8]	@ (80013ec <TIM6_DAC_IRQHandler+0x10>)
 80013e2:	f001 fa89 	bl	80028f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2000060c 	.word	0x2000060c

080013f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <SystemInit+0x20>)
 80013f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013fa:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <SystemInit+0x20>)
 80013fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001400:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001414:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800144c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001418:	f7ff ffea 	bl	80013f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800141c:	480c      	ldr	r0, [pc, #48]	@ (8001450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800141e:	490d      	ldr	r1, [pc, #52]	@ (8001454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001420:	4a0d      	ldr	r2, [pc, #52]	@ (8001458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001424:	e002      	b.n	800142c <LoopCopyDataInit>

08001426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142a:	3304      	adds	r3, #4

0800142c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800142c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001430:	d3f9      	bcc.n	8001426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001432:	4a0a      	ldr	r2, [pc, #40]	@ (800145c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001434:	4c0a      	ldr	r4, [pc, #40]	@ (8001460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001438:	e001      	b.n	800143e <LoopFillZerobss>

0800143a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800143c:	3204      	adds	r2, #4

0800143e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001440:	d3fb      	bcc.n	800143a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001442:	f005 fdbf 	bl	8006fc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001446:	f7ff f999 	bl	800077c <main>
  bx  lr    
 800144a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800144c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001454:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001458:	0800745c 	.word	0x0800745c
  ldr r2, =_sbss
 800145c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001460:	20005180 	.word	0x20005180

08001464 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001464:	e7fe      	b.n	8001464 <ADC_IRQHandler>
	...

08001468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800146c:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <HAL_Init+0x40>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <HAL_Init+0x40>)
 8001472:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001476:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001478:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <HAL_Init+0x40>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a0a      	ldr	r2, [pc, #40]	@ (80014a8 <HAL_Init+0x40>)
 800147e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001482:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <HAL_Init+0x40>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a07      	ldr	r2, [pc, #28]	@ (80014a8 <HAL_Init+0x40>)
 800148a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800148e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001490:	2003      	movs	r0, #3
 8001492:	f000 f8d8 	bl	8001646 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001496:	200f      	movs	r0, #15
 8001498:	f7ff fefe 	bl	8001298 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800149c:	f7ff fe4c 	bl	8001138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40023c00 	.word	0x40023c00

080014ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <HAL_IncTick+0x20>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_IncTick+0x24>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4413      	add	r3, r2
 80014bc:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <HAL_IncTick+0x24>)
 80014be:	6013      	str	r3, [r2, #0]
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20000038 	.word	0x20000038
 80014d0:	20000654 	.word	0x20000654

080014d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return uwTick;
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_GetTick+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000654 	.word	0x20000654

080014ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001508:	4013      	ands	r3, r2
 800150a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001514:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800151c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800151e:	4a04      	ldr	r2, [pc, #16]	@ (8001530 <__NVIC_SetPriorityGrouping+0x44>)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	60d3      	str	r3, [r2, #12]
}
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001538:	4b04      	ldr	r3, [pc, #16]	@ (800154c <__NVIC_GetPriorityGrouping+0x18>)
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	0a1b      	lsrs	r3, r3, #8
 800153e:	f003 0307 	and.w	r3, r3, #7
}
 8001542:	4618      	mov	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	e000ed00 	.word	0xe000ed00

08001550 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	2b00      	cmp	r3, #0
 8001560:	db0b      	blt.n	800157a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	f003 021f 	and.w	r2, r3, #31
 8001568:	4907      	ldr	r1, [pc, #28]	@ (8001588 <__NVIC_EnableIRQ+0x38>)
 800156a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156e:	095b      	lsrs	r3, r3, #5
 8001570:	2001      	movs	r0, #1
 8001572:	fa00 f202 	lsl.w	r2, r0, r2
 8001576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	e000e100 	.word	0xe000e100

0800158c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	6039      	str	r1, [r7, #0]
 8001596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159c:	2b00      	cmp	r3, #0
 800159e:	db0a      	blt.n	80015b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	490c      	ldr	r1, [pc, #48]	@ (80015d8 <__NVIC_SetPriority+0x4c>)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	0112      	lsls	r2, r2, #4
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	440b      	add	r3, r1
 80015b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015b4:	e00a      	b.n	80015cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4908      	ldr	r1, [pc, #32]	@ (80015dc <__NVIC_SetPriority+0x50>)
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	f003 030f 	and.w	r3, r3, #15
 80015c2:	3b04      	subs	r3, #4
 80015c4:	0112      	lsls	r2, r2, #4
 80015c6:	b2d2      	uxtb	r2, r2
 80015c8:	440b      	add	r3, r1
 80015ca:	761a      	strb	r2, [r3, #24]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000e100 	.word	0xe000e100
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b089      	sub	sp, #36	@ 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f003 0307 	and.w	r3, r3, #7
 80015f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	f1c3 0307 	rsb	r3, r3, #7
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	bf28      	it	cs
 80015fe:	2304      	movcs	r3, #4
 8001600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	3304      	adds	r3, #4
 8001606:	2b06      	cmp	r3, #6
 8001608:	d902      	bls.n	8001610 <NVIC_EncodePriority+0x30>
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	3b03      	subs	r3, #3
 800160e:	e000      	b.n	8001612 <NVIC_EncodePriority+0x32>
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	f04f 32ff 	mov.w	r2, #4294967295
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	43da      	mvns	r2, r3
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	401a      	ands	r2, r3
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001628:	f04f 31ff 	mov.w	r1, #4294967295
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	43d9      	mvns	r1, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001638:	4313      	orrs	r3, r2
         );
}
 800163a:	4618      	mov	r0, r3
 800163c:	3724      	adds	r7, #36	@ 0x24
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	b082      	sub	sp, #8
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ff4c 	bl	80014ec <__NVIC_SetPriorityGrouping>
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800166e:	f7ff ff61 	bl	8001534 <__NVIC_GetPriorityGrouping>
 8001672:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	68b9      	ldr	r1, [r7, #8]
 8001678:	6978      	ldr	r0, [r7, #20]
 800167a:	f7ff ffb1 	bl	80015e0 <NVIC_EncodePriority>
 800167e:	4602      	mov	r2, r0
 8001680:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ff80 	bl	800158c <__NVIC_SetPriority>
}
 800168c:	bf00      	nop
 800168e:	3718      	adds	r7, #24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ff54 	bl	8001550 <__NVIC_EnableIRQ>
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016be:	f7ff ff09 	bl	80014d4 <HAL_GetTick>
 80016c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d008      	beq.n	80016e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2280      	movs	r2, #128	@ 0x80
 80016d4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e052      	b.n	8001788 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f022 0216 	bic.w	r2, r2, #22
 80016f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	695a      	ldr	r2, [r3, #20]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001700:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	2b00      	cmp	r3, #0
 8001708:	d103      	bne.n	8001712 <HAL_DMA_Abort+0x62>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800170e:	2b00      	cmp	r3, #0
 8001710:	d007      	beq.n	8001722 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 0208 	bic.w	r2, r2, #8
 8001720:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f022 0201 	bic.w	r2, r2, #1
 8001730:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001732:	e013      	b.n	800175c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001734:	f7ff fece 	bl	80014d4 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b05      	cmp	r3, #5
 8001740:	d90c      	bls.n	800175c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2220      	movs	r2, #32
 8001746:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2203      	movs	r2, #3
 800174c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e015      	b.n	8001788 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1e4      	bne.n	8001734 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800176e:	223f      	movs	r2, #63	@ 0x3f
 8001770:	409a      	lsls	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d004      	beq.n	80017ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2280      	movs	r2, #128	@ 0x80
 80017a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00c      	b.n	80017c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2205      	movs	r2, #5
 80017b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f022 0201 	bic.w	r2, r2, #1
 80017c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b089      	sub	sp, #36	@ 0x24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017e2:	2300      	movs	r3, #0
 80017e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
 80017ee:	e165      	b.n	8001abc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017f0:	2201      	movs	r2, #1
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	4013      	ands	r3, r2
 8001802:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	429a      	cmp	r2, r3
 800180a:	f040 8154 	bne.w	8001ab6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f003 0303 	and.w	r3, r3, #3
 8001816:	2b01      	cmp	r3, #1
 8001818:	d005      	beq.n	8001826 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001822:	2b02      	cmp	r3, #2
 8001824:	d130      	bne.n	8001888 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	2203      	movs	r2, #3
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	4013      	ands	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	69ba      	ldr	r2, [r7, #24]
 800184c:	4313      	orrs	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800185c:	2201      	movs	r2, #1
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	091b      	lsrs	r3, r3, #4
 8001872:	f003 0201 	and.w	r2, r3, #1
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4313      	orrs	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b03      	cmp	r3, #3
 8001892:	d017      	beq.n	80018c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	2203      	movs	r2, #3
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d123      	bne.n	8001918 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	08da      	lsrs	r2, r3, #3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3208      	adds	r2, #8
 80018d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f003 0307 	and.w	r3, r3, #7
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	220f      	movs	r2, #15
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	691a      	ldr	r2, [r3, #16]
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	4313      	orrs	r3, r2
 8001908:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	08da      	lsrs	r2, r3, #3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3208      	adds	r2, #8
 8001912:	69b9      	ldr	r1, [r7, #24]
 8001914:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	2203      	movs	r2, #3
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f003 0203 	and.w	r2, r3, #3
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 80ae 	beq.w	8001ab6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ad4 <HAL_GPIO_Init+0x300>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	4a5c      	ldr	r2, [pc, #368]	@ (8001ad4 <HAL_GPIO_Init+0x300>)
 8001964:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001968:	6453      	str	r3, [r2, #68]	@ 0x44
 800196a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ad4 <HAL_GPIO_Init+0x300>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001976:	4a58      	ldr	r2, [pc, #352]	@ (8001ad8 <HAL_GPIO_Init+0x304>)
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	089b      	lsrs	r3, r3, #2
 800197c:	3302      	adds	r3, #2
 800197e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001982:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	220f      	movs	r2, #15
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	43db      	mvns	r3, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4013      	ands	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a4f      	ldr	r2, [pc, #316]	@ (8001adc <HAL_GPIO_Init+0x308>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d025      	beq.n	80019ee <HAL_GPIO_Init+0x21a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4e      	ldr	r2, [pc, #312]	@ (8001ae0 <HAL_GPIO_Init+0x30c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d01f      	beq.n	80019ea <HAL_GPIO_Init+0x216>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a4d      	ldr	r2, [pc, #308]	@ (8001ae4 <HAL_GPIO_Init+0x310>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d019      	beq.n	80019e6 <HAL_GPIO_Init+0x212>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae8 <HAL_GPIO_Init+0x314>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d013      	beq.n	80019e2 <HAL_GPIO_Init+0x20e>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a4b      	ldr	r2, [pc, #300]	@ (8001aec <HAL_GPIO_Init+0x318>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d00d      	beq.n	80019de <HAL_GPIO_Init+0x20a>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a4a      	ldr	r2, [pc, #296]	@ (8001af0 <HAL_GPIO_Init+0x31c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d007      	beq.n	80019da <HAL_GPIO_Init+0x206>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a49      	ldr	r2, [pc, #292]	@ (8001af4 <HAL_GPIO_Init+0x320>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d101      	bne.n	80019d6 <HAL_GPIO_Init+0x202>
 80019d2:	2306      	movs	r3, #6
 80019d4:	e00c      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019d6:	2307      	movs	r3, #7
 80019d8:	e00a      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019da:	2305      	movs	r3, #5
 80019dc:	e008      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019de:	2304      	movs	r3, #4
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019e2:	2303      	movs	r3, #3
 80019e4:	e004      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e002      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019ea:	2301      	movs	r3, #1
 80019ec:	e000      	b.n	80019f0 <HAL_GPIO_Init+0x21c>
 80019ee:	2300      	movs	r3, #0
 80019f0:	69fa      	ldr	r2, [r7, #28]
 80019f2:	f002 0203 	and.w	r2, r2, #3
 80019f6:	0092      	lsls	r2, r2, #2
 80019f8:	4093      	lsls	r3, r2
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a00:	4935      	ldr	r1, [pc, #212]	@ (8001ad8 <HAL_GPIO_Init+0x304>)
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	3302      	adds	r3, #2
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	43db      	mvns	r3, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a32:	4a31      	ldr	r2, [pc, #196]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a38:	4b2f      	ldr	r3, [pc, #188]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4013      	ands	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a5c:	4a26      	ldr	r2, [pc, #152]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a62:	4b25      	ldr	r3, [pc, #148]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d003      	beq.n	8001a86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a86:	4a1c      	ldr	r2, [pc, #112]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d003      	beq.n	8001ab0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ab0:	4a11      	ldr	r2, [pc, #68]	@ (8001af8 <HAL_GPIO_Init+0x324>)
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	2b0f      	cmp	r3, #15
 8001ac0:	f67f ae96 	bls.w	80017f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	3724      	adds	r7, #36	@ 0x24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40013800 	.word	0x40013800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020c00 	.word	0x40020c00
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40021400 	.word	0x40021400
 8001af4:	40021800 	.word	0x40021800
 8001af8:	40013c00 	.word	0x40013c00

08001afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	460b      	mov	r3, r1
 8001b06:	807b      	strh	r3, [r7, #2]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b0c:	787b      	ldrb	r3, [r7, #1]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b12:	887a      	ldrh	r2, [r7, #2]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b18:	e003      	b.n	8001b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b1a:	887b      	ldrh	r3, [r7, #2]
 8001b1c:	041a      	lsls	r2, r3, #16
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	619a      	str	r2, [r3, #24]
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0cc      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b44:	4b68      	ldr	r3, [pc, #416]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 030f 	and.w	r3, r3, #15
 8001b4c:	683a      	ldr	r2, [r7, #0]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d90c      	bls.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b52:	4b65      	ldr	r3, [pc, #404]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5a:	4b63      	ldr	r3, [pc, #396]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	683a      	ldr	r2, [r7, #0]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0b8      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d020      	beq.n	8001bba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b84:	4b59      	ldr	r3, [pc, #356]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	4a58      	ldr	r2, [pc, #352]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0308 	and.w	r3, r3, #8
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b9c:	4b53      	ldr	r3, [pc, #332]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	4a52      	ldr	r2, [pc, #328]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ba6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba8:	4b50      	ldr	r3, [pc, #320]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	494d      	ldr	r1, [pc, #308]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d044      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d107      	bne.n	8001bde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b47      	ldr	r3, [pc, #284]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d119      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e07f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d003      	beq.n	8001bee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d107      	bne.n	8001bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bee:	4b3f      	ldr	r3, [pc, #252]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d109      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e067      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c0e:	4b37      	ldr	r3, [pc, #220]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f023 0203 	bic.w	r2, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	4934      	ldr	r1, [pc, #208]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c20:	f7ff fc58 	bl	80014d4 <HAL_GetTick>
 8001c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c26:	e00a      	b.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c28:	f7ff fc54 	bl	80014d4 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e04f      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 020c 	and.w	r2, r3, #12
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d1eb      	bne.n	8001c28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c50:	4b25      	ldr	r3, [pc, #148]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 030f 	and.w	r3, r3, #15
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d20c      	bcs.n	8001c78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c66:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <HAL_RCC_ClockConfig+0x1b8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e032      	b.n	8001cde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d008      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c84:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	4916      	ldr	r1, [pc, #88]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d009      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca2:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	490e      	ldr	r1, [pc, #56]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cb6:	f000 f887 	bl	8001dc8 <HAL_RCC_GetSysClockFreq>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001cec <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	091b      	lsrs	r3, r3, #4
 8001cc2:	f003 030f 	and.w	r3, r3, #15
 8001cc6:	490a      	ldr	r1, [pc, #40]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc8:	5ccb      	ldrb	r3, [r1, r3]
 8001cca:	fa22 f303 	lsr.w	r3, r2, r3
 8001cce:	4a09      	ldr	r2, [pc, #36]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fade 	bl	8001298 <HAL_InitTick>

  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40023c00 	.word	0x40023c00
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	08007434 	.word	0x08007434
 8001cf4:	20000030 	.word	0x20000030
 8001cf8:	20000034 	.word	0x20000034

08001cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d00:	4b03      	ldr	r3, [pc, #12]	@ (8001d10 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d02:	681b      	ldr	r3, [r3, #0]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	20000030 	.word	0x20000030

08001d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d18:	f7ff fff0 	bl	8001cfc <HAL_RCC_GetHCLKFreq>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	0a9b      	lsrs	r3, r3, #10
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	4903      	ldr	r1, [pc, #12]	@ (8001d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d2a:	5ccb      	ldrb	r3, [r1, r3]
 8001d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40023800 	.word	0x40023800
 8001d38:	08007444 	.word	0x08007444

08001d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d40:	f7ff ffdc 	bl	8001cfc <HAL_RCC_GetHCLKFreq>
 8001d44:	4602      	mov	r2, r0
 8001d46:	4b05      	ldr	r3, [pc, #20]	@ (8001d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	0b5b      	lsrs	r3, r3, #13
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	4903      	ldr	r1, [pc, #12]	@ (8001d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d52:	5ccb      	ldrb	r3, [r1, r3]
 8001d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	08007444 	.word	0x08007444

08001d64 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	220f      	movs	r2, #15
 8001d72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d74:	4b12      	ldr	r3, [pc, #72]	@ (8001dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f003 0203 	and.w	r2, r3, #3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d80:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d98:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <HAL_RCC_GetClockConfig+0x5c>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	08db      	lsrs	r3, r3, #3
 8001d9e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001da6:	4b07      	ldr	r3, [pc, #28]	@ (8001dc4 <HAL_RCC_GetClockConfig+0x60>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 020f 	and.w	r2, r3, #15
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	601a      	str	r2, [r3, #0]
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40023c00 	.word	0x40023c00

08001dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001dcc:	b0ae      	sub	sp, #184	@ 0xb8
 8001dce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dee:	4bcb      	ldr	r3, [pc, #812]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b0c      	cmp	r3, #12
 8001df8:	f200 8206 	bhi.w	8002208 <HAL_RCC_GetSysClockFreq+0x440>
 8001dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e39 	.word	0x08001e39
 8001e08:	08002209 	.word	0x08002209
 8001e0c:	08002209 	.word	0x08002209
 8001e10:	08002209 	.word	0x08002209
 8001e14:	08001e41 	.word	0x08001e41
 8001e18:	08002209 	.word	0x08002209
 8001e1c:	08002209 	.word	0x08002209
 8001e20:	08002209 	.word	0x08002209
 8001e24:	08001e49 	.word	0x08001e49
 8001e28:	08002209 	.word	0x08002209
 8001e2c:	08002209 	.word	0x08002209
 8001e30:	08002209 	.word	0x08002209
 8001e34:	08002039 	.word	0x08002039
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e38:	4bb9      	ldr	r3, [pc, #740]	@ (8002120 <HAL_RCC_GetSysClockFreq+0x358>)
 8001e3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e3e:	e1e7      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e40:	4bb8      	ldr	r3, [pc, #736]	@ (8002124 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e46:	e1e3      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e48:	4bb4      	ldr	r3, [pc, #720]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e54:	4bb1      	ldr	r3, [pc, #708]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d071      	beq.n	8001f44 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e60:	4bae      	ldr	r3, [pc, #696]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	099b      	lsrs	r3, r3, #6
 8001e66:	2200      	movs	r2, #0
 8001e68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e6c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001e70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001e82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001e86:	4622      	mov	r2, r4
 8001e88:	462b      	mov	r3, r5
 8001e8a:	f04f 0000 	mov.w	r0, #0
 8001e8e:	f04f 0100 	mov.w	r1, #0
 8001e92:	0159      	lsls	r1, r3, #5
 8001e94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e98:	0150      	lsls	r0, r2, #5
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4621      	mov	r1, r4
 8001ea0:	1a51      	subs	r1, r2, r1
 8001ea2:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ea4:	4629      	mov	r1, r5
 8001ea6:	eb63 0301 	sbc.w	r3, r3, r1
 8001eaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	f04f 0300 	mov.w	r3, #0
 8001eb4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001eb8:	4649      	mov	r1, r9
 8001eba:	018b      	lsls	r3, r1, #6
 8001ebc:	4641      	mov	r1, r8
 8001ebe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ec2:	4641      	mov	r1, r8
 8001ec4:	018a      	lsls	r2, r1, #6
 8001ec6:	4641      	mov	r1, r8
 8001ec8:	1a51      	subs	r1, r2, r1
 8001eca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001ecc:	4649      	mov	r1, r9
 8001ece:	eb63 0301 	sbc.w	r3, r3, r1
 8001ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001ee0:	4649      	mov	r1, r9
 8001ee2:	00cb      	lsls	r3, r1, #3
 8001ee4:	4641      	mov	r1, r8
 8001ee6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001eea:	4641      	mov	r1, r8
 8001eec:	00ca      	lsls	r2, r1, #3
 8001eee:	4610      	mov	r0, r2
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4622      	mov	r2, r4
 8001ef6:	189b      	adds	r3, r3, r2
 8001ef8:	633b      	str	r3, [r7, #48]	@ 0x30
 8001efa:	462b      	mov	r3, r5
 8001efc:	460a      	mov	r2, r1
 8001efe:	eb42 0303 	adc.w	r3, r2, r3
 8001f02:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	f04f 0300 	mov.w	r3, #0
 8001f0c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001f10:	4629      	mov	r1, r5
 8001f12:	024b      	lsls	r3, r1, #9
 8001f14:	4621      	mov	r1, r4
 8001f16:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f1a:	4621      	mov	r1, r4
 8001f1c:	024a      	lsls	r2, r1, #9
 8001f1e:	4610      	mov	r0, r2
 8001f20:	4619      	mov	r1, r3
 8001f22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f26:	2200      	movs	r2, #0
 8001f28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f30:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f34:	f7fe f96c 	bl	8000210 <__aeabi_uldivmod>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f42:	e067      	b.n	8002014 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f44:	4b75      	ldr	r3, [pc, #468]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	099b      	lsrs	r3, r3, #6
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f50:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f5e:	2300      	movs	r3, #0
 8001f60:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f62:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001f66:	4622      	mov	r2, r4
 8001f68:	462b      	mov	r3, r5
 8001f6a:	f04f 0000 	mov.w	r0, #0
 8001f6e:	f04f 0100 	mov.w	r1, #0
 8001f72:	0159      	lsls	r1, r3, #5
 8001f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f78:	0150      	lsls	r0, r2, #5
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4621      	mov	r1, r4
 8001f80:	1a51      	subs	r1, r2, r1
 8001f82:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001f84:	4629      	mov	r1, r5
 8001f86:	eb63 0301 	sbc.w	r3, r3, r1
 8001f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f8c:	f04f 0200 	mov.w	r2, #0
 8001f90:	f04f 0300 	mov.w	r3, #0
 8001f94:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001f98:	4649      	mov	r1, r9
 8001f9a:	018b      	lsls	r3, r1, #6
 8001f9c:	4641      	mov	r1, r8
 8001f9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fa2:	4641      	mov	r1, r8
 8001fa4:	018a      	lsls	r2, r1, #6
 8001fa6:	4641      	mov	r1, r8
 8001fa8:	ebb2 0a01 	subs.w	sl, r2, r1
 8001fac:	4649      	mov	r1, r9
 8001fae:	eb63 0b01 	sbc.w	fp, r3, r1
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	f04f 0300 	mov.w	r3, #0
 8001fba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fbe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fc6:	4692      	mov	sl, r2
 8001fc8:	469b      	mov	fp, r3
 8001fca:	4623      	mov	r3, r4
 8001fcc:	eb1a 0303 	adds.w	r3, sl, r3
 8001fd0:	623b      	str	r3, [r7, #32]
 8001fd2:	462b      	mov	r3, r5
 8001fd4:	eb4b 0303 	adc.w	r3, fp, r3
 8001fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	f04f 0300 	mov.w	r3, #0
 8001fe2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	028b      	lsls	r3, r1, #10
 8001fea:	4621      	mov	r1, r4
 8001fec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ff0:	4621      	mov	r1, r4
 8001ff2:	028a      	lsls	r2, r1, #10
 8001ff4:	4610      	mov	r0, r2
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	673b      	str	r3, [r7, #112]	@ 0x70
 8002000:	677a      	str	r2, [r7, #116]	@ 0x74
 8002002:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002006:	f7fe f903 	bl	8000210 <__aeabi_uldivmod>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4613      	mov	r3, r2
 8002010:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002014:	4b41      	ldr	r3, [pc, #260]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	0c1b      	lsrs	r3, r3, #16
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	3301      	adds	r3, #1
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002026:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800202a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800202e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002032:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002036:	e0eb      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002038:	4b38      	ldr	r3, [pc, #224]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002044:	4b35      	ldr	r3, [pc, #212]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d06b      	beq.n	8002128 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002050:	4b32      	ldr	r3, [pc, #200]	@ (800211c <HAL_RCC_GetSysClockFreq+0x354>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	099b      	lsrs	r3, r3, #6
 8002056:	2200      	movs	r2, #0
 8002058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800205a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800205c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800205e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002062:	663b      	str	r3, [r7, #96]	@ 0x60
 8002064:	2300      	movs	r3, #0
 8002066:	667b      	str	r3, [r7, #100]	@ 0x64
 8002068:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800206c:	4622      	mov	r2, r4
 800206e:	462b      	mov	r3, r5
 8002070:	f04f 0000 	mov.w	r0, #0
 8002074:	f04f 0100 	mov.w	r1, #0
 8002078:	0159      	lsls	r1, r3, #5
 800207a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800207e:	0150      	lsls	r0, r2, #5
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4621      	mov	r1, r4
 8002086:	1a51      	subs	r1, r2, r1
 8002088:	61b9      	str	r1, [r7, #24]
 800208a:	4629      	mov	r1, r5
 800208c:	eb63 0301 	sbc.w	r3, r3, r1
 8002090:	61fb      	str	r3, [r7, #28]
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	f04f 0300 	mov.w	r3, #0
 800209a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800209e:	4659      	mov	r1, fp
 80020a0:	018b      	lsls	r3, r1, #6
 80020a2:	4651      	mov	r1, sl
 80020a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020a8:	4651      	mov	r1, sl
 80020aa:	018a      	lsls	r2, r1, #6
 80020ac:	4651      	mov	r1, sl
 80020ae:	ebb2 0801 	subs.w	r8, r2, r1
 80020b2:	4659      	mov	r1, fp
 80020b4:	eb63 0901 	sbc.w	r9, r3, r1
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	f04f 0300 	mov.w	r3, #0
 80020c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020cc:	4690      	mov	r8, r2
 80020ce:	4699      	mov	r9, r3
 80020d0:	4623      	mov	r3, r4
 80020d2:	eb18 0303 	adds.w	r3, r8, r3
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	462b      	mov	r3, r5
 80020da:	eb49 0303 	adc.w	r3, r9, r3
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	f04f 0300 	mov.w	r3, #0
 80020e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80020ec:	4629      	mov	r1, r5
 80020ee:	024b      	lsls	r3, r1, #9
 80020f0:	4621      	mov	r1, r4
 80020f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80020f6:	4621      	mov	r1, r4
 80020f8:	024a      	lsls	r2, r1, #9
 80020fa:	4610      	mov	r0, r2
 80020fc:	4619      	mov	r1, r3
 80020fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002102:	2200      	movs	r2, #0
 8002104:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002106:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002108:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800210c:	f7fe f880 	bl	8000210 <__aeabi_uldivmod>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4613      	mov	r3, r2
 8002116:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800211a:	e065      	b.n	80021e8 <HAL_RCC_GetSysClockFreq+0x420>
 800211c:	40023800 	.word	0x40023800
 8002120:	00f42400 	.word	0x00f42400
 8002124:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002128:	4b3d      	ldr	r3, [pc, #244]	@ (8002220 <HAL_RCC_GetSysClockFreq+0x458>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	099b      	lsrs	r3, r3, #6
 800212e:	2200      	movs	r2, #0
 8002130:	4618      	mov	r0, r3
 8002132:	4611      	mov	r1, r2
 8002134:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002138:	653b      	str	r3, [r7, #80]	@ 0x50
 800213a:	2300      	movs	r3, #0
 800213c:	657b      	str	r3, [r7, #84]	@ 0x54
 800213e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002142:	4642      	mov	r2, r8
 8002144:	464b      	mov	r3, r9
 8002146:	f04f 0000 	mov.w	r0, #0
 800214a:	f04f 0100 	mov.w	r1, #0
 800214e:	0159      	lsls	r1, r3, #5
 8002150:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002154:	0150      	lsls	r0, r2, #5
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4641      	mov	r1, r8
 800215c:	1a51      	subs	r1, r2, r1
 800215e:	60b9      	str	r1, [r7, #8]
 8002160:	4649      	mov	r1, r9
 8002162:	eb63 0301 	sbc.w	r3, r3, r1
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	f04f 0300 	mov.w	r3, #0
 8002170:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002174:	4659      	mov	r1, fp
 8002176:	018b      	lsls	r3, r1, #6
 8002178:	4651      	mov	r1, sl
 800217a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800217e:	4651      	mov	r1, sl
 8002180:	018a      	lsls	r2, r1, #6
 8002182:	4651      	mov	r1, sl
 8002184:	1a54      	subs	r4, r2, r1
 8002186:	4659      	mov	r1, fp
 8002188:	eb63 0501 	sbc.w	r5, r3, r1
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	00eb      	lsls	r3, r5, #3
 8002196:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800219a:	00e2      	lsls	r2, r4, #3
 800219c:	4614      	mov	r4, r2
 800219e:	461d      	mov	r5, r3
 80021a0:	4643      	mov	r3, r8
 80021a2:	18e3      	adds	r3, r4, r3
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	464b      	mov	r3, r9
 80021a8:	eb45 0303 	adc.w	r3, r5, r3
 80021ac:	607b      	str	r3, [r7, #4]
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021ba:	4629      	mov	r1, r5
 80021bc:	028b      	lsls	r3, r1, #10
 80021be:	4621      	mov	r1, r4
 80021c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021c4:	4621      	mov	r1, r4
 80021c6:	028a      	lsls	r2, r1, #10
 80021c8:	4610      	mov	r0, r2
 80021ca:	4619      	mov	r1, r3
 80021cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021d0:	2200      	movs	r2, #0
 80021d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80021d4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80021d6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80021da:	f7fe f819 	bl	8000210 <__aeabi_uldivmod>
 80021de:	4602      	mov	r2, r0
 80021e0:	460b      	mov	r3, r1
 80021e2:	4613      	mov	r3, r2
 80021e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80021e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002220 <HAL_RCC_GetSysClockFreq+0x458>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	0f1b      	lsrs	r3, r3, #28
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80021f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80021fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002202:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002206:	e003      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x45c>)
 800220a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800220e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002210:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002214:	4618      	mov	r0, r3
 8002216:	37b8      	adds	r7, #184	@ 0xb8
 8002218:	46bd      	mov	sp, r7
 800221a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800221e:	bf00      	nop
 8002220:	40023800 	.word	0x40023800
 8002224:	00f42400 	.word	0x00f42400

08002228 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e28d      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	f000 8083 	beq.w	800234e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002248:	4b94      	ldr	r3, [pc, #592]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 030c 	and.w	r3, r3, #12
 8002250:	2b04      	cmp	r3, #4
 8002252:	d019      	beq.n	8002288 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002254:	4b91      	ldr	r3, [pc, #580]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f003 030c 	and.w	r3, r3, #12
        || \
 800225c:	2b08      	cmp	r3, #8
 800225e:	d106      	bne.n	800226e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002260:	4b8e      	ldr	r3, [pc, #568]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002268:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800226c:	d00c      	beq.n	8002288 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800226e:	4b8b      	ldr	r3, [pc, #556]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d112      	bne.n	80022a0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800227a:	4b88      	ldr	r3, [pc, #544]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002282:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002286:	d10b      	bne.n	80022a0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	4b84      	ldr	r3, [pc, #528]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d05b      	beq.n	800234c <HAL_RCC_OscConfig+0x124>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d157      	bne.n	800234c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e25a      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022a8:	d106      	bne.n	80022b8 <HAL_RCC_OscConfig+0x90>
 80022aa:	4b7c      	ldr	r3, [pc, #496]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a7b      	ldr	r2, [pc, #492]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	e01d      	b.n	80022f4 <HAL_RCC_OscConfig+0xcc>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022c0:	d10c      	bne.n	80022dc <HAL_RCC_OscConfig+0xb4>
 80022c2:	4b76      	ldr	r3, [pc, #472]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a75      	ldr	r2, [pc, #468]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	4b73      	ldr	r3, [pc, #460]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a72      	ldr	r2, [pc, #456]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	e00b      	b.n	80022f4 <HAL_RCC_OscConfig+0xcc>
 80022dc:	4b6f      	ldr	r3, [pc, #444]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a6e      	ldr	r2, [pc, #440]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022e6:	6013      	str	r3, [r2, #0]
 80022e8:	4b6c      	ldr	r3, [pc, #432]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a6b      	ldr	r2, [pc, #428]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80022ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d013      	beq.n	8002324 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fc:	f7ff f8ea 	bl	80014d4 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002304:	f7ff f8e6 	bl	80014d4 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b64      	cmp	r3, #100	@ 0x64
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e21f      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002316:	4b61      	ldr	r3, [pc, #388]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0f0      	beq.n	8002304 <HAL_RCC_OscConfig+0xdc>
 8002322:	e014      	b.n	800234e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002324:	f7ff f8d6 	bl	80014d4 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800232c:	f7ff f8d2 	bl	80014d4 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	@ 0x64
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e20b      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233e:	4b57      	ldr	r3, [pc, #348]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f0      	bne.n	800232c <HAL_RCC_OscConfig+0x104>
 800234a:	e000      	b.n	800234e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d06f      	beq.n	800243a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800235a:	4b50      	ldr	r3, [pc, #320]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 030c 	and.w	r3, r3, #12
 8002362:	2b00      	cmp	r3, #0
 8002364:	d017      	beq.n	8002396 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002366:	4b4d      	ldr	r3, [pc, #308]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
        || \
 800236e:	2b08      	cmp	r3, #8
 8002370:	d105      	bne.n	800237e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002372:	4b4a      	ldr	r3, [pc, #296]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00b      	beq.n	8002396 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800237e:	4b47      	ldr	r3, [pc, #284]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002386:	2b0c      	cmp	r3, #12
 8002388:	d11c      	bne.n	80023c4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800238a:	4b44      	ldr	r3, [pc, #272]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d116      	bne.n	80023c4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002396:	4b41      	ldr	r3, [pc, #260]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d005      	beq.n	80023ae <HAL_RCC_OscConfig+0x186>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d001      	beq.n	80023ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e1d3      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ae:	4b3b      	ldr	r3, [pc, #236]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	4937      	ldr	r1, [pc, #220]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c2:	e03a      	b.n	800243a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d020      	beq.n	800240e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023cc:	4b34      	ldr	r3, [pc, #208]	@ (80024a0 <HAL_RCC_OscConfig+0x278>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d2:	f7ff f87f 	bl	80014d4 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d8:	e008      	b.n	80023ec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023da:	f7ff f87b 	bl	80014d4 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d901      	bls.n	80023ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e1b4      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ec:	4b2b      	ldr	r3, [pc, #172]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d0f0      	beq.n	80023da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f8:	4b28      	ldr	r3, [pc, #160]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	691b      	ldr	r3, [r3, #16]
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	4925      	ldr	r1, [pc, #148]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
 800240c:	e015      	b.n	800243a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800240e:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_RCC_OscConfig+0x278>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002414:	f7ff f85e 	bl	80014d4 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241a:	e008      	b.n	800242e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800241c:	f7ff f85a 	bl	80014d4 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	2b02      	cmp	r3, #2
 8002428:	d901      	bls.n	800242e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e193      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242e:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1f0      	bne.n	800241c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d036      	beq.n	80024b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d016      	beq.n	800247c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800244e:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <HAL_RCC_OscConfig+0x27c>)
 8002450:	2201      	movs	r2, #1
 8002452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002454:	f7ff f83e 	bl	80014d4 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800245c:	f7ff f83a 	bl	80014d4 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e173      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246e:	4b0b      	ldr	r3, [pc, #44]	@ (800249c <HAL_RCC_OscConfig+0x274>)
 8002470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x234>
 800247a:	e01b      	b.n	80024b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800247c:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <HAL_RCC_OscConfig+0x27c>)
 800247e:	2200      	movs	r2, #0
 8002480:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002482:	f7ff f827 	bl	80014d4 <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002488:	e00e      	b.n	80024a8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800248a:	f7ff f823 	bl	80014d4 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d907      	bls.n	80024a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e15c      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
 800249c:	40023800 	.word	0x40023800
 80024a0:	42470000 	.word	0x42470000
 80024a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a8:	4b8a      	ldr	r3, [pc, #552]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80024aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1ea      	bne.n	800248a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0304 	and.w	r3, r3, #4
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 8097 	beq.w	80025f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024c2:	2300      	movs	r3, #0
 80024c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024c6:	4b83      	ldr	r3, [pc, #524]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10f      	bne.n	80024f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
 80024d6:	4b7f      	ldr	r3, [pc, #508]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	4a7e      	ldr	r2, [pc, #504]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80024dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e2:	4b7c      	ldr	r3, [pc, #496]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ee:	2301      	movs	r3, #1
 80024f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f2:	4b79      	ldr	r3, [pc, #484]	@ (80026d8 <HAL_RCC_OscConfig+0x4b0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d118      	bne.n	8002530 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024fe:	4b76      	ldr	r3, [pc, #472]	@ (80026d8 <HAL_RCC_OscConfig+0x4b0>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a75      	ldr	r2, [pc, #468]	@ (80026d8 <HAL_RCC_OscConfig+0x4b0>)
 8002504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800250a:	f7fe ffe3 	bl	80014d4 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002512:	f7fe ffdf 	bl	80014d4 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e118      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002524:	4b6c      	ldr	r3, [pc, #432]	@ (80026d8 <HAL_RCC_OscConfig+0x4b0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0f0      	beq.n	8002512 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d106      	bne.n	8002546 <HAL_RCC_OscConfig+0x31e>
 8002538:	4b66      	ldr	r3, [pc, #408]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800253a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253c:	4a65      	ldr	r2, [pc, #404]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6713      	str	r3, [r2, #112]	@ 0x70
 8002544:	e01c      	b.n	8002580 <HAL_RCC_OscConfig+0x358>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	2b05      	cmp	r3, #5
 800254c:	d10c      	bne.n	8002568 <HAL_RCC_OscConfig+0x340>
 800254e:	4b61      	ldr	r3, [pc, #388]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 8002550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002552:	4a60      	ldr	r2, [pc, #384]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 8002554:	f043 0304 	orr.w	r3, r3, #4
 8002558:	6713      	str	r3, [r2, #112]	@ 0x70
 800255a:	4b5e      	ldr	r3, [pc, #376]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800255c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800255e:	4a5d      	ldr	r2, [pc, #372]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	6713      	str	r3, [r2, #112]	@ 0x70
 8002566:	e00b      	b.n	8002580 <HAL_RCC_OscConfig+0x358>
 8002568:	4b5a      	ldr	r3, [pc, #360]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256c:	4a59      	ldr	r2, [pc, #356]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800256e:	f023 0301 	bic.w	r3, r3, #1
 8002572:	6713      	str	r3, [r2, #112]	@ 0x70
 8002574:	4b57      	ldr	r3, [pc, #348]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 8002576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002578:	4a56      	ldr	r2, [pc, #344]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800257a:	f023 0304 	bic.w	r3, r3, #4
 800257e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d015      	beq.n	80025b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002588:	f7fe ffa4 	bl	80014d4 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800258e:	e00a      	b.n	80025a6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002590:	f7fe ffa0 	bl	80014d4 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800259e:	4293      	cmp	r3, r2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e0d7      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a6:	4b4b      	ldr	r3, [pc, #300]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80025a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0ee      	beq.n	8002590 <HAL_RCC_OscConfig+0x368>
 80025b2:	e014      	b.n	80025de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7fe ff8e 	bl	80014d4 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025bc:	f7fe ff8a 	bl	80014d4 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e0c1      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d2:	4b40      	ldr	r3, [pc, #256]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1ee      	bne.n	80025bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025de:	7dfb      	ldrb	r3, [r7, #23]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d105      	bne.n	80025f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025e4:	4b3b      	ldr	r3, [pc, #236]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	4a3a      	ldr	r2, [pc, #232]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80025ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 80ad 	beq.w	8002754 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025fa:	4b36      	ldr	r3, [pc, #216]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b08      	cmp	r3, #8
 8002604:	d060      	beq.n	80026c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	2b02      	cmp	r3, #2
 800260c:	d145      	bne.n	800269a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260e:	4b33      	ldr	r3, [pc, #204]	@ (80026dc <HAL_RCC_OscConfig+0x4b4>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7fe ff5e 	bl	80014d4 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7fe ff5a 	bl	80014d4 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e093      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262e:	4b29      	ldr	r3, [pc, #164]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69da      	ldr	r2, [r3, #28]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002648:	019b      	lsls	r3, r3, #6
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	3b01      	subs	r3, #1
 8002654:	041b      	lsls	r3, r3, #16
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265c:	061b      	lsls	r3, r3, #24
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002664:	071b      	lsls	r3, r3, #28
 8002666:	491b      	ldr	r1, [pc, #108]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800266c:	4b1b      	ldr	r3, [pc, #108]	@ (80026dc <HAL_RCC_OscConfig+0x4b4>)
 800266e:	2201      	movs	r2, #1
 8002670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002672:	f7fe ff2f 	bl	80014d4 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267a:	f7fe ff2b 	bl	80014d4 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e064      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800268c:	4b11      	ldr	r3, [pc, #68]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0f0      	beq.n	800267a <HAL_RCC_OscConfig+0x452>
 8002698:	e05c      	b.n	8002754 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800269a:	4b10      	ldr	r3, [pc, #64]	@ (80026dc <HAL_RCC_OscConfig+0x4b4>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7fe ff18 	bl	80014d4 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a8:	f7fe ff14 	bl	80014d4 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e04d      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ba:	4b06      	ldr	r3, [pc, #24]	@ (80026d4 <HAL_RCC_OscConfig+0x4ac>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f0      	bne.n	80026a8 <HAL_RCC_OscConfig+0x480>
 80026c6:	e045      	b.n	8002754 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d107      	bne.n	80026e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e040      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40007000 	.word	0x40007000
 80026dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002760 <HAL_RCC_OscConfig+0x538>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d030      	beq.n	8002750 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d129      	bne.n	8002750 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002706:	429a      	cmp	r2, r3
 8002708:	d122      	bne.n	8002750 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002710:	4013      	ands	r3, r2
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002716:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002718:	4293      	cmp	r3, r2
 800271a:	d119      	bne.n	8002750 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002726:	085b      	lsrs	r3, r3, #1
 8002728:	3b01      	subs	r3, #1
 800272a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d10f      	bne.n	8002750 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800273a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d107      	bne.n	8002750 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40023800 	.word	0x40023800

08002764 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e041      	b.n	80027fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d106      	bne.n	8002790 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f839 	bl	8002802 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3304      	adds	r3, #4
 80027a0:	4619      	mov	r1, r3
 80027a2:	4610      	mov	r0, r2
 80027a4:	f000 f9c0 	bl	8002b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b01      	cmp	r3, #1
 800282a:	d001      	beq.n	8002830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e04e      	b.n	80028ce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0201 	orr.w	r2, r2, #1
 8002846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a23      	ldr	r2, [pc, #140]	@ (80028dc <HAL_TIM_Base_Start_IT+0xc4>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d022      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800285a:	d01d      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a1f      	ldr	r2, [pc, #124]	@ (80028e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d018      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a1e      	ldr	r2, [pc, #120]	@ (80028e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d013      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a1c      	ldr	r2, [pc, #112]	@ (80028e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00e      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a1b      	ldr	r2, [pc, #108]	@ (80028ec <HAL_TIM_Base_Start_IT+0xd4>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d009      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a19      	ldr	r2, [pc, #100]	@ (80028f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d004      	beq.n	8002898 <HAL_TIM_Base_Start_IT+0x80>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a18      	ldr	r2, [pc, #96]	@ (80028f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d111      	bne.n	80028bc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b06      	cmp	r3, #6
 80028a8:	d010      	beq.n	80028cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f042 0201 	orr.w	r2, r2, #1
 80028b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ba:	e007      	b.n	80028cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0201 	orr.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40010000 	.word	0x40010000
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40000800 	.word	0x40000800
 80028e8:	40000c00 	.word	0x40000c00
 80028ec:	40010400 	.word	0x40010400
 80028f0:	40014000 	.word	0x40014000
 80028f4:	40001800 	.word	0x40001800

080028f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d020      	beq.n	800295c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d01b      	beq.n	800295c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f06f 0202 	mvn.w	r2, #2
 800292c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f8d2 	bl	8002aec <HAL_TIM_IC_CaptureCallback>
 8002948:	e005      	b.n	8002956 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f8c4 	bl	8002ad8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 f8d5 	bl	8002b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	f003 0304 	and.w	r3, r3, #4
 8002962:	2b00      	cmp	r3, #0
 8002964:	d020      	beq.n	80029a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01b      	beq.n	80029a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0204 	mvn.w	r2, #4
 8002978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2202      	movs	r2, #2
 800297e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f8ac 	bl	8002aec <HAL_TIM_IC_CaptureCallback>
 8002994:	e005      	b.n	80029a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f89e 	bl	8002ad8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f8af 	bl	8002b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d020      	beq.n	80029f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d01b      	beq.n	80029f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0208 	mvn.w	r2, #8
 80029c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2204      	movs	r2, #4
 80029ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	69db      	ldr	r3, [r3, #28]
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f886 	bl	8002aec <HAL_TIM_IC_CaptureCallback>
 80029e0:	e005      	b.n	80029ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f878 	bl	8002ad8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 f889 	bl	8002b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d020      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d01b      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f06f 0210 	mvn.w	r2, #16
 8002a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2208      	movs	r2, #8
 8002a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f860 	bl	8002aec <HAL_TIM_IC_CaptureCallback>
 8002a2c:	e005      	b.n	8002a3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f852 	bl	8002ad8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f863 	bl	8002b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00c      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0201 	mvn.w	r2, #1
 8002a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f7fe fb1a 	bl	8001098 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f900 	bl	8002c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00c      	beq.n	8002aac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d007      	beq.n	8002aac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 f834 	bl	8002b14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	f003 0320 	and.w	r3, r3, #32
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00c      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f003 0320 	and.w	r3, r3, #32
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0220 	mvn.w	r2, #32
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f8d2 	bl	8002c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ad0:	bf00      	nop
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a43      	ldr	r2, [pc, #268]	@ (8002c48 <TIM_Base_SetConfig+0x120>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d013      	beq.n	8002b68 <TIM_Base_SetConfig+0x40>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b46:	d00f      	beq.n	8002b68 <TIM_Base_SetConfig+0x40>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a40      	ldr	r2, [pc, #256]	@ (8002c4c <TIM_Base_SetConfig+0x124>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d00b      	beq.n	8002b68 <TIM_Base_SetConfig+0x40>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a3f      	ldr	r2, [pc, #252]	@ (8002c50 <TIM_Base_SetConfig+0x128>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d007      	beq.n	8002b68 <TIM_Base_SetConfig+0x40>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a3e      	ldr	r2, [pc, #248]	@ (8002c54 <TIM_Base_SetConfig+0x12c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d003      	beq.n	8002b68 <TIM_Base_SetConfig+0x40>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a3d      	ldr	r2, [pc, #244]	@ (8002c58 <TIM_Base_SetConfig+0x130>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d108      	bne.n	8002b7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a32      	ldr	r2, [pc, #200]	@ (8002c48 <TIM_Base_SetConfig+0x120>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d02b      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b88:	d027      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a2f      	ldr	r2, [pc, #188]	@ (8002c4c <TIM_Base_SetConfig+0x124>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d023      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a2e      	ldr	r2, [pc, #184]	@ (8002c50 <TIM_Base_SetConfig+0x128>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01f      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c54 <TIM_Base_SetConfig+0x12c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d01b      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a2c      	ldr	r2, [pc, #176]	@ (8002c58 <TIM_Base_SetConfig+0x130>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d017      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a2b      	ldr	r2, [pc, #172]	@ (8002c5c <TIM_Base_SetConfig+0x134>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d013      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8002c60 <TIM_Base_SetConfig+0x138>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d00f      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a29      	ldr	r2, [pc, #164]	@ (8002c64 <TIM_Base_SetConfig+0x13c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d00b      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a28      	ldr	r2, [pc, #160]	@ (8002c68 <TIM_Base_SetConfig+0x140>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d007      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a27      	ldr	r2, [pc, #156]	@ (8002c6c <TIM_Base_SetConfig+0x144>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d003      	beq.n	8002bda <TIM_Base_SetConfig+0xb2>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a26      	ldr	r2, [pc, #152]	@ (8002c70 <TIM_Base_SetConfig+0x148>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d108      	bne.n	8002bec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c48 <TIM_Base_SetConfig+0x120>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d003      	beq.n	8002c1a <TIM_Base_SetConfig+0xf2>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a10      	ldr	r2, [pc, #64]	@ (8002c58 <TIM_Base_SetConfig+0x130>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d103      	bne.n	8002c22 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	691a      	ldr	r2, [r3, #16]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f043 0204 	orr.w	r2, r3, #4
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	601a      	str	r2, [r3, #0]
}
 8002c3a:	bf00      	nop
 8002c3c:	3714      	adds	r7, #20
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	40000400 	.word	0x40000400
 8002c50:	40000800 	.word	0x40000800
 8002c54:	40000c00 	.word	0x40000c00
 8002c58:	40010400 	.word	0x40010400
 8002c5c:	40014000 	.word	0x40014000
 8002c60:	40014400 	.word	0x40014400
 8002c64:	40014800 	.word	0x40014800
 8002c68:	40001800 	.word	0x40001800
 8002c6c:	40001c00 	.word	0x40001c00
 8002c70:	40002000 	.word	0x40002000

08002c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e042      	b.n	8002d34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d106      	bne.n	8002cc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fe fa64 	bl	8001190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2224      	movs	r2, #36	@ 0x24
 8002ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 fe09 	bl	80038f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695a      	ldr	r2, [r3, #20]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68da      	ldr	r2, [r3, #12]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2220      	movs	r2, #32
 8002d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08a      	sub	sp, #40	@ 0x28
 8002d40:	af02      	add	r7, sp, #8
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	603b      	str	r3, [r7, #0]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b20      	cmp	r3, #32
 8002d5a:	d175      	bne.n	8002e48 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d002      	beq.n	8002d68 <HAL_UART_Transmit+0x2c>
 8002d62:	88fb      	ldrh	r3, [r7, #6]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e06e      	b.n	8002e4a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2221      	movs	r2, #33	@ 0x21
 8002d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d7a:	f7fe fbab 	bl	80014d4 <HAL_GetTick>
 8002d7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	88fa      	ldrh	r2, [r7, #6]
 8002d84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	88fa      	ldrh	r2, [r7, #6]
 8002d8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d94:	d108      	bne.n	8002da8 <HAL_UART_Transmit+0x6c>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d104      	bne.n	8002da8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	61bb      	str	r3, [r7, #24]
 8002da6:	e003      	b.n	8002db0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dac:	2300      	movs	r3, #0
 8002dae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002db0:	e02e      	b.n	8002e10 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	2200      	movs	r2, #0
 8002dba:	2180      	movs	r1, #128	@ 0x80
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 fb6d 	bl	800349c <UART_WaitOnFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d005      	beq.n	8002dd4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e03a      	b.n	8002e4a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10b      	bne.n	8002df2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	881b      	ldrh	r3, [r3, #0]
 8002dde:	461a      	mov	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002de8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	3302      	adds	r3, #2
 8002dee:	61bb      	str	r3, [r7, #24]
 8002df0:	e007      	b.n	8002e02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	781a      	ldrb	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1cb      	bne.n	8002db2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2200      	movs	r2, #0
 8002e22:	2140      	movs	r1, #64	@ 0x40
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 fb39 	bl	800349c <UART_WaitOnFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2220      	movs	r2, #32
 8002e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e006      	b.n	8002e4a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e44:	2300      	movs	r3, #0
 8002e46:	e000      	b.n	8002e4a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e48:	2302      	movs	r3, #2
  }
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3720      	adds	r7, #32
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b08c      	sub	sp, #48	@ 0x30
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2b20      	cmp	r3, #32
 8002e6a:	d14a      	bne.n	8002f02 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8002e72:	88fb      	ldrh	r3, [r7, #6]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e043      	b.n	8002f04 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8002e88:	88fb      	ldrh	r3, [r7, #6]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 fb5d 	bl	800354e <UART_Start_Receive_IT>
 8002e94:	4603      	mov	r3, r0
 8002e96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002e9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d12c      	bne.n	8002efc <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d125      	bne.n	8002ef6 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002eaa:	2300      	movs	r3, #0
 8002eac:	613b      	str	r3, [r7, #16]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	330c      	adds	r3, #12
 8002ec6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	e853 3f00 	ldrex	r3, [r3]
 8002ece:	617b      	str	r3, [r7, #20]
   return(result);
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	f043 0310 	orr.w	r3, r3, #16
 8002ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	330c      	adds	r3, #12
 8002ede:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ee0:	627a      	str	r2, [r7, #36]	@ 0x24
 8002ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee4:	6a39      	ldr	r1, [r7, #32]
 8002ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ee8:	e841 2300 	strex	r3, r2, [r1]
 8002eec:	61fb      	str	r3, [r7, #28]
   return(result);
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1e5      	bne.n	8002ec0 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8002ef4:	e002      	b.n	8002efc <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8002efc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002f00:	e000      	b.n	8002f04 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002f02:	2302      	movs	r3, #2
  }
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3730      	adds	r7, #48	@ 0x30
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b0ba      	sub	sp, #232	@ 0xe8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002f4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10f      	bne.n	8002f72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d009      	beq.n	8002f72 <HAL_UART_IRQHandler+0x66>
 8002f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fc05 	bl	800377a <UART_Receive_IT>
      return;
 8002f70:	e273      	b.n	800345a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002f72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f000 80de 	beq.w	8003138 <HAL_UART_IRQHandler+0x22c>
 8002f7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d106      	bne.n	8002f96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f8c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 80d1 	beq.w	8003138 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00b      	beq.n	8002fba <HAL_UART_IRQHandler+0xae>
 8002fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d005      	beq.n	8002fba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb2:	f043 0201 	orr.w	r2, r3, #1
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00b      	beq.n	8002fde <HAL_UART_IRQHandler+0xd2>
 8002fc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d005      	beq.n	8002fde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd6:	f043 0202 	orr.w	r2, r3, #2
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <HAL_UART_IRQHandler+0xf6>
 8002fea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ffa:	f043 0204 	orr.w	r2, r3, #4
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d011      	beq.n	8003032 <HAL_UART_IRQHandler+0x126>
 800300e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b00      	cmp	r3, #0
 8003018:	d105      	bne.n	8003026 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800301a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d005      	beq.n	8003032 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302a:	f043 0208 	orr.w	r2, r3, #8
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 820a 	beq.w	8003450 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800303c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003040:	f003 0320 	and.w	r3, r3, #32
 8003044:	2b00      	cmp	r3, #0
 8003046:	d008      	beq.n	800305a <HAL_UART_IRQHandler+0x14e>
 8003048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800304c:	f003 0320 	and.w	r3, r3, #32
 8003050:	2b00      	cmp	r3, #0
 8003052:	d002      	beq.n	800305a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 fb90 	bl	800377a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	695b      	ldr	r3, [r3, #20]
 8003060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003064:	2b40      	cmp	r3, #64	@ 0x40
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003076:	f003 0308 	and.w	r3, r3, #8
 800307a:	2b00      	cmp	r3, #0
 800307c:	d103      	bne.n	8003086 <HAL_UART_IRQHandler+0x17a>
 800307e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003082:	2b00      	cmp	r3, #0
 8003084:	d04f      	beq.n	8003126 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fa9b 	bl	80035c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003096:	2b40      	cmp	r3, #64	@ 0x40
 8003098:	d141      	bne.n	800311e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	3314      	adds	r3, #20
 80030a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030a8:	e853 3f00 	ldrex	r3, [r3]
 80030ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80030b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80030b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80030b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	3314      	adds	r3, #20
 80030c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80030c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80030ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80030d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80030d6:	e841 2300 	strex	r3, r2, [r1]
 80030da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80030de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1d9      	bne.n	800309a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d013      	beq.n	8003116 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f2:	4a8a      	ldr	r2, [pc, #552]	@ (800331c <HAL_UART_IRQHandler+0x410>)
 80030f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe fb48 	bl	8001790 <HAL_DMA_Abort_IT>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d016      	beq.n	8003134 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003110:	4610      	mov	r0, r2
 8003112:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003114:	e00e      	b.n	8003134 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f9b6 	bl	8003488 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800311c:	e00a      	b.n	8003134 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f9b2 	bl	8003488 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003124:	e006      	b.n	8003134 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f9ae 	bl	8003488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003132:	e18d      	b.n	8003450 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003134:	bf00      	nop
    return;
 8003136:	e18b      	b.n	8003450 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313c:	2b01      	cmp	r3, #1
 800313e:	f040 8167 	bne.w	8003410 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 8160 	beq.w	8003410 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 8159 	beq.w	8003410 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800315e:	2300      	movs	r3, #0
 8003160:	60bb      	str	r3, [r7, #8]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	60bb      	str	r3, [r7, #8]
 8003172:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800317e:	2b40      	cmp	r3, #64	@ 0x40
 8003180:	f040 80ce 	bne.w	8003320 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003190:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 80a9 	beq.w	80032ec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800319e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80031a2:	429a      	cmp	r2, r3
 80031a4:	f080 80a2 	bcs.w	80032ec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80031ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031ba:	f000 8088 	beq.w	80032ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	330c      	adds	r3, #12
 80031c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80031cc:	e853 3f00 	ldrex	r3, [r3]
 80031d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80031d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	330c      	adds	r3, #12
 80031e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80031ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80031ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80031f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80031fa:	e841 2300 	strex	r3, r2, [r1]
 80031fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003202:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1d9      	bne.n	80031be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	3314      	adds	r3, #20
 8003210:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003212:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003214:	e853 3f00 	ldrex	r3, [r3]
 8003218:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800321a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	3314      	adds	r3, #20
 800322a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800322e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003232:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003234:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003236:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800323a:	e841 2300 	strex	r3, r2, [r1]
 800323e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003240:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1e1      	bne.n	800320a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	3314      	adds	r3, #20
 800324c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003250:	e853 3f00 	ldrex	r3, [r3]
 8003254:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003258:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800325c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3314      	adds	r3, #20
 8003266:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800326a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800326c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800326e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003270:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003272:	e841 2300 	strex	r3, r2, [r1]
 8003276:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003278:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1e3      	bne.n	8003246 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2220      	movs	r2, #32
 8003282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	330c      	adds	r3, #12
 8003292:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003294:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003296:	e853 3f00 	ldrex	r3, [r3]
 800329a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800329c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800329e:	f023 0310 	bic.w	r3, r3, #16
 80032a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	330c      	adds	r3, #12
 80032ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80032b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80032b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80032b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80032b8:	e841 2300 	strex	r3, r2, [r1]
 80032bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80032be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1e3      	bne.n	800328c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fe f9f1 	bl	80016b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2202      	movs	r2, #2
 80032d2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80032dc:	b29b      	uxth	r3, r3
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	4619      	mov	r1, r3
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7fd f929 	bl	800053c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80032ea:	e0b3      	b.n	8003454 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80032f4:	429a      	cmp	r2, r3
 80032f6:	f040 80ad 	bne.w	8003454 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003304:	f040 80a6 	bne.w	8003454 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003312:	4619      	mov	r1, r3
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7fd f911 	bl	800053c <HAL_UARTEx_RxEventCallback>
      return;
 800331a:	e09b      	b.n	8003454 <HAL_UART_IRQHandler+0x548>
 800331c:	08003689 	.word	0x08003689
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003328:	b29b      	uxth	r3, r3
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003334:	b29b      	uxth	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 808e 	beq.w	8003458 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800333c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 8089 	beq.w	8003458 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	330c      	adds	r3, #12
 800334c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800334e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003350:	e853 3f00 	ldrex	r3, [r3]
 8003354:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003358:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800335c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	330c      	adds	r3, #12
 8003366:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800336a:	647a      	str	r2, [r7, #68]	@ 0x44
 800336c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800336e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003370:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003372:	e841 2300 	strex	r3, r2, [r1]
 8003376:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1e3      	bne.n	8003346 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	3314      	adds	r3, #20
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	e853 3f00 	ldrex	r3, [r3]
 800338c:	623b      	str	r3, [r7, #32]
   return(result);
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	f023 0301 	bic.w	r3, r3, #1
 8003394:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	3314      	adds	r3, #20
 800339e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80033a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80033a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80033b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1e3      	bne.n	800337e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2220      	movs	r2, #32
 80033ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	330c      	adds	r3, #12
 80033ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	e853 3f00 	ldrex	r3, [r3]
 80033d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f023 0310 	bic.w	r3, r3, #16
 80033da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	330c      	adds	r3, #12
 80033e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80033e8:	61fa      	str	r2, [r7, #28]
 80033ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033ec:	69b9      	ldr	r1, [r7, #24]
 80033ee:	69fa      	ldr	r2, [r7, #28]
 80033f0:	e841 2300 	strex	r3, r2, [r1]
 80033f4:	617b      	str	r3, [r7, #20]
   return(result);
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1e3      	bne.n	80033c4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003402:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7fd f897 	bl	800053c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800340e:	e023      	b.n	8003458 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003418:	2b00      	cmp	r3, #0
 800341a:	d009      	beq.n	8003430 <HAL_UART_IRQHandler+0x524>
 800341c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003420:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f93e 	bl	80036aa <UART_Transmit_IT>
    return;
 800342e:	e014      	b.n	800345a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00e      	beq.n	800345a <HAL_UART_IRQHandler+0x54e>
 800343c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 f97e 	bl	800374a <UART_EndTransmit_IT>
    return;
 800344e:	e004      	b.n	800345a <HAL_UART_IRQHandler+0x54e>
    return;
 8003450:	bf00      	nop
 8003452:	e002      	b.n	800345a <HAL_UART_IRQHandler+0x54e>
      return;
 8003454:	bf00      	nop
 8003456:	e000      	b.n	800345a <HAL_UART_IRQHandler+0x54e>
      return;
 8003458:	bf00      	nop
  }
}
 800345a:	37e8      	adds	r7, #232	@ 0xe8
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	603b      	str	r3, [r7, #0]
 80034a8:	4613      	mov	r3, r2
 80034aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034ac:	e03b      	b.n	8003526 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b4:	d037      	beq.n	8003526 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b6:	f7fe f80d 	bl	80014d4 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	6a3a      	ldr	r2, [r7, #32]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d302      	bcc.n	80034cc <UART_WaitOnFlagUntilTimeout+0x30>
 80034c6:	6a3b      	ldr	r3, [r7, #32]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e03a      	b.n	8003546 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f003 0304 	and.w	r3, r3, #4
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d023      	beq.n	8003526 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	2b80      	cmp	r3, #128	@ 0x80
 80034e2:	d020      	beq.n	8003526 <UART_WaitOnFlagUntilTimeout+0x8a>
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b40      	cmp	r3, #64	@ 0x40
 80034e8:	d01d      	beq.n	8003526 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b08      	cmp	r3, #8
 80034f6:	d116      	bne.n	8003526 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f857 	bl	80035c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2208      	movs	r2, #8
 8003518:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e00f      	b.n	8003546 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	4013      	ands	r3, r2
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	429a      	cmp	r2, r3
 8003534:	bf0c      	ite	eq
 8003536:	2301      	moveq	r3, #1
 8003538:	2300      	movne	r3, #0
 800353a:	b2db      	uxtb	r3, r3
 800353c:	461a      	mov	r2, r3
 800353e:	79fb      	ldrb	r3, [r7, #7]
 8003540:	429a      	cmp	r2, r3
 8003542:	d0b4      	beq.n	80034ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800354e:	b480      	push	{r7}
 8003550:	b085      	sub	sp, #20
 8003552:	af00      	add	r7, sp, #0
 8003554:	60f8      	str	r0, [r7, #12]
 8003556:	60b9      	str	r1, [r7, #8]
 8003558:	4613      	mov	r3, r2
 800355a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	88fa      	ldrh	r2, [r7, #6]
 8003566:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	88fa      	ldrh	r2, [r7, #6]
 800356c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2222      	movs	r2, #34	@ 0x22
 8003578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d007      	beq.n	8003594 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68da      	ldr	r2, [r3, #12]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003592:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	695a      	ldr	r2, [r3, #20]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0220 	orr.w	r2, r2, #32
 80035b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b095      	sub	sp, #84	@ 0x54
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	330c      	adds	r3, #12
 80035d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d4:	e853 3f00 	ldrex	r3, [r3]
 80035d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	330c      	adds	r3, #12
 80035e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035ea:	643a      	str	r2, [r7, #64]	@ 0x40
 80035ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035f2:	e841 2300 	strex	r3, r2, [r1]
 80035f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1e5      	bne.n	80035ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	3314      	adds	r3, #20
 8003604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	e853 3f00 	ldrex	r3, [r3]
 800360c:	61fb      	str	r3, [r7, #28]
   return(result);
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	f023 0301 	bic.w	r3, r3, #1
 8003614:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	3314      	adds	r3, #20
 800361c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800361e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003620:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003622:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003624:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003626:	e841 2300 	strex	r3, r2, [r1]
 800362a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800362c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1e5      	bne.n	80035fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003636:	2b01      	cmp	r3, #1
 8003638:	d119      	bne.n	800366e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	330c      	adds	r3, #12
 8003640:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	e853 3f00 	ldrex	r3, [r3]
 8003648:	60bb      	str	r3, [r7, #8]
   return(result);
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	f023 0310 	bic.w	r3, r3, #16
 8003650:	647b      	str	r3, [r7, #68]	@ 0x44
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	330c      	adds	r3, #12
 8003658:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800365a:	61ba      	str	r2, [r7, #24]
 800365c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365e:	6979      	ldr	r1, [r7, #20]
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	e841 2300 	strex	r3, r2, [r1]
 8003666:	613b      	str	r3, [r7, #16]
   return(result);
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1e5      	bne.n	800363a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2220      	movs	r2, #32
 8003672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800367c:	bf00      	nop
 800367e:	3754      	adds	r7, #84	@ 0x54
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003694:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f7ff fef3 	bl	8003488 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036a2:	bf00      	nop
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b21      	cmp	r3, #33	@ 0x21
 80036bc:	d13e      	bne.n	800373c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036c6:	d114      	bne.n	80036f2 <UART_Transmit_IT+0x48>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d110      	bne.n	80036f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	881b      	ldrh	r3, [r3, #0]
 80036da:	461a      	mov	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	1c9a      	adds	r2, r3, #2
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	621a      	str	r2, [r3, #32]
 80036f0:	e008      	b.n	8003704 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	1c59      	adds	r1, r3, #1
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6211      	str	r1, [r2, #32]
 80036fc:	781a      	ldrb	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003708:	b29b      	uxth	r3, r3
 800370a:	3b01      	subs	r3, #1
 800370c:	b29b      	uxth	r3, r3
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	4619      	mov	r1, r3
 8003712:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10f      	bne.n	8003738 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003726:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003736:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003738:	2300      	movs	r3, #0
 800373a:	e000      	b.n	800373e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800373c:	2302      	movs	r3, #2
  }
}
 800373e:	4618      	mov	r0, r3
 8003740:	3714      	adds	r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	b082      	sub	sp, #8
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003760:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2220      	movs	r2, #32
 8003766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7ff fe78 	bl	8003460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b08c      	sub	sp, #48	@ 0x30
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003782:	2300      	movs	r3, #0
 8003784:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003786:	2300      	movs	r3, #0
 8003788:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b22      	cmp	r3, #34	@ 0x22
 8003794:	f040 80aa 	bne.w	80038ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037a0:	d115      	bne.n	80037ce <UART_Receive_IT+0x54>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d111      	bne.n	80037ce <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037bc:	b29a      	uxth	r2, r3
 80037be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c6:	1c9a      	adds	r2, r3, #2
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80037cc:	e024      	b.n	8003818 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037dc:	d007      	beq.n	80037ee <UART_Receive_IT+0x74>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10a      	bne.n	80037fc <UART_Receive_IT+0x82>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f8:	701a      	strb	r2, [r3, #0]
 80037fa:	e008      	b.n	800380e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	b2db      	uxtb	r3, r3
 8003804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003808:	b2da      	uxtb	r2, r3
 800380a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003812:	1c5a      	adds	r2, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800381c:	b29b      	uxth	r3, r3
 800381e:	3b01      	subs	r3, #1
 8003820:	b29b      	uxth	r3, r3
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	4619      	mov	r1, r3
 8003826:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003828:	2b00      	cmp	r3, #0
 800382a:	d15d      	bne.n	80038e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0220 	bic.w	r2, r2, #32
 800383a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68da      	ldr	r2, [r3, #12]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800384a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695a      	ldr	r2, [r3, #20]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0201 	bic.w	r2, r2, #1
 800385a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386e:	2b01      	cmp	r3, #1
 8003870:	d135      	bne.n	80038de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	330c      	adds	r3, #12
 800387e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	e853 3f00 	ldrex	r3, [r3]
 8003886:	613b      	str	r3, [r7, #16]
   return(result);
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	f023 0310 	bic.w	r3, r3, #16
 800388e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	330c      	adds	r3, #12
 8003896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003898:	623a      	str	r2, [r7, #32]
 800389a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389c:	69f9      	ldr	r1, [r7, #28]
 800389e:	6a3a      	ldr	r2, [r7, #32]
 80038a0:	e841 2300 	strex	r3, r2, [r1]
 80038a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1e5      	bne.n	8003878 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0310 	and.w	r3, r3, #16
 80038b6:	2b10      	cmp	r3, #16
 80038b8:	d10a      	bne.n	80038d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038ba:	2300      	movs	r3, #0
 80038bc:	60fb      	str	r3, [r7, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	60fb      	str	r3, [r7, #12]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038d4:	4619      	mov	r1, r3
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7fc fe30 	bl	800053c <HAL_UARTEx_RxEventCallback>
 80038dc:	e002      	b.n	80038e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff fdc8 	bl	8003474 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e002      	b.n	80038ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	e000      	b.n	80038ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80038ec:	2302      	movs	r3, #2
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3730      	adds	r7, #48	@ 0x30
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
	...

080038f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038fc:	b0c0      	sub	sp, #256	@ 0x100
 80038fe:	af00      	add	r7, sp, #0
 8003900:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003914:	68d9      	ldr	r1, [r3, #12]
 8003916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	ea40 0301 	orr.w	r3, r0, r1
 8003920:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	431a      	orrs	r2, r3
 8003930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	431a      	orrs	r2, r3
 8003938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003950:	f021 010c 	bic.w	r1, r1, #12
 8003954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800395e:	430b      	orrs	r3, r1
 8003960:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800396e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003972:	6999      	ldr	r1, [r3, #24]
 8003974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	ea40 0301 	orr.w	r3, r0, r1
 800397e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	4b8f      	ldr	r3, [pc, #572]	@ (8003bc4 <UART_SetConfig+0x2cc>)
 8003988:	429a      	cmp	r2, r3
 800398a:	d005      	beq.n	8003998 <UART_SetConfig+0xa0>
 800398c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	4b8d      	ldr	r3, [pc, #564]	@ (8003bc8 <UART_SetConfig+0x2d0>)
 8003994:	429a      	cmp	r2, r3
 8003996:	d104      	bne.n	80039a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003998:	f7fe f9d0 	bl	8001d3c <HAL_RCC_GetPCLK2Freq>
 800399c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80039a0:	e003      	b.n	80039aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039a2:	f7fe f9b7 	bl	8001d14 <HAL_RCC_GetPCLK1Freq>
 80039a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039b4:	f040 810c 	bne.w	8003bd0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039bc:	2200      	movs	r2, #0
 80039be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80039c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80039c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80039ca:	4622      	mov	r2, r4
 80039cc:	462b      	mov	r3, r5
 80039ce:	1891      	adds	r1, r2, r2
 80039d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80039d2:	415b      	adcs	r3, r3
 80039d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80039d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80039da:	4621      	mov	r1, r4
 80039dc:	eb12 0801 	adds.w	r8, r2, r1
 80039e0:	4629      	mov	r1, r5
 80039e2:	eb43 0901 	adc.w	r9, r3, r1
 80039e6:	f04f 0200 	mov.w	r2, #0
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039fa:	4690      	mov	r8, r2
 80039fc:	4699      	mov	r9, r3
 80039fe:	4623      	mov	r3, r4
 8003a00:	eb18 0303 	adds.w	r3, r8, r3
 8003a04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a08:	462b      	mov	r3, r5
 8003a0a:	eb49 0303 	adc.w	r3, r9, r3
 8003a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a26:	460b      	mov	r3, r1
 8003a28:	18db      	adds	r3, r3, r3
 8003a2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	eb42 0303 	adc.w	r3, r2, r3
 8003a32:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a3c:	f7fc fbe8 	bl	8000210 <__aeabi_uldivmod>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	4b61      	ldr	r3, [pc, #388]	@ (8003bcc <UART_SetConfig+0x2d4>)
 8003a46:	fba3 2302 	umull	r2, r3, r3, r2
 8003a4a:	095b      	lsrs	r3, r3, #5
 8003a4c:	011c      	lsls	r4, r3, #4
 8003a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a52:	2200      	movs	r2, #0
 8003a54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003a5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003a60:	4642      	mov	r2, r8
 8003a62:	464b      	mov	r3, r9
 8003a64:	1891      	adds	r1, r2, r2
 8003a66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a68:	415b      	adcs	r3, r3
 8003a6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a70:	4641      	mov	r1, r8
 8003a72:	eb12 0a01 	adds.w	sl, r2, r1
 8003a76:	4649      	mov	r1, r9
 8003a78:	eb43 0b01 	adc.w	fp, r3, r1
 8003a7c:	f04f 0200 	mov.w	r2, #0
 8003a80:	f04f 0300 	mov.w	r3, #0
 8003a84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a90:	4692      	mov	sl, r2
 8003a92:	469b      	mov	fp, r3
 8003a94:	4643      	mov	r3, r8
 8003a96:	eb1a 0303 	adds.w	r3, sl, r3
 8003a9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a9e:	464b      	mov	r3, r9
 8003aa0:	eb4b 0303 	adc.w	r3, fp, r3
 8003aa4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ab4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003ab8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003abc:	460b      	mov	r3, r1
 8003abe:	18db      	adds	r3, r3, r3
 8003ac0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	eb42 0303 	adc.w	r3, r2, r3
 8003ac8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003aca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003ace:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003ad2:	f7fc fb9d 	bl	8000210 <__aeabi_uldivmod>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	4611      	mov	r1, r2
 8003adc:	4b3b      	ldr	r3, [pc, #236]	@ (8003bcc <UART_SetConfig+0x2d4>)
 8003ade:	fba3 2301 	umull	r2, r3, r3, r1
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	2264      	movs	r2, #100	@ 0x64
 8003ae6:	fb02 f303 	mul.w	r3, r2, r3
 8003aea:	1acb      	subs	r3, r1, r3
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003af2:	4b36      	ldr	r3, [pc, #216]	@ (8003bcc <UART_SetConfig+0x2d4>)
 8003af4:	fba3 2302 	umull	r2, r3, r3, r2
 8003af8:	095b      	lsrs	r3, r3, #5
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b00:	441c      	add	r4, r3
 8003b02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b06:	2200      	movs	r2, #0
 8003b08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b14:	4642      	mov	r2, r8
 8003b16:	464b      	mov	r3, r9
 8003b18:	1891      	adds	r1, r2, r2
 8003b1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b1c:	415b      	adcs	r3, r3
 8003b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b24:	4641      	mov	r1, r8
 8003b26:	1851      	adds	r1, r2, r1
 8003b28:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b2a:	4649      	mov	r1, r9
 8003b2c:	414b      	adcs	r3, r1
 8003b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b30:	f04f 0200 	mov.w	r2, #0
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b3c:	4659      	mov	r1, fp
 8003b3e:	00cb      	lsls	r3, r1, #3
 8003b40:	4651      	mov	r1, sl
 8003b42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b46:	4651      	mov	r1, sl
 8003b48:	00ca      	lsls	r2, r1, #3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4603      	mov	r3, r0
 8003b50:	4642      	mov	r2, r8
 8003b52:	189b      	adds	r3, r3, r2
 8003b54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b58:	464b      	mov	r3, r9
 8003b5a:	460a      	mov	r2, r1
 8003b5c:	eb42 0303 	adc.w	r3, r2, r3
 8003b60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003b74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b78:	460b      	mov	r3, r1
 8003b7a:	18db      	adds	r3, r3, r3
 8003b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b7e:	4613      	mov	r3, r2
 8003b80:	eb42 0303 	adc.w	r3, r2, r3
 8003b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b8e:	f7fc fb3f 	bl	8000210 <__aeabi_uldivmod>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4b0d      	ldr	r3, [pc, #52]	@ (8003bcc <UART_SetConfig+0x2d4>)
 8003b98:	fba3 1302 	umull	r1, r3, r3, r2
 8003b9c:	095b      	lsrs	r3, r3, #5
 8003b9e:	2164      	movs	r1, #100	@ 0x64
 8003ba0:	fb01 f303 	mul.w	r3, r1, r3
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	3332      	adds	r3, #50	@ 0x32
 8003baa:	4a08      	ldr	r2, [pc, #32]	@ (8003bcc <UART_SetConfig+0x2d4>)
 8003bac:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb0:	095b      	lsrs	r3, r3, #5
 8003bb2:	f003 0207 	and.w	r2, r3, #7
 8003bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4422      	add	r2, r4
 8003bbe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003bc0:	e106      	b.n	8003dd0 <UART_SetConfig+0x4d8>
 8003bc2:	bf00      	nop
 8003bc4:	40011000 	.word	0x40011000
 8003bc8:	40011400 	.word	0x40011400
 8003bcc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bd0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003bda:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003bde:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003be2:	4642      	mov	r2, r8
 8003be4:	464b      	mov	r3, r9
 8003be6:	1891      	adds	r1, r2, r2
 8003be8:	6239      	str	r1, [r7, #32]
 8003bea:	415b      	adcs	r3, r3
 8003bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003bf2:	4641      	mov	r1, r8
 8003bf4:	1854      	adds	r4, r2, r1
 8003bf6:	4649      	mov	r1, r9
 8003bf8:	eb43 0501 	adc.w	r5, r3, r1
 8003bfc:	f04f 0200 	mov.w	r2, #0
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	00eb      	lsls	r3, r5, #3
 8003c06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c0a:	00e2      	lsls	r2, r4, #3
 8003c0c:	4614      	mov	r4, r2
 8003c0e:	461d      	mov	r5, r3
 8003c10:	4643      	mov	r3, r8
 8003c12:	18e3      	adds	r3, r4, r3
 8003c14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c18:	464b      	mov	r3, r9
 8003c1a:	eb45 0303 	adc.w	r3, r5, r3
 8003c1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c3e:	4629      	mov	r1, r5
 8003c40:	008b      	lsls	r3, r1, #2
 8003c42:	4621      	mov	r1, r4
 8003c44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c48:	4621      	mov	r1, r4
 8003c4a:	008a      	lsls	r2, r1, #2
 8003c4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003c50:	f7fc fade 	bl	8000210 <__aeabi_uldivmod>
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4b60      	ldr	r3, [pc, #384]	@ (8003ddc <UART_SetConfig+0x4e4>)
 8003c5a:	fba3 2302 	umull	r2, r3, r3, r2
 8003c5e:	095b      	lsrs	r3, r3, #5
 8003c60:	011c      	lsls	r4, r3, #4
 8003c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c66:	2200      	movs	r2, #0
 8003c68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c74:	4642      	mov	r2, r8
 8003c76:	464b      	mov	r3, r9
 8003c78:	1891      	adds	r1, r2, r2
 8003c7a:	61b9      	str	r1, [r7, #24]
 8003c7c:	415b      	adcs	r3, r3
 8003c7e:	61fb      	str	r3, [r7, #28]
 8003c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c84:	4641      	mov	r1, r8
 8003c86:	1851      	adds	r1, r2, r1
 8003c88:	6139      	str	r1, [r7, #16]
 8003c8a:	4649      	mov	r1, r9
 8003c8c:	414b      	adcs	r3, r1
 8003c8e:	617b      	str	r3, [r7, #20]
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	f04f 0300 	mov.w	r3, #0
 8003c98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c9c:	4659      	mov	r1, fp
 8003c9e:	00cb      	lsls	r3, r1, #3
 8003ca0:	4651      	mov	r1, sl
 8003ca2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ca6:	4651      	mov	r1, sl
 8003ca8:	00ca      	lsls	r2, r1, #3
 8003caa:	4610      	mov	r0, r2
 8003cac:	4619      	mov	r1, r3
 8003cae:	4603      	mov	r3, r0
 8003cb0:	4642      	mov	r2, r8
 8003cb2:	189b      	adds	r3, r3, r2
 8003cb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cb8:	464b      	mov	r3, r9
 8003cba:	460a      	mov	r2, r1
 8003cbc:	eb42 0303 	adc.w	r3, r2, r3
 8003cc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003cce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003cdc:	4649      	mov	r1, r9
 8003cde:	008b      	lsls	r3, r1, #2
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ce6:	4641      	mov	r1, r8
 8003ce8:	008a      	lsls	r2, r1, #2
 8003cea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003cee:	f7fc fa8f 	bl	8000210 <__aeabi_uldivmod>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4b38      	ldr	r3, [pc, #224]	@ (8003ddc <UART_SetConfig+0x4e4>)
 8003cfa:	fba3 2301 	umull	r2, r3, r3, r1
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	2264      	movs	r2, #100	@ 0x64
 8003d02:	fb02 f303 	mul.w	r3, r2, r3
 8003d06:	1acb      	subs	r3, r1, r3
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	3332      	adds	r3, #50	@ 0x32
 8003d0c:	4a33      	ldr	r2, [pc, #204]	@ (8003ddc <UART_SetConfig+0x4e4>)
 8003d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d18:	441c      	add	r4, r3
 8003d1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d1e:	2200      	movs	r2, #0
 8003d20:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d22:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d28:	4642      	mov	r2, r8
 8003d2a:	464b      	mov	r3, r9
 8003d2c:	1891      	adds	r1, r2, r2
 8003d2e:	60b9      	str	r1, [r7, #8]
 8003d30:	415b      	adcs	r3, r3
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d38:	4641      	mov	r1, r8
 8003d3a:	1851      	adds	r1, r2, r1
 8003d3c:	6039      	str	r1, [r7, #0]
 8003d3e:	4649      	mov	r1, r9
 8003d40:	414b      	adcs	r3, r1
 8003d42:	607b      	str	r3, [r7, #4]
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003d50:	4659      	mov	r1, fp
 8003d52:	00cb      	lsls	r3, r1, #3
 8003d54:	4651      	mov	r1, sl
 8003d56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d5a:	4651      	mov	r1, sl
 8003d5c:	00ca      	lsls	r2, r1, #3
 8003d5e:	4610      	mov	r0, r2
 8003d60:	4619      	mov	r1, r3
 8003d62:	4603      	mov	r3, r0
 8003d64:	4642      	mov	r2, r8
 8003d66:	189b      	adds	r3, r3, r2
 8003d68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d6a:	464b      	mov	r3, r9
 8003d6c:	460a      	mov	r2, r1
 8003d6e:	eb42 0303 	adc.w	r3, r2, r3
 8003d72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	f04f 0300 	mov.w	r3, #0
 8003d88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d8c:	4649      	mov	r1, r9
 8003d8e:	008b      	lsls	r3, r1, #2
 8003d90:	4641      	mov	r1, r8
 8003d92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d96:	4641      	mov	r1, r8
 8003d98:	008a      	lsls	r2, r1, #2
 8003d9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d9e:	f7fc fa37 	bl	8000210 <__aeabi_uldivmod>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ddc <UART_SetConfig+0x4e4>)
 8003da8:	fba3 1302 	umull	r1, r3, r3, r2
 8003dac:	095b      	lsrs	r3, r3, #5
 8003dae:	2164      	movs	r1, #100	@ 0x64
 8003db0:	fb01 f303 	mul.w	r3, r1, r3
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	011b      	lsls	r3, r3, #4
 8003db8:	3332      	adds	r3, #50	@ 0x32
 8003dba:	4a08      	ldr	r2, [pc, #32]	@ (8003ddc <UART_SetConfig+0x4e4>)
 8003dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc0:	095b      	lsrs	r3, r3, #5
 8003dc2:	f003 020f 	and.w	r2, r3, #15
 8003dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4422      	add	r2, r4
 8003dce:	609a      	str	r2, [r3, #8]
}
 8003dd0:	bf00      	nop
 8003dd2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ddc:	51eb851f 	.word	0x51eb851f

08003de0 <__NVIC_SetPriority>:
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	4603      	mov	r3, r0
 8003de8:	6039      	str	r1, [r7, #0]
 8003dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	db0a      	blt.n	8003e0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	b2da      	uxtb	r2, r3
 8003df8:	490c      	ldr	r1, [pc, #48]	@ (8003e2c <__NVIC_SetPriority+0x4c>)
 8003dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfe:	0112      	lsls	r2, r2, #4
 8003e00:	b2d2      	uxtb	r2, r2
 8003e02:	440b      	add	r3, r1
 8003e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003e08:	e00a      	b.n	8003e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	4908      	ldr	r1, [pc, #32]	@ (8003e30 <__NVIC_SetPriority+0x50>)
 8003e10:	79fb      	ldrb	r3, [r7, #7]
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	3b04      	subs	r3, #4
 8003e18:	0112      	lsls	r2, r2, #4
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	761a      	strb	r2, [r3, #24]
}
 8003e20:	bf00      	nop
 8003e22:	370c      	adds	r7, #12
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr
 8003e2c:	e000e100 	.word	0xe000e100
 8003e30:	e000ed00 	.word	0xe000ed00

08003e34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003e38:	4b05      	ldr	r3, [pc, #20]	@ (8003e50 <SysTick_Handler+0x1c>)
 8003e3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003e3c:	f001 fedc 	bl	8005bf8 <xTaskGetSchedulerState>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d001      	beq.n	8003e4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003e46:	f002 fdd7 	bl	80069f8 <xPortSysTickHandler>
  }
}
 8003e4a:	bf00      	nop
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	e000e010 	.word	0xe000e010

08003e54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003e58:	2100      	movs	r1, #0
 8003e5a:	f06f 0004 	mvn.w	r0, #4
 8003e5e:	f7ff ffbf 	bl	8003de0 <__NVIC_SetPriority>
#endif
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e6e:	f3ef 8305 	mrs	r3, IPSR
 8003e72:	603b      	str	r3, [r7, #0]
  return(result);
 8003e74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003e7a:	f06f 0305 	mvn.w	r3, #5
 8003e7e:	607b      	str	r3, [r7, #4]
 8003e80:	e00c      	b.n	8003e9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003e82:	4b0a      	ldr	r3, [pc, #40]	@ (8003eac <osKernelInitialize+0x44>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d105      	bne.n	8003e96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003e8a:	4b08      	ldr	r3, [pc, #32]	@ (8003eac <osKernelInitialize+0x44>)
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	607b      	str	r3, [r7, #4]
 8003e94:	e002      	b.n	8003e9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003e96:	f04f 33ff 	mov.w	r3, #4294967295
 8003e9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003e9c:	687b      	ldr	r3, [r7, #4]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000658 	.word	0x20000658

08003eb0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eb6:	f3ef 8305 	mrs	r3, IPSR
 8003eba:	603b      	str	r3, [r7, #0]
  return(result);
 8003ebc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <osKernelStart+0x1a>
    stat = osErrorISR;
 8003ec2:	f06f 0305 	mvn.w	r3, #5
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	e010      	b.n	8003eec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003eca:	4b0b      	ldr	r3, [pc, #44]	@ (8003ef8 <osKernelStart+0x48>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d109      	bne.n	8003ee6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003ed2:	f7ff ffbf 	bl	8003e54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003ed6:	4b08      	ldr	r3, [pc, #32]	@ (8003ef8 <osKernelStart+0x48>)
 8003ed8:	2202      	movs	r2, #2
 8003eda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003edc:	f001 fa28 	bl	8005330 <vTaskStartScheduler>
      stat = osOK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	607b      	str	r3, [r7, #4]
 8003ee4:	e002      	b.n	8003eec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8003eea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003eec:	687b      	ldr	r3, [r7, #4]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	20000658 	.word	0x20000658

08003efc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08e      	sub	sp, #56	@ 0x38
 8003f00:	af04      	add	r7, sp, #16
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f0c:	f3ef 8305 	mrs	r3, IPSR
 8003f10:	617b      	str	r3, [r7, #20]
  return(result);
 8003f12:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d17e      	bne.n	8004016 <osThreadNew+0x11a>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d07b      	beq.n	8004016 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003f1e:	2380      	movs	r3, #128	@ 0x80
 8003f20:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003f22:	2318      	movs	r3, #24
 8003f24:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003f26:	2300      	movs	r3, #0
 8003f28:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f2e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d045      	beq.n	8003fc2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <osThreadNew+0x48>
        name = attr->name;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d002      	beq.n	8003f52 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d008      	beq.n	8003f6a <osThreadNew+0x6e>
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	2b38      	cmp	r3, #56	@ 0x38
 8003f5c:	d805      	bhi.n	8003f6a <osThreadNew+0x6e>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <osThreadNew+0x72>
        return (NULL);
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	e054      	b.n	8004018 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	089b      	lsrs	r3, r3, #2
 8003f7c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00e      	beq.n	8003fa4 <osThreadNew+0xa8>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	2ba7      	cmp	r3, #167	@ 0xa7
 8003f8c:	d90a      	bls.n	8003fa4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d006      	beq.n	8003fa4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <osThreadNew+0xa8>
        mem = 1;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	61bb      	str	r3, [r7, #24]
 8003fa2:	e010      	b.n	8003fc6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10c      	bne.n	8003fc6 <osThreadNew+0xca>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d108      	bne.n	8003fc6 <osThreadNew+0xca>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d104      	bne.n	8003fc6 <osThreadNew+0xca>
          mem = 0;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61bb      	str	r3, [r7, #24]
 8003fc0:	e001      	b.n	8003fc6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d110      	bne.n	8003fee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003fd4:	9202      	str	r2, [sp, #8]
 8003fd6:	9301      	str	r3, [sp, #4]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	6a3a      	ldr	r2, [r7, #32]
 8003fe0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 ffb0 	bl	8004f48 <xTaskCreateStatic>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	613b      	str	r3, [r7, #16]
 8003fec:	e013      	b.n	8004016 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d110      	bne.n	8004016 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ff4:	6a3b      	ldr	r3, [r7, #32]
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	f107 0310 	add.w	r3, r7, #16
 8003ffc:	9301      	str	r3, [sp, #4]
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 fffe 	bl	8005008 <xTaskCreate>
 800400c:	4603      	mov	r3, r0
 800400e:	2b01      	cmp	r3, #1
 8004010:	d001      	beq.n	8004016 <osThreadNew+0x11a>
            hTask = NULL;
 8004012:	2300      	movs	r3, #0
 8004014:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004016:	693b      	ldr	r3, [r7, #16]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3728      	adds	r7, #40	@ 0x28
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004028:	f3ef 8305 	mrs	r3, IPSR
 800402c:	60bb      	str	r3, [r7, #8]
  return(result);
 800402e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <osDelay+0x1c>
    stat = osErrorISR;
 8004034:	f06f 0305 	mvn.w	r3, #5
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	e007      	b.n	800404c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800403c:	2300      	movs	r3, #0
 800403e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <osDelay+0x2c>
      vTaskDelay(ticks);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f001 f93c 	bl	80052c4 <vTaskDelay>
    }
  }

  return (stat);
 800404c:	68fb      	ldr	r3, [r7, #12]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
	...

08004058 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	4a07      	ldr	r2, [pc, #28]	@ (8004084 <vApplicationGetIdleTaskMemory+0x2c>)
 8004068:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	4a06      	ldr	r2, [pc, #24]	@ (8004088 <vApplicationGetIdleTaskMemory+0x30>)
 800406e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2280      	movs	r2, #128	@ 0x80
 8004074:	601a      	str	r2, [r3, #0]
}
 8004076:	bf00      	nop
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	2000065c 	.word	0x2000065c
 8004088:	20000704 	.word	0x20000704

0800408c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4a07      	ldr	r2, [pc, #28]	@ (80040b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800409c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	4a06      	ldr	r2, [pc, #24]	@ (80040bc <vApplicationGetTimerTaskMemory+0x30>)
 80040a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040aa:	601a      	str	r2, [r3, #0]
}
 80040ac:	bf00      	nop
 80040ae:	3714      	adds	r7, #20
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	20000904 	.word	0x20000904
 80040bc:	200009ac 	.word	0x200009ac

080040c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f103 0208 	add.w	r2, r3, #8
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f04f 32ff 	mov.w	r2, #4294967295
 80040d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f103 0208 	add.w	r2, r3, #8
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f103 0208 	add.w	r2, r3, #8
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr

0800411a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800411a:	b480      	push	{r7}
 800411c:	b085      	sub	sp, #20
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
 8004122:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	689a      	ldr	r2, [r3, #8]
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	601a      	str	r2, [r3, #0]
}
 8004156:	bf00      	nop
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004162:	b480      	push	{r7}
 8004164:	b085      	sub	sp, #20
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
 800416a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004178:	d103      	bne.n	8004182 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	e00c      	b.n	800419c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3308      	adds	r3, #8
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	e002      	b.n	8004190 <vListInsert+0x2e>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	429a      	cmp	r2, r3
 800419a:	d2f6      	bcs.n	800418a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	685a      	ldr	r2, [r3, #4]
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	601a      	str	r2, [r3, #0]
}
 80041c8:	bf00      	nop
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	6892      	ldr	r2, [r2, #8]
 80041ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	6852      	ldr	r2, [r2, #4]
 80041f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d103      	bne.n	8004208 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689a      	ldr	r2, [r3, #8]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	1e5a      	subs	r2, r3, #1
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d10b      	bne.n	8004254 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800423c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004240:	f383 8811 	msr	BASEPRI, r3
 8004244:	f3bf 8f6f 	isb	sy
 8004248:	f3bf 8f4f 	dsb	sy
 800424c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800424e:	bf00      	nop
 8004250:	bf00      	nop
 8004252:	e7fd      	b.n	8004250 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004254:	f002 fb40 	bl	80068d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004260:	68f9      	ldr	r1, [r7, #12]
 8004262:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004264:	fb01 f303 	mul.w	r3, r1, r3
 8004268:	441a      	add	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004284:	3b01      	subs	r3, #1
 8004286:	68f9      	ldr	r1, [r7, #12]
 8004288:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800428a:	fb01 f303 	mul.w	r3, r1, r3
 800428e:	441a      	add	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	22ff      	movs	r2, #255	@ 0xff
 8004298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	22ff      	movs	r2, #255	@ 0xff
 80042a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d114      	bne.n	80042d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d01a      	beq.n	80042e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3310      	adds	r3, #16
 80042b6:	4618      	mov	r0, r3
 80042b8:	f001 fad8 	bl	800586c <xTaskRemoveFromEventList>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d012      	beq.n	80042e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80042c2:	4b0d      	ldr	r3, [pc, #52]	@ (80042f8 <xQueueGenericReset+0xd0>)
 80042c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	f3bf 8f4f 	dsb	sy
 80042ce:	f3bf 8f6f 	isb	sy
 80042d2:	e009      	b.n	80042e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	3310      	adds	r3, #16
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff fef1 	bl	80040c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	3324      	adds	r3, #36	@ 0x24
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7ff feec 	bl	80040c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80042e8:	f002 fb28 	bl	800693c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80042ec:	2301      	movs	r3, #1
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	e000ed04 	.word	0xe000ed04

080042fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b08e      	sub	sp, #56	@ 0x38
 8004300:	af02      	add	r7, sp, #8
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
 8004308:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d10b      	bne.n	8004328 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004314:	f383 8811 	msr	BASEPRI, r3
 8004318:	f3bf 8f6f 	isb	sy
 800431c:	f3bf 8f4f 	dsb	sy
 8004320:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004322:	bf00      	nop
 8004324:	bf00      	nop
 8004326:	e7fd      	b.n	8004324 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10b      	bne.n	8004346 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004340:	bf00      	nop
 8004342:	bf00      	nop
 8004344:	e7fd      	b.n	8004342 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <xQueueGenericCreateStatic+0x56>
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <xQueueGenericCreateStatic+0x5a>
 8004352:	2301      	movs	r3, #1
 8004354:	e000      	b.n	8004358 <xQueueGenericCreateStatic+0x5c>
 8004356:	2300      	movs	r3, #0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	623b      	str	r3, [r7, #32]
}
 800436e:	bf00      	nop
 8004370:	bf00      	nop
 8004372:	e7fd      	b.n	8004370 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d102      	bne.n	8004380 <xQueueGenericCreateStatic+0x84>
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d101      	bne.n	8004384 <xQueueGenericCreateStatic+0x88>
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <xQueueGenericCreateStatic+0x8a>
 8004384:	2300      	movs	r3, #0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10b      	bne.n	80043a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	61fb      	str	r3, [r7, #28]
}
 800439c:	bf00      	nop
 800439e:	bf00      	nop
 80043a0:	e7fd      	b.n	800439e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043a2:	2350      	movs	r3, #80	@ 0x50
 80043a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2b50      	cmp	r3, #80	@ 0x50
 80043aa:	d00b      	beq.n	80043c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	61bb      	str	r3, [r7, #24]
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80043c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80043ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00d      	beq.n	80043ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80043d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80043dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	68b9      	ldr	r1, [r7, #8]
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f000 f840 	bl	800446c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80043ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3730      	adds	r7, #48	@ 0x30
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b08a      	sub	sp, #40	@ 0x28
 80043fa:	af02      	add	r7, sp, #8
 80043fc:	60f8      	str	r0, [r7, #12]
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	4613      	mov	r3, r2
 8004402:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10b      	bne.n	8004422 <xQueueGenericCreate+0x2c>
	__asm volatile
 800440a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800440e:	f383 8811 	msr	BASEPRI, r3
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	f3bf 8f4f 	dsb	sy
 800441a:	613b      	str	r3, [r7, #16]
}
 800441c:	bf00      	nop
 800441e:	bf00      	nop
 8004420:	e7fd      	b.n	800441e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	fb02 f303 	mul.w	r3, r2, r3
 800442a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	3350      	adds	r3, #80	@ 0x50
 8004430:	4618      	mov	r0, r3
 8004432:	f002 fb73 	bl	8006b1c <pvPortMalloc>
 8004436:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d011      	beq.n	8004462 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	3350      	adds	r3, #80	@ 0x50
 8004446:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004450:	79fa      	ldrb	r2, [r7, #7]
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	4613      	mov	r3, r2
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	68b9      	ldr	r1, [r7, #8]
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 f805 	bl	800446c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004462:	69bb      	ldr	r3, [r7, #24]
	}
 8004464:	4618      	mov	r0, r3
 8004466:	3720      	adds	r7, #32
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
 8004478:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d103      	bne.n	8004488 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	601a      	str	r2, [r3, #0]
 8004486:	e002      	b.n	800448e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800449a:	2101      	movs	r1, #1
 800449c:	69b8      	ldr	r0, [r7, #24]
 800449e:	f7ff fec3 	bl	8004228 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80044aa:	bf00      	nop
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b082      	sub	sp, #8
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00e      	beq.n	80044de <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80044d2:	2300      	movs	r3, #0
 80044d4:	2200      	movs	r2, #0
 80044d6:	2100      	movs	r1, #0
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 f81d 	bl	8004518 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80044de:	bf00      	nop
 80044e0:	3708      	adds	r7, #8
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b086      	sub	sp, #24
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	4603      	mov	r3, r0
 80044ee:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80044f0:	2301      	movs	r3, #1
 80044f2:	617b      	str	r3, [r7, #20]
 80044f4:	2300      	movs	r3, #0
 80044f6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80044f8:	79fb      	ldrb	r3, [r7, #7]
 80044fa:	461a      	mov	r2, r3
 80044fc:	6939      	ldr	r1, [r7, #16]
 80044fe:	6978      	ldr	r0, [r7, #20]
 8004500:	f7ff ff79 	bl	80043f6 <xQueueGenericCreate>
 8004504:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f7ff ffd3 	bl	80044b2 <prvInitialiseMutex>

		return xNewQueue;
 800450c:	68fb      	ldr	r3, [r7, #12]
	}
 800450e:	4618      	mov	r0, r3
 8004510:	3718      	adds	r7, #24
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
	...

08004518 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b08e      	sub	sp, #56	@ 0x38
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
 8004524:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004526:	2300      	movs	r3, #0
 8004528:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800452e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10b      	bne.n	800454c <xQueueGenericSend+0x34>
	__asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d103      	bne.n	800455a <xQueueGenericSend+0x42>
 8004552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	2b00      	cmp	r3, #0
 8004558:	d101      	bne.n	800455e <xQueueGenericSend+0x46>
 800455a:	2301      	movs	r3, #1
 800455c:	e000      	b.n	8004560 <xQueueGenericSend+0x48>
 800455e:	2300      	movs	r3, #0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10b      	bne.n	800457c <xQueueGenericSend+0x64>
	__asm volatile
 8004564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004568:	f383 8811 	msr	BASEPRI, r3
 800456c:	f3bf 8f6f 	isb	sy
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004576:	bf00      	nop
 8004578:	bf00      	nop
 800457a:	e7fd      	b.n	8004578 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	2b02      	cmp	r3, #2
 8004580:	d103      	bne.n	800458a <xQueueGenericSend+0x72>
 8004582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004586:	2b01      	cmp	r3, #1
 8004588:	d101      	bne.n	800458e <xQueueGenericSend+0x76>
 800458a:	2301      	movs	r3, #1
 800458c:	e000      	b.n	8004590 <xQueueGenericSend+0x78>
 800458e:	2300      	movs	r3, #0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <xQueueGenericSend+0x94>
	__asm volatile
 8004594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	623b      	str	r3, [r7, #32]
}
 80045a6:	bf00      	nop
 80045a8:	bf00      	nop
 80045aa:	e7fd      	b.n	80045a8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045ac:	f001 fb24 	bl	8005bf8 <xTaskGetSchedulerState>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d102      	bne.n	80045bc <xQueueGenericSend+0xa4>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d101      	bne.n	80045c0 <xQueueGenericSend+0xa8>
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <xQueueGenericSend+0xaa>
 80045c0:	2300      	movs	r3, #0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10b      	bne.n	80045de <xQueueGenericSend+0xc6>
	__asm volatile
 80045c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ca:	f383 8811 	msr	BASEPRI, r3
 80045ce:	f3bf 8f6f 	isb	sy
 80045d2:	f3bf 8f4f 	dsb	sy
 80045d6:	61fb      	str	r3, [r7, #28]
}
 80045d8:	bf00      	nop
 80045da:	bf00      	nop
 80045dc:	e7fd      	b.n	80045da <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80045de:	f002 f97b 	bl	80068d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80045e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d302      	bcc.n	80045f4 <xQueueGenericSend+0xdc>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d129      	bne.n	8004648 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	68b9      	ldr	r1, [r7, #8]
 80045f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045fa:	f000 fb37 	bl	8004c6c <prvCopyDataToQueue>
 80045fe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	2b00      	cmp	r3, #0
 8004606:	d010      	beq.n	800462a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460a:	3324      	adds	r3, #36	@ 0x24
 800460c:	4618      	mov	r0, r3
 800460e:	f001 f92d 	bl	800586c <xTaskRemoveFromEventList>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d013      	beq.n	8004640 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004618:	4b3f      	ldr	r3, [pc, #252]	@ (8004718 <xQueueGenericSend+0x200>)
 800461a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	f3bf 8f4f 	dsb	sy
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	e00a      	b.n	8004640 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800462a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800462c:	2b00      	cmp	r3, #0
 800462e:	d007      	beq.n	8004640 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004630:	4b39      	ldr	r3, [pc, #228]	@ (8004718 <xQueueGenericSend+0x200>)
 8004632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	f3bf 8f4f 	dsb	sy
 800463c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004640:	f002 f97c 	bl	800693c <vPortExitCritical>
				return pdPASS;
 8004644:	2301      	movs	r3, #1
 8004646:	e063      	b.n	8004710 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d103      	bne.n	8004656 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800464e:	f002 f975 	bl	800693c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004652:	2300      	movs	r3, #0
 8004654:	e05c      	b.n	8004710 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004658:	2b00      	cmp	r3, #0
 800465a:	d106      	bne.n	800466a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800465c:	f107 0314 	add.w	r3, r7, #20
 8004660:	4618      	mov	r0, r3
 8004662:	f001 f967 	bl	8005934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004666:	2301      	movs	r3, #1
 8004668:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800466a:	f002 f967 	bl	800693c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800466e:	f000 fecf 	bl	8005410 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004672:	f002 f931 	bl	80068d8 <vPortEnterCritical>
 8004676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004678:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800467c:	b25b      	sxtb	r3, r3
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d103      	bne.n	800468c <xQueueGenericSend+0x174>
 8004684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800468c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004692:	b25b      	sxtb	r3, r3
 8004694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004698:	d103      	bne.n	80046a2 <xQueueGenericSend+0x18a>
 800469a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046a2:	f002 f94b 	bl	800693c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046a6:	1d3a      	adds	r2, r7, #4
 80046a8:	f107 0314 	add.w	r3, r7, #20
 80046ac:	4611      	mov	r1, r2
 80046ae:	4618      	mov	r0, r3
 80046b0:	f001 f956 	bl	8005960 <xTaskCheckForTimeOut>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d124      	bne.n	8004704 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80046ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80046bc:	f000 fbce 	bl	8004e5c <prvIsQueueFull>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d018      	beq.n	80046f8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80046c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c8:	3310      	adds	r3, #16
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	4611      	mov	r1, r2
 80046ce:	4618      	mov	r0, r3
 80046d0:	f001 f87a 	bl	80057c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80046d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80046d6:	f000 fb59 	bl	8004d8c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80046da:	f000 fea7 	bl	800542c <xTaskResumeAll>
 80046de:	4603      	mov	r3, r0
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f47f af7c 	bne.w	80045de <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80046e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004718 <xQueueGenericSend+0x200>)
 80046e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	f3bf 8f4f 	dsb	sy
 80046f2:	f3bf 8f6f 	isb	sy
 80046f6:	e772      	b.n	80045de <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80046f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80046fa:	f000 fb47 	bl	8004d8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046fe:	f000 fe95 	bl	800542c <xTaskResumeAll>
 8004702:	e76c      	b.n	80045de <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004704:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004706:	f000 fb41 	bl	8004d8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800470a:	f000 fe8f 	bl	800542c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800470e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004710:	4618      	mov	r0, r3
 8004712:	3738      	adds	r7, #56	@ 0x38
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	e000ed04 	.word	0xe000ed04

0800471c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b090      	sub	sp, #64	@ 0x40
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800472e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10b      	bne.n	800474c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004734:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004738:	f383 8811 	msr	BASEPRI, r3
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004746:	bf00      	nop
 8004748:	bf00      	nop
 800474a:	e7fd      	b.n	8004748 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d103      	bne.n	800475a <xQueueGenericSendFromISR+0x3e>
 8004752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <xQueueGenericSendFromISR+0x42>
 800475a:	2301      	movs	r3, #1
 800475c:	e000      	b.n	8004760 <xQueueGenericSendFromISR+0x44>
 800475e:	2300      	movs	r3, #0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10b      	bne.n	800477c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004768:	f383 8811 	msr	BASEPRI, r3
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	f3bf 8f4f 	dsb	sy
 8004774:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004776:	bf00      	nop
 8004778:	bf00      	nop
 800477a:	e7fd      	b.n	8004778 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	2b02      	cmp	r3, #2
 8004780:	d103      	bne.n	800478a <xQueueGenericSendFromISR+0x6e>
 8004782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <xQueueGenericSendFromISR+0x72>
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <xQueueGenericSendFromISR+0x74>
 800478e:	2300      	movs	r3, #0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10b      	bne.n	80047ac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004798:	f383 8811 	msr	BASEPRI, r3
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	623b      	str	r3, [r7, #32]
}
 80047a6:	bf00      	nop
 80047a8:	bf00      	nop
 80047aa:	e7fd      	b.n	80047a8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047ac:	f002 f974 	bl	8006a98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80047b0:	f3ef 8211 	mrs	r2, BASEPRI
 80047b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b8:	f383 8811 	msr	BASEPRI, r3
 80047bc:	f3bf 8f6f 	isb	sy
 80047c0:	f3bf 8f4f 	dsb	sy
 80047c4:	61fa      	str	r2, [r7, #28]
 80047c6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80047c8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047ca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80047cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d302      	bcc.n	80047de <xQueueGenericSendFromISR+0xc2>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d12f      	bne.n	800483e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80047de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	68b9      	ldr	r1, [r7, #8]
 80047f2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80047f4:	f000 fa3a 	bl	8004c6c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80047f8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80047fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004800:	d112      	bne.n	8004828 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004806:	2b00      	cmp	r3, #0
 8004808:	d016      	beq.n	8004838 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800480a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800480c:	3324      	adds	r3, #36	@ 0x24
 800480e:	4618      	mov	r0, r3
 8004810:	f001 f82c 	bl	800586c <xTaskRemoveFromEventList>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00e      	beq.n	8004838 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00b      	beq.n	8004838 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	e007      	b.n	8004838 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004828:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800482c:	3301      	adds	r3, #1
 800482e:	b2db      	uxtb	r3, r3
 8004830:	b25a      	sxtb	r2, r3
 8004832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004838:	2301      	movs	r3, #1
 800483a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800483c:	e001      	b.n	8004842 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800483e:	2300      	movs	r3, #0
 8004840:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004844:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800484c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800484e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004850:	4618      	mov	r0, r3
 8004852:	3740      	adds	r7, #64	@ 0x40
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b08c      	sub	sp, #48	@ 0x30
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004864:	2300      	movs	r3, #0
 8004866:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800486c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10b      	bne.n	800488a <xQueueReceive+0x32>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	623b      	str	r3, [r7, #32]
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	e7fd      	b.n	8004886 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d103      	bne.n	8004898 <xQueueReceive+0x40>
 8004890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <xQueueReceive+0x44>
 8004898:	2301      	movs	r3, #1
 800489a:	e000      	b.n	800489e <xQueueReceive+0x46>
 800489c:	2300      	movs	r3, #0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10b      	bne.n	80048ba <xQueueReceive+0x62>
	__asm volatile
 80048a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a6:	f383 8811 	msr	BASEPRI, r3
 80048aa:	f3bf 8f6f 	isb	sy
 80048ae:	f3bf 8f4f 	dsb	sy
 80048b2:	61fb      	str	r3, [r7, #28]
}
 80048b4:	bf00      	nop
 80048b6:	bf00      	nop
 80048b8:	e7fd      	b.n	80048b6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048ba:	f001 f99d 	bl	8005bf8 <xTaskGetSchedulerState>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d102      	bne.n	80048ca <xQueueReceive+0x72>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <xQueueReceive+0x76>
 80048ca:	2301      	movs	r3, #1
 80048cc:	e000      	b.n	80048d0 <xQueueReceive+0x78>
 80048ce:	2300      	movs	r3, #0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10b      	bne.n	80048ec <xQueueReceive+0x94>
	__asm volatile
 80048d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d8:	f383 8811 	msr	BASEPRI, r3
 80048dc:	f3bf 8f6f 	isb	sy
 80048e0:	f3bf 8f4f 	dsb	sy
 80048e4:	61bb      	str	r3, [r7, #24]
}
 80048e6:	bf00      	nop
 80048e8:	bf00      	nop
 80048ea:	e7fd      	b.n	80048e8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048ec:	f001 fff4 	bl	80068d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d01f      	beq.n	800493c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048fc:	68b9      	ldr	r1, [r7, #8]
 80048fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004900:	f000 fa1e 	bl	8004d40 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004906:	1e5a      	subs	r2, r3, #1
 8004908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800490c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d00f      	beq.n	8004934 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004916:	3310      	adds	r3, #16
 8004918:	4618      	mov	r0, r3
 800491a:	f000 ffa7 	bl	800586c <xTaskRemoveFromEventList>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d007      	beq.n	8004934 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004924:	4b3c      	ldr	r3, [pc, #240]	@ (8004a18 <xQueueReceive+0x1c0>)
 8004926:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004934:	f002 f802 	bl	800693c <vPortExitCritical>
				return pdPASS;
 8004938:	2301      	movs	r3, #1
 800493a:	e069      	b.n	8004a10 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d103      	bne.n	800494a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004942:	f001 fffb 	bl	800693c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004946:	2300      	movs	r3, #0
 8004948:	e062      	b.n	8004a10 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800494a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800494c:	2b00      	cmp	r3, #0
 800494e:	d106      	bne.n	800495e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004950:	f107 0310 	add.w	r3, r7, #16
 8004954:	4618      	mov	r0, r3
 8004956:	f000 ffed 	bl	8005934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800495a:	2301      	movs	r3, #1
 800495c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800495e:	f001 ffed 	bl	800693c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004962:	f000 fd55 	bl	8005410 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004966:	f001 ffb7 	bl	80068d8 <vPortEnterCritical>
 800496a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004970:	b25b      	sxtb	r3, r3
 8004972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004976:	d103      	bne.n	8004980 <xQueueReceive+0x128>
 8004978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800497a:	2200      	movs	r2, #0
 800497c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004982:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004986:	b25b      	sxtb	r3, r3
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498c:	d103      	bne.n	8004996 <xQueueReceive+0x13e>
 800498e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004996:	f001 ffd1 	bl	800693c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800499a:	1d3a      	adds	r2, r7, #4
 800499c:	f107 0310 	add.w	r3, r7, #16
 80049a0:	4611      	mov	r1, r2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 ffdc 	bl	8005960 <xTaskCheckForTimeOut>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d123      	bne.n	80049f6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049b0:	f000 fa3e 	bl	8004e30 <prvIsQueueEmpty>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d017      	beq.n	80049ea <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80049ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049bc:	3324      	adds	r3, #36	@ 0x24
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	4611      	mov	r1, r2
 80049c2:	4618      	mov	r0, r3
 80049c4:	f000 ff00 	bl	80057c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80049c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049ca:	f000 f9df 	bl	8004d8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80049ce:	f000 fd2d 	bl	800542c <xTaskResumeAll>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d189      	bne.n	80048ec <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80049d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004a18 <xQueueReceive+0x1c0>)
 80049da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049de:	601a      	str	r2, [r3, #0]
 80049e0:	f3bf 8f4f 	dsb	sy
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	e780      	b.n	80048ec <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80049ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049ec:	f000 f9ce 	bl	8004d8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049f0:	f000 fd1c 	bl	800542c <xTaskResumeAll>
 80049f4:	e77a      	b.n	80048ec <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80049f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80049f8:	f000 f9c8 	bl	8004d8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049fc:	f000 fd16 	bl	800542c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a02:	f000 fa15 	bl	8004e30 <prvIsQueueEmpty>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f43f af6f 	beq.w	80048ec <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004a0e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3730      	adds	r7, #48	@ 0x30
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	e000ed04 	.word	0xe000ed04

08004a1c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08e      	sub	sp, #56	@ 0x38
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a26:	2300      	movs	r3, #0
 8004a28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10b      	bne.n	8004a50 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a3c:	f383 8811 	msr	BASEPRI, r3
 8004a40:	f3bf 8f6f 	isb	sy
 8004a44:	f3bf 8f4f 	dsb	sy
 8004a48:	623b      	str	r3, [r7, #32]
}
 8004a4a:	bf00      	nop
 8004a4c:	bf00      	nop
 8004a4e:	e7fd      	b.n	8004a4c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00b      	beq.n	8004a70 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a5c:	f383 8811 	msr	BASEPRI, r3
 8004a60:	f3bf 8f6f 	isb	sy
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	61fb      	str	r3, [r7, #28]
}
 8004a6a:	bf00      	nop
 8004a6c:	bf00      	nop
 8004a6e:	e7fd      	b.n	8004a6c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a70:	f001 f8c2 	bl	8005bf8 <xTaskGetSchedulerState>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d102      	bne.n	8004a80 <xQueueSemaphoreTake+0x64>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <xQueueSemaphoreTake+0x68>
 8004a80:	2301      	movs	r3, #1
 8004a82:	e000      	b.n	8004a86 <xQueueSemaphoreTake+0x6a>
 8004a84:	2300      	movs	r3, #0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10b      	bne.n	8004aa2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8e:	f383 8811 	msr	BASEPRI, r3
 8004a92:	f3bf 8f6f 	isb	sy
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	61bb      	str	r3, [r7, #24]
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	e7fd      	b.n	8004a9e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004aa2:	f001 ff19 	bl	80068d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aaa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d024      	beq.n	8004afc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab4:	1e5a      	subs	r2, r3, #1
 8004ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ab8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d104      	bne.n	8004acc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004ac2:	f001 fa13 	bl	8005eec <pvTaskIncrementMutexHeldCount>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aca:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00f      	beq.n	8004af4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ad6:	3310      	adds	r3, #16
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f000 fec7 	bl	800586c <xTaskRemoveFromEventList>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d007      	beq.n	8004af4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ae4:	4b54      	ldr	r3, [pc, #336]	@ (8004c38 <xQueueSemaphoreTake+0x21c>)
 8004ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004af4:	f001 ff22 	bl	800693c <vPortExitCritical>
				return pdPASS;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e098      	b.n	8004c2e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d112      	bne.n	8004b28 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00b      	beq.n	8004b20 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b0c:	f383 8811 	msr	BASEPRI, r3
 8004b10:	f3bf 8f6f 	isb	sy
 8004b14:	f3bf 8f4f 	dsb	sy
 8004b18:	617b      	str	r3, [r7, #20]
}
 8004b1a:	bf00      	nop
 8004b1c:	bf00      	nop
 8004b1e:	e7fd      	b.n	8004b1c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004b20:	f001 ff0c 	bl	800693c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b24:	2300      	movs	r3, #0
 8004b26:	e082      	b.n	8004c2e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d106      	bne.n	8004b3c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b2e:	f107 030c 	add.w	r3, r7, #12
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fefe 	bl	8005934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b3c:	f001 fefe 	bl	800693c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b40:	f000 fc66 	bl	8005410 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b44:	f001 fec8 	bl	80068d8 <vPortEnterCritical>
 8004b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b4e:	b25b      	sxtb	r3, r3
 8004b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b54:	d103      	bne.n	8004b5e <xQueueSemaphoreTake+0x142>
 8004b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b64:	b25b      	sxtb	r3, r3
 8004b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6a:	d103      	bne.n	8004b74 <xQueueSemaphoreTake+0x158>
 8004b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b74:	f001 fee2 	bl	800693c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b78:	463a      	mov	r2, r7
 8004b7a:	f107 030c 	add.w	r3, r7, #12
 8004b7e:	4611      	mov	r1, r2
 8004b80:	4618      	mov	r0, r3
 8004b82:	f000 feed 	bl	8005960 <xTaskCheckForTimeOut>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d132      	bne.n	8004bf2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004b8e:	f000 f94f 	bl	8004e30 <prvIsQueueEmpty>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d026      	beq.n	8004be6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d109      	bne.n	8004bb4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004ba0:	f001 fe9a 	bl	80068d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f001 f843 	bl	8005c34 <xTaskPriorityInherit>
 8004bae:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004bb0:	f001 fec4 	bl	800693c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bb6:	3324      	adds	r3, #36	@ 0x24
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	4611      	mov	r1, r2
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f000 fe03 	bl	80057c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004bc2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004bc4:	f000 f8e2 	bl	8004d8c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004bc8:	f000 fc30 	bl	800542c <xTaskResumeAll>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f47f af67 	bne.w	8004aa2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004bd4:	4b18      	ldr	r3, [pc, #96]	@ (8004c38 <xQueueSemaphoreTake+0x21c>)
 8004bd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	f3bf 8f6f 	isb	sy
 8004be4:	e75d      	b.n	8004aa2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004be6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004be8:	f000 f8d0 	bl	8004d8c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bec:	f000 fc1e 	bl	800542c <xTaskResumeAll>
 8004bf0:	e757      	b.n	8004aa2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004bf2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004bf4:	f000 f8ca 	bl	8004d8c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bf8:	f000 fc18 	bl	800542c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bfc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004bfe:	f000 f917 	bl	8004e30 <prvIsQueueEmpty>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f43f af4c 	beq.w	8004aa2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00d      	beq.n	8004c2c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004c10:	f001 fe62 	bl	80068d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004c14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004c16:	f000 f811 	bl	8004c3c <prvGetDisinheritPriorityAfterTimeout>
 8004c1a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c22:	4618      	mov	r0, r3
 8004c24:	f001 f8de 	bl	8005de4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004c28:	f001 fe88 	bl	800693c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c2c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3738      	adds	r7, #56	@ 0x38
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	e000ed04 	.word	0xe000ed04

08004c3c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d006      	beq.n	8004c5a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004c56:	60fb      	str	r3, [r7, #12]
 8004c58:	e001      	b.n	8004c5e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
	}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c80:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10d      	bne.n	8004ca6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d14d      	bne.n	8004d2e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f001 f834 	bl	8005d04 <xTaskPriorityDisinherit>
 8004c9c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	609a      	str	r2, [r3, #8]
 8004ca4:	e043      	b.n	8004d2e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d119      	bne.n	8004ce0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6858      	ldr	r0, [r3, #4]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	68b9      	ldr	r1, [r7, #8]
 8004cb8:	f002 f9aa 	bl	8007010 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc4:	441a      	add	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	685a      	ldr	r2, [r3, #4]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d32b      	bcc.n	8004d2e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	605a      	str	r2, [r3, #4]
 8004cde:	e026      	b.n	8004d2e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	68d8      	ldr	r0, [r3, #12]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce8:	461a      	mov	r2, r3
 8004cea:	68b9      	ldr	r1, [r7, #8]
 8004cec:	f002 f990 	bl	8007010 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	68da      	ldr	r2, [r3, #12]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	425b      	negs	r3, r3
 8004cfa:	441a      	add	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	68da      	ldr	r2, [r3, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d207      	bcs.n	8004d1c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d14:	425b      	negs	r3, r3
 8004d16:	441a      	add	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d105      	bne.n	8004d2e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d002      	beq.n	8004d2e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004d36:	697b      	ldr	r3, [r7, #20]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b082      	sub	sp, #8
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d018      	beq.n	8004d84 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5a:	441a      	add	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d303      	bcc.n	8004d74 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68d9      	ldr	r1, [r3, #12]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6838      	ldr	r0, [r7, #0]
 8004d80:	f002 f946 	bl	8007010 <memcpy>
	}
}
 8004d84:	bf00      	nop
 8004d86:	3708      	adds	r7, #8
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d94:	f001 fda0 	bl	80068d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d9e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004da0:	e011      	b.n	8004dc6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d012      	beq.n	8004dd0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3324      	adds	r3, #36	@ 0x24
 8004dae:	4618      	mov	r0, r3
 8004db0:	f000 fd5c 	bl	800586c <xTaskRemoveFromEventList>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004dba:	f000 fe35 	bl	8005a28 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	dce9      	bgt.n	8004da2 <prvUnlockQueue+0x16>
 8004dce:	e000      	b.n	8004dd2 <prvUnlockQueue+0x46>
					break;
 8004dd0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	22ff      	movs	r2, #255	@ 0xff
 8004dd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004dda:	f001 fdaf 	bl	800693c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004dde:	f001 fd7b 	bl	80068d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004de8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004dea:	e011      	b.n	8004e10 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d012      	beq.n	8004e1a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3310      	adds	r3, #16
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f000 fd37 	bl	800586c <xTaskRemoveFromEventList>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e04:	f000 fe10 	bl	8005a28 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e08:	7bbb      	ldrb	r3, [r7, #14]
 8004e0a:	3b01      	subs	r3, #1
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	dce9      	bgt.n	8004dec <prvUnlockQueue+0x60>
 8004e18:	e000      	b.n	8004e1c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004e1a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	22ff      	movs	r2, #255	@ 0xff
 8004e20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004e24:	f001 fd8a 	bl	800693c <vPortExitCritical>
}
 8004e28:	bf00      	nop
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e38:	f001 fd4e 	bl	80068d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d102      	bne.n	8004e4a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004e44:	2301      	movs	r3, #1
 8004e46:	60fb      	str	r3, [r7, #12]
 8004e48:	e001      	b.n	8004e4e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e4e:	f001 fd75 	bl	800693c <vPortExitCritical>

	return xReturn;
 8004e52:	68fb      	ldr	r3, [r7, #12]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3710      	adds	r7, #16
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e64:	f001 fd38 	bl	80068d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d102      	bne.n	8004e7a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004e74:	2301      	movs	r3, #1
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	e001      	b.n	8004e7e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e7e:	f001 fd5d 	bl	800693c <vPortExitCritical>

	return xReturn;
 8004e82:	68fb      	ldr	r3, [r7, #12]
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e96:	2300      	movs	r3, #0
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	e014      	b.n	8004ec6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004e9c:	4a0f      	ldr	r2, [pc, #60]	@ (8004edc <vQueueAddToRegistry+0x50>)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10b      	bne.n	8004ec0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004ea8:	490c      	ldr	r1, [pc, #48]	@ (8004edc <vQueueAddToRegistry+0x50>)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8004edc <vQueueAddToRegistry+0x50>)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	4413      	add	r3, r2
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004ebe:	e006      	b.n	8004ece <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	60fb      	str	r3, [r7, #12]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b07      	cmp	r3, #7
 8004eca:	d9e7      	bls.n	8004e9c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004ecc:	bf00      	nop
 8004ece:	bf00      	nop
 8004ed0:	3714      	adds	r7, #20
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20000dac 	.word	0x20000dac

08004ee0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	60b9      	str	r1, [r7, #8]
 8004eea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ef0:	f001 fcf2 	bl	80068d8 <vPortEnterCritical>
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004efa:	b25b      	sxtb	r3, r3
 8004efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f00:	d103      	bne.n	8004f0a <vQueueWaitForMessageRestricted+0x2a>
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f10:	b25b      	sxtb	r3, r3
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f16:	d103      	bne.n	8004f20 <vQueueWaitForMessageRestricted+0x40>
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f20:	f001 fd0c 	bl	800693c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d106      	bne.n	8004f3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	3324      	adds	r3, #36	@ 0x24
 8004f30:	687a      	ldr	r2, [r7, #4]
 8004f32:	68b9      	ldr	r1, [r7, #8]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f000 fc6d 	bl	8005814 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004f3a:	6978      	ldr	r0, [r7, #20]
 8004f3c:	f7ff ff26 	bl	8004d8c <prvUnlockQueue>
	}
 8004f40:	bf00      	nop
 8004f42:	3718      	adds	r7, #24
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b08e      	sub	sp, #56	@ 0x38
 8004f4c:	af04      	add	r7, sp, #16
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	623b      	str	r3, [r7, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10b      	bne.n	8004f92 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7e:	f383 8811 	msr	BASEPRI, r3
 8004f82:	f3bf 8f6f 	isb	sy
 8004f86:	f3bf 8f4f 	dsb	sy
 8004f8a:	61fb      	str	r3, [r7, #28]
}
 8004f8c:	bf00      	nop
 8004f8e:	bf00      	nop
 8004f90:	e7fd      	b.n	8004f8e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f92:	23a8      	movs	r3, #168	@ 0xa8
 8004f94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2ba8      	cmp	r3, #168	@ 0xa8
 8004f9a:	d00b      	beq.n	8004fb4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa0:	f383 8811 	msr	BASEPRI, r3
 8004fa4:	f3bf 8f6f 	isb	sy
 8004fa8:	f3bf 8f4f 	dsb	sy
 8004fac:	61bb      	str	r3, [r7, #24]
}
 8004fae:	bf00      	nop
 8004fb0:	bf00      	nop
 8004fb2:	e7fd      	b.n	8004fb0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004fb4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d01e      	beq.n	8004ffa <xTaskCreateStatic+0xb2>
 8004fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d01b      	beq.n	8004ffa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004fca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	9303      	str	r3, [sp, #12]
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fda:	9302      	str	r3, [sp, #8]
 8004fdc:	f107 0314 	add.w	r3, r7, #20
 8004fe0:	9301      	str	r3, [sp, #4]
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe4:	9300      	str	r3, [sp, #0]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	68b9      	ldr	r1, [r7, #8]
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 f851 	bl	8005094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ff2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004ff4:	f000 f8f6 	bl	80051e4 <prvAddNewTaskToReadyList>
 8004ff8:	e001      	b.n	8004ffe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ffe:	697b      	ldr	r3, [r7, #20]
	}
 8005000:	4618      	mov	r0, r3
 8005002:	3728      	adds	r7, #40	@ 0x28
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005008:	b580      	push	{r7, lr}
 800500a:	b08c      	sub	sp, #48	@ 0x30
 800500c:	af04      	add	r7, sp, #16
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	603b      	str	r3, [r7, #0]
 8005014:	4613      	mov	r3, r2
 8005016:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005018:	88fb      	ldrh	r3, [r7, #6]
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4618      	mov	r0, r3
 800501e:	f001 fd7d 	bl	8006b1c <pvPortMalloc>
 8005022:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00e      	beq.n	8005048 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800502a:	20a8      	movs	r0, #168	@ 0xa8
 800502c:	f001 fd76 	bl	8006b1c <pvPortMalloc>
 8005030:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	631a      	str	r2, [r3, #48]	@ 0x30
 800503e:	e005      	b.n	800504c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005040:	6978      	ldr	r0, [r7, #20]
 8005042:	f001 fe39 	bl	8006cb8 <vPortFree>
 8005046:	e001      	b.n	800504c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005048:	2300      	movs	r3, #0
 800504a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d017      	beq.n	8005082 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	2300      	movs	r3, #0
 800505e:	9303      	str	r3, [sp, #12]
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	9302      	str	r3, [sp, #8]
 8005064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005066:	9301      	str	r3, [sp, #4]
 8005068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800506a:	9300      	str	r3, [sp, #0]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	68b9      	ldr	r1, [r7, #8]
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 f80f 	bl	8005094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005076:	69f8      	ldr	r0, [r7, #28]
 8005078:	f000 f8b4 	bl	80051e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800507c:	2301      	movs	r3, #1
 800507e:	61bb      	str	r3, [r7, #24]
 8005080:	e002      	b.n	8005088 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005082:	f04f 33ff 	mov.w	r3, #4294967295
 8005086:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005088:	69bb      	ldr	r3, [r7, #24]
	}
 800508a:	4618      	mov	r0, r3
 800508c:	3720      	adds	r7, #32
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
 80050a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80050a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	461a      	mov	r2, r3
 80050ac:	21a5      	movs	r1, #165	@ 0xa5
 80050ae:	f001 ff23 	bl	8006ef8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80050bc:	3b01      	subs	r3, #1
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	f023 0307 	bic.w	r3, r3, #7
 80050ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	f003 0307 	and.w	r3, r3, #7
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00b      	beq.n	80050ee <prvInitialiseNewTask+0x5a>
	__asm volatile
 80050d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050da:	f383 8811 	msr	BASEPRI, r3
 80050de:	f3bf 8f6f 	isb	sy
 80050e2:	f3bf 8f4f 	dsb	sy
 80050e6:	617b      	str	r3, [r7, #20]
}
 80050e8:	bf00      	nop
 80050ea:	bf00      	nop
 80050ec:	e7fd      	b.n	80050ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d01f      	beq.n	8005134 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050f4:	2300      	movs	r3, #0
 80050f6:	61fb      	str	r3, [r7, #28]
 80050f8:	e012      	b.n	8005120 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	4413      	add	r3, r2
 8005100:	7819      	ldrb	r1, [r3, #0]
 8005102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	4413      	add	r3, r2
 8005108:	3334      	adds	r3, #52	@ 0x34
 800510a:	460a      	mov	r2, r1
 800510c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800510e:	68ba      	ldr	r2, [r7, #8]
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	4413      	add	r3, r2
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d006      	beq.n	8005128 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	3301      	adds	r3, #1
 800511e:	61fb      	str	r3, [r7, #28]
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	2b0f      	cmp	r3, #15
 8005124:	d9e9      	bls.n	80050fa <prvInitialiseNewTask+0x66>
 8005126:	e000      	b.n	800512a <prvInitialiseNewTask+0x96>
			{
				break;
 8005128:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800512a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005132:	e003      	b.n	800513c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800513c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800513e:	2b37      	cmp	r3, #55	@ 0x37
 8005140:	d901      	bls.n	8005146 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005142:	2337      	movs	r3, #55	@ 0x37
 8005144:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005148:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800514a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800514c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005150:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	2200      	movs	r2, #0
 8005156:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515a:	3304      	adds	r3, #4
 800515c:	4618      	mov	r0, r3
 800515e:	f7fe ffcf 	bl	8004100 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005164:	3318      	adds	r3, #24
 8005166:	4618      	mov	r0, r3
 8005168:	f7fe ffca 	bl	8004100 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800516c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005170:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800517c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005180:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	2200      	movs	r2, #0
 8005186:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800518a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518c:	2200      	movs	r2, #0
 800518e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005194:	3354      	adds	r3, #84	@ 0x54
 8005196:	224c      	movs	r2, #76	@ 0x4c
 8005198:	2100      	movs	r1, #0
 800519a:	4618      	mov	r0, r3
 800519c:	f001 feac 	bl	8006ef8 <memset>
 80051a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a2:	4a0d      	ldr	r2, [pc, #52]	@ (80051d8 <prvInitialiseNewTask+0x144>)
 80051a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	4a0c      	ldr	r2, [pc, #48]	@ (80051dc <prvInitialiseNewTask+0x148>)
 80051aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80051ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ae:	4a0c      	ldr	r2, [pc, #48]	@ (80051e0 <prvInitialiseNewTask+0x14c>)
 80051b0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	68f9      	ldr	r1, [r7, #12]
 80051b6:	69b8      	ldr	r0, [r7, #24]
 80051b8:	f001 fa5a 	bl	8006670 <pxPortInitialiseStack>
 80051bc:	4602      	mov	r2, r0
 80051be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80051c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80051c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051ce:	bf00      	nop
 80051d0:	3720      	adds	r7, #32
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	20005040 	.word	0x20005040
 80051dc:	200050a8 	.word	0x200050a8
 80051e0:	20005110 	.word	0x20005110

080051e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80051ec:	f001 fb74 	bl	80068d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80051f0:	4b2d      	ldr	r3, [pc, #180]	@ (80052a8 <prvAddNewTaskToReadyList+0xc4>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3301      	adds	r3, #1
 80051f6:	4a2c      	ldr	r2, [pc, #176]	@ (80052a8 <prvAddNewTaskToReadyList+0xc4>)
 80051f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80051fa:	4b2c      	ldr	r3, [pc, #176]	@ (80052ac <prvAddNewTaskToReadyList+0xc8>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d109      	bne.n	8005216 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005202:	4a2a      	ldr	r2, [pc, #168]	@ (80052ac <prvAddNewTaskToReadyList+0xc8>)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005208:	4b27      	ldr	r3, [pc, #156]	@ (80052a8 <prvAddNewTaskToReadyList+0xc4>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d110      	bne.n	8005232 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005210:	f000 fc2e 	bl	8005a70 <prvInitialiseTaskLists>
 8005214:	e00d      	b.n	8005232 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005216:	4b26      	ldr	r3, [pc, #152]	@ (80052b0 <prvAddNewTaskToReadyList+0xcc>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d109      	bne.n	8005232 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800521e:	4b23      	ldr	r3, [pc, #140]	@ (80052ac <prvAddNewTaskToReadyList+0xc8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005228:	429a      	cmp	r2, r3
 800522a:	d802      	bhi.n	8005232 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800522c:	4a1f      	ldr	r2, [pc, #124]	@ (80052ac <prvAddNewTaskToReadyList+0xc8>)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005232:	4b20      	ldr	r3, [pc, #128]	@ (80052b4 <prvAddNewTaskToReadyList+0xd0>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3301      	adds	r3, #1
 8005238:	4a1e      	ldr	r2, [pc, #120]	@ (80052b4 <prvAddNewTaskToReadyList+0xd0>)
 800523a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800523c:	4b1d      	ldr	r3, [pc, #116]	@ (80052b4 <prvAddNewTaskToReadyList+0xd0>)
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005248:	4b1b      	ldr	r3, [pc, #108]	@ (80052b8 <prvAddNewTaskToReadyList+0xd4>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	429a      	cmp	r2, r3
 800524e:	d903      	bls.n	8005258 <prvAddNewTaskToReadyList+0x74>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005254:	4a18      	ldr	r2, [pc, #96]	@ (80052b8 <prvAddNewTaskToReadyList+0xd4>)
 8005256:	6013      	str	r3, [r2, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525c:	4613      	mov	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4413      	add	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4a15      	ldr	r2, [pc, #84]	@ (80052bc <prvAddNewTaskToReadyList+0xd8>)
 8005266:	441a      	add	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	3304      	adds	r3, #4
 800526c:	4619      	mov	r1, r3
 800526e:	4610      	mov	r0, r2
 8005270:	f7fe ff53 	bl	800411a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005274:	f001 fb62 	bl	800693c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005278:	4b0d      	ldr	r3, [pc, #52]	@ (80052b0 <prvAddNewTaskToReadyList+0xcc>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00e      	beq.n	800529e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005280:	4b0a      	ldr	r3, [pc, #40]	@ (80052ac <prvAddNewTaskToReadyList+0xc8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528a:	429a      	cmp	r2, r3
 800528c:	d207      	bcs.n	800529e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800528e:	4b0c      	ldr	r3, [pc, #48]	@ (80052c0 <prvAddNewTaskToReadyList+0xdc>)
 8005290:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005294:	601a      	str	r2, [r3, #0]
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800529e:	bf00      	nop
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	200012c0 	.word	0x200012c0
 80052ac:	20000dec 	.word	0x20000dec
 80052b0:	200012cc 	.word	0x200012cc
 80052b4:	200012dc 	.word	0x200012dc
 80052b8:	200012c8 	.word	0x200012c8
 80052bc:	20000df0 	.word	0x20000df0
 80052c0:	e000ed04 	.word	0xe000ed04

080052c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80052cc:	2300      	movs	r3, #0
 80052ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d018      	beq.n	8005308 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80052d6:	4b14      	ldr	r3, [pc, #80]	@ (8005328 <vTaskDelay+0x64>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00b      	beq.n	80052f6 <vTaskDelay+0x32>
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	60bb      	str	r3, [r7, #8]
}
 80052f0:	bf00      	nop
 80052f2:	bf00      	nop
 80052f4:	e7fd      	b.n	80052f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80052f6:	f000 f88b 	bl	8005410 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80052fa:	2100      	movs	r1, #0
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fe09 	bl	8005f14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005302:	f000 f893 	bl	800542c <xTaskResumeAll>
 8005306:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d107      	bne.n	800531e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800530e:	4b07      	ldr	r3, [pc, #28]	@ (800532c <vTaskDelay+0x68>)
 8005310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	f3bf 8f4f 	dsb	sy
 800531a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800531e:	bf00      	nop
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	200012e8 	.word	0x200012e8
 800532c:	e000ed04 	.word	0xe000ed04

08005330 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b08a      	sub	sp, #40	@ 0x28
 8005334:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005336:	2300      	movs	r3, #0
 8005338:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800533a:	2300      	movs	r3, #0
 800533c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800533e:	463a      	mov	r2, r7
 8005340:	1d39      	adds	r1, r7, #4
 8005342:	f107 0308 	add.w	r3, r7, #8
 8005346:	4618      	mov	r0, r3
 8005348:	f7fe fe86 	bl	8004058 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800534c:	6839      	ldr	r1, [r7, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	9202      	str	r2, [sp, #8]
 8005354:	9301      	str	r3, [sp, #4]
 8005356:	2300      	movs	r3, #0
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	2300      	movs	r3, #0
 800535c:	460a      	mov	r2, r1
 800535e:	4924      	ldr	r1, [pc, #144]	@ (80053f0 <vTaskStartScheduler+0xc0>)
 8005360:	4824      	ldr	r0, [pc, #144]	@ (80053f4 <vTaskStartScheduler+0xc4>)
 8005362:	f7ff fdf1 	bl	8004f48 <xTaskCreateStatic>
 8005366:	4603      	mov	r3, r0
 8005368:	4a23      	ldr	r2, [pc, #140]	@ (80053f8 <vTaskStartScheduler+0xc8>)
 800536a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800536c:	4b22      	ldr	r3, [pc, #136]	@ (80053f8 <vTaskStartScheduler+0xc8>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d002      	beq.n	800537a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005374:	2301      	movs	r3, #1
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	e001      	b.n	800537e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800537a:	2300      	movs	r3, #0
 800537c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d102      	bne.n	800538a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005384:	f000 fe1a 	bl	8005fbc <xTimerCreateTimerTask>
 8005388:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d11b      	bne.n	80053c8 <vTaskStartScheduler+0x98>
	__asm volatile
 8005390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	613b      	str	r3, [r7, #16]
}
 80053a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80053a4:	4b15      	ldr	r3, [pc, #84]	@ (80053fc <vTaskStartScheduler+0xcc>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	3354      	adds	r3, #84	@ 0x54
 80053aa:	4a15      	ldr	r2, [pc, #84]	@ (8005400 <vTaskStartScheduler+0xd0>)
 80053ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80053ae:	4b15      	ldr	r3, [pc, #84]	@ (8005404 <vTaskStartScheduler+0xd4>)
 80053b0:	f04f 32ff 	mov.w	r2, #4294967295
 80053b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80053b6:	4b14      	ldr	r3, [pc, #80]	@ (8005408 <vTaskStartScheduler+0xd8>)
 80053b8:	2201      	movs	r2, #1
 80053ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80053bc:	4b13      	ldr	r3, [pc, #76]	@ (800540c <vTaskStartScheduler+0xdc>)
 80053be:	2200      	movs	r2, #0
 80053c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80053c2:	f001 f9e5 	bl	8006790 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80053c6:	e00f      	b.n	80053e8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ce:	d10b      	bne.n	80053e8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	60fb      	str	r3, [r7, #12]
}
 80053e2:	bf00      	nop
 80053e4:	bf00      	nop
 80053e6:	e7fd      	b.n	80053e4 <vTaskStartScheduler+0xb4>
}
 80053e8:	bf00      	nop
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	08007144 	.word	0x08007144
 80053f4:	08005a41 	.word	0x08005a41
 80053f8:	200012e4 	.word	0x200012e4
 80053fc:	20000dec 	.word	0x20000dec
 8005400:	20000040 	.word	0x20000040
 8005404:	200012e0 	.word	0x200012e0
 8005408:	200012cc 	.word	0x200012cc
 800540c:	200012c4 	.word	0x200012c4

08005410 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005410:	b480      	push	{r7}
 8005412:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005414:	4b04      	ldr	r3, [pc, #16]	@ (8005428 <vTaskSuspendAll+0x18>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	3301      	adds	r3, #1
 800541a:	4a03      	ldr	r2, [pc, #12]	@ (8005428 <vTaskSuspendAll+0x18>)
 800541c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800541e:	bf00      	nop
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr
 8005428:	200012e8 	.word	0x200012e8

0800542c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005432:	2300      	movs	r3, #0
 8005434:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005436:	2300      	movs	r3, #0
 8005438:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800543a:	4b42      	ldr	r3, [pc, #264]	@ (8005544 <xTaskResumeAll+0x118>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10b      	bne.n	800545a <xTaskResumeAll+0x2e>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	603b      	str	r3, [r7, #0]
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop
 8005458:	e7fd      	b.n	8005456 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800545a:	f001 fa3d 	bl	80068d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800545e:	4b39      	ldr	r3, [pc, #228]	@ (8005544 <xTaskResumeAll+0x118>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3b01      	subs	r3, #1
 8005464:	4a37      	ldr	r2, [pc, #220]	@ (8005544 <xTaskResumeAll+0x118>)
 8005466:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005468:	4b36      	ldr	r3, [pc, #216]	@ (8005544 <xTaskResumeAll+0x118>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d162      	bne.n	8005536 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005470:	4b35      	ldr	r3, [pc, #212]	@ (8005548 <xTaskResumeAll+0x11c>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d05e      	beq.n	8005536 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005478:	e02f      	b.n	80054da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800547a:	4b34      	ldr	r3, [pc, #208]	@ (800554c <xTaskResumeAll+0x120>)
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	3318      	adds	r3, #24
 8005486:	4618      	mov	r0, r3
 8005488:	f7fe fea4 	bl	80041d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3304      	adds	r3, #4
 8005490:	4618      	mov	r0, r3
 8005492:	f7fe fe9f 	bl	80041d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800549a:	4b2d      	ldr	r3, [pc, #180]	@ (8005550 <xTaskResumeAll+0x124>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d903      	bls.n	80054aa <xTaskResumeAll+0x7e>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005550 <xTaskResumeAll+0x124>)
 80054a8:	6013      	str	r3, [r2, #0]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ae:	4613      	mov	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4a27      	ldr	r2, [pc, #156]	@ (8005554 <xTaskResumeAll+0x128>)
 80054b8:	441a      	add	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	3304      	adds	r3, #4
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f7fe fe2a 	bl	800411a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ca:	4b23      	ldr	r3, [pc, #140]	@ (8005558 <xTaskResumeAll+0x12c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d302      	bcc.n	80054da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80054d4:	4b21      	ldr	r3, [pc, #132]	@ (800555c <xTaskResumeAll+0x130>)
 80054d6:	2201      	movs	r2, #1
 80054d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054da:	4b1c      	ldr	r3, [pc, #112]	@ (800554c <xTaskResumeAll+0x120>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1cb      	bne.n	800547a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d001      	beq.n	80054ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80054e8:	f000 fb66 	bl	8005bb8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80054ec:	4b1c      	ldr	r3, [pc, #112]	@ (8005560 <xTaskResumeAll+0x134>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d010      	beq.n	800551a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80054f8:	f000 f846 	bl	8005588 <xTaskIncrementTick>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005502:	4b16      	ldr	r3, [pc, #88]	@ (800555c <xTaskResumeAll+0x130>)
 8005504:	2201      	movs	r2, #1
 8005506:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3b01      	subs	r3, #1
 800550c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1f1      	bne.n	80054f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005514:	4b12      	ldr	r3, [pc, #72]	@ (8005560 <xTaskResumeAll+0x134>)
 8005516:	2200      	movs	r2, #0
 8005518:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800551a:	4b10      	ldr	r3, [pc, #64]	@ (800555c <xTaskResumeAll+0x130>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d009      	beq.n	8005536 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005522:	2301      	movs	r3, #1
 8005524:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005526:	4b0f      	ldr	r3, [pc, #60]	@ (8005564 <xTaskResumeAll+0x138>)
 8005528:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800552c:	601a      	str	r2, [r3, #0]
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005536:	f001 fa01 	bl	800693c <vPortExitCritical>

	return xAlreadyYielded;
 800553a:	68bb      	ldr	r3, [r7, #8]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	200012e8 	.word	0x200012e8
 8005548:	200012c0 	.word	0x200012c0
 800554c:	20001280 	.word	0x20001280
 8005550:	200012c8 	.word	0x200012c8
 8005554:	20000df0 	.word	0x20000df0
 8005558:	20000dec 	.word	0x20000dec
 800555c:	200012d4 	.word	0x200012d4
 8005560:	200012d0 	.word	0x200012d0
 8005564:	e000ed04 	.word	0xe000ed04

08005568 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800556e:	4b05      	ldr	r3, [pc, #20]	@ (8005584 <xTaskGetTickCount+0x1c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005574:	687b      	ldr	r3, [r7, #4]
}
 8005576:	4618      	mov	r0, r3
 8005578:	370c      	adds	r7, #12
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	200012c4 	.word	0x200012c4

08005588 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b086      	sub	sp, #24
 800558c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005592:	4b4f      	ldr	r3, [pc, #316]	@ (80056d0 <xTaskIncrementTick+0x148>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	f040 8090 	bne.w	80056bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800559c:	4b4d      	ldr	r3, [pc, #308]	@ (80056d4 <xTaskIncrementTick+0x14c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3301      	adds	r3, #1
 80055a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80055a4:	4a4b      	ldr	r2, [pc, #300]	@ (80056d4 <xTaskIncrementTick+0x14c>)
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d121      	bne.n	80055f4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80055b0:	4b49      	ldr	r3, [pc, #292]	@ (80056d8 <xTaskIncrementTick+0x150>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00b      	beq.n	80055d2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80055ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055be:	f383 8811 	msr	BASEPRI, r3
 80055c2:	f3bf 8f6f 	isb	sy
 80055c6:	f3bf 8f4f 	dsb	sy
 80055ca:	603b      	str	r3, [r7, #0]
}
 80055cc:	bf00      	nop
 80055ce:	bf00      	nop
 80055d0:	e7fd      	b.n	80055ce <xTaskIncrementTick+0x46>
 80055d2:	4b41      	ldr	r3, [pc, #260]	@ (80056d8 <xTaskIncrementTick+0x150>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	60fb      	str	r3, [r7, #12]
 80055d8:	4b40      	ldr	r3, [pc, #256]	@ (80056dc <xTaskIncrementTick+0x154>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a3e      	ldr	r2, [pc, #248]	@ (80056d8 <xTaskIncrementTick+0x150>)
 80055de:	6013      	str	r3, [r2, #0]
 80055e0:	4a3e      	ldr	r2, [pc, #248]	@ (80056dc <xTaskIncrementTick+0x154>)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6013      	str	r3, [r2, #0]
 80055e6:	4b3e      	ldr	r3, [pc, #248]	@ (80056e0 <xTaskIncrementTick+0x158>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3301      	adds	r3, #1
 80055ec:	4a3c      	ldr	r2, [pc, #240]	@ (80056e0 <xTaskIncrementTick+0x158>)
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	f000 fae2 	bl	8005bb8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80055f4:	4b3b      	ldr	r3, [pc, #236]	@ (80056e4 <xTaskIncrementTick+0x15c>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d349      	bcc.n	8005692 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055fe:	4b36      	ldr	r3, [pc, #216]	@ (80056d8 <xTaskIncrementTick+0x150>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d104      	bne.n	8005612 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005608:	4b36      	ldr	r3, [pc, #216]	@ (80056e4 <xTaskIncrementTick+0x15c>)
 800560a:	f04f 32ff 	mov.w	r2, #4294967295
 800560e:	601a      	str	r2, [r3, #0]
					break;
 8005610:	e03f      	b.n	8005692 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005612:	4b31      	ldr	r3, [pc, #196]	@ (80056d8 <xTaskIncrementTick+0x150>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	429a      	cmp	r2, r3
 8005628:	d203      	bcs.n	8005632 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800562a:	4a2e      	ldr	r2, [pc, #184]	@ (80056e4 <xTaskIncrementTick+0x15c>)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005630:	e02f      	b.n	8005692 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	3304      	adds	r3, #4
 8005636:	4618      	mov	r0, r3
 8005638:	f7fe fdcc 	bl	80041d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005640:	2b00      	cmp	r3, #0
 8005642:	d004      	beq.n	800564e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	3318      	adds	r3, #24
 8005648:	4618      	mov	r0, r3
 800564a:	f7fe fdc3 	bl	80041d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005652:	4b25      	ldr	r3, [pc, #148]	@ (80056e8 <xTaskIncrementTick+0x160>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d903      	bls.n	8005662 <xTaskIncrementTick+0xda>
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565e:	4a22      	ldr	r2, [pc, #136]	@ (80056e8 <xTaskIncrementTick+0x160>)
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005666:	4613      	mov	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4413      	add	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	4a1f      	ldr	r2, [pc, #124]	@ (80056ec <xTaskIncrementTick+0x164>)
 8005670:	441a      	add	r2, r3
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	3304      	adds	r3, #4
 8005676:	4619      	mov	r1, r3
 8005678:	4610      	mov	r0, r2
 800567a:	f7fe fd4e 	bl	800411a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005682:	4b1b      	ldr	r3, [pc, #108]	@ (80056f0 <xTaskIncrementTick+0x168>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005688:	429a      	cmp	r2, r3
 800568a:	d3b8      	bcc.n	80055fe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800568c:	2301      	movs	r3, #1
 800568e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005690:	e7b5      	b.n	80055fe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005692:	4b17      	ldr	r3, [pc, #92]	@ (80056f0 <xTaskIncrementTick+0x168>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005698:	4914      	ldr	r1, [pc, #80]	@ (80056ec <xTaskIncrementTick+0x164>)
 800569a:	4613      	mov	r3, r2
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	4413      	add	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	440b      	add	r3, r1
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d901      	bls.n	80056ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80056aa:	2301      	movs	r3, #1
 80056ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80056ae:	4b11      	ldr	r3, [pc, #68]	@ (80056f4 <xTaskIncrementTick+0x16c>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d007      	beq.n	80056c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80056b6:	2301      	movs	r3, #1
 80056b8:	617b      	str	r3, [r7, #20]
 80056ba:	e004      	b.n	80056c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80056bc:	4b0e      	ldr	r3, [pc, #56]	@ (80056f8 <xTaskIncrementTick+0x170>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	3301      	adds	r3, #1
 80056c2:	4a0d      	ldr	r2, [pc, #52]	@ (80056f8 <xTaskIncrementTick+0x170>)
 80056c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80056c6:	697b      	ldr	r3, [r7, #20]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3718      	adds	r7, #24
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	200012e8 	.word	0x200012e8
 80056d4:	200012c4 	.word	0x200012c4
 80056d8:	20001278 	.word	0x20001278
 80056dc:	2000127c 	.word	0x2000127c
 80056e0:	200012d8 	.word	0x200012d8
 80056e4:	200012e0 	.word	0x200012e0
 80056e8:	200012c8 	.word	0x200012c8
 80056ec:	20000df0 	.word	0x20000df0
 80056f0:	20000dec 	.word	0x20000dec
 80056f4:	200012d4 	.word	0x200012d4
 80056f8:	200012d0 	.word	0x200012d0

080056fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005702:	4b2b      	ldr	r3, [pc, #172]	@ (80057b0 <vTaskSwitchContext+0xb4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800570a:	4b2a      	ldr	r3, [pc, #168]	@ (80057b4 <vTaskSwitchContext+0xb8>)
 800570c:	2201      	movs	r2, #1
 800570e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005710:	e047      	b.n	80057a2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005712:	4b28      	ldr	r3, [pc, #160]	@ (80057b4 <vTaskSwitchContext+0xb8>)
 8005714:	2200      	movs	r2, #0
 8005716:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005718:	4b27      	ldr	r3, [pc, #156]	@ (80057b8 <vTaskSwitchContext+0xbc>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	e011      	b.n	8005744 <vTaskSwitchContext+0x48>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10b      	bne.n	800573e <vTaskSwitchContext+0x42>
	__asm volatile
 8005726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800572a:	f383 8811 	msr	BASEPRI, r3
 800572e:	f3bf 8f6f 	isb	sy
 8005732:	f3bf 8f4f 	dsb	sy
 8005736:	607b      	str	r3, [r7, #4]
}
 8005738:	bf00      	nop
 800573a:	bf00      	nop
 800573c:	e7fd      	b.n	800573a <vTaskSwitchContext+0x3e>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	3b01      	subs	r3, #1
 8005742:	60fb      	str	r3, [r7, #12]
 8005744:	491d      	ldr	r1, [pc, #116]	@ (80057bc <vTaskSwitchContext+0xc0>)
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	4613      	mov	r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4413      	add	r3, r2
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	440b      	add	r3, r1
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d0e3      	beq.n	8005720 <vTaskSwitchContext+0x24>
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4613      	mov	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4a16      	ldr	r2, [pc, #88]	@ (80057bc <vTaskSwitchContext+0xc0>)
 8005764:	4413      	add	r3, r2
 8005766:	60bb      	str	r3, [r7, #8]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	685a      	ldr	r2, [r3, #4]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	605a      	str	r2, [r3, #4]
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	3308      	adds	r3, #8
 800577a:	429a      	cmp	r2, r3
 800577c:	d104      	bne.n	8005788 <vTaskSwitchContext+0x8c>
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	605a      	str	r2, [r3, #4]
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	4a0c      	ldr	r2, [pc, #48]	@ (80057c0 <vTaskSwitchContext+0xc4>)
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	4a09      	ldr	r2, [pc, #36]	@ (80057b8 <vTaskSwitchContext+0xbc>)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005798:	4b09      	ldr	r3, [pc, #36]	@ (80057c0 <vTaskSwitchContext+0xc4>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3354      	adds	r3, #84	@ 0x54
 800579e:	4a09      	ldr	r2, [pc, #36]	@ (80057c4 <vTaskSwitchContext+0xc8>)
 80057a0:	6013      	str	r3, [r2, #0]
}
 80057a2:	bf00      	nop
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	200012e8 	.word	0x200012e8
 80057b4:	200012d4 	.word	0x200012d4
 80057b8:	200012c8 	.word	0x200012c8
 80057bc:	20000df0 	.word	0x20000df0
 80057c0:	20000dec 	.word	0x20000dec
 80057c4:	20000040 	.word	0x20000040

080057c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10b      	bne.n	80057f0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80057d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
 80057e8:	60fb      	str	r3, [r7, #12]
}
 80057ea:	bf00      	nop
 80057ec:	bf00      	nop
 80057ee:	e7fd      	b.n	80057ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80057f0:	4b07      	ldr	r3, [pc, #28]	@ (8005810 <vTaskPlaceOnEventList+0x48>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3318      	adds	r3, #24
 80057f6:	4619      	mov	r1, r3
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7fe fcb2 	bl	8004162 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80057fe:	2101      	movs	r1, #1
 8005800:	6838      	ldr	r0, [r7, #0]
 8005802:	f000 fb87 	bl	8005f14 <prvAddCurrentTaskToDelayedList>
}
 8005806:	bf00      	nop
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	20000dec 	.word	0x20000dec

08005814 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005814:	b580      	push	{r7, lr}
 8005816:	b086      	sub	sp, #24
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d10b      	bne.n	800583e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582a:	f383 8811 	msr	BASEPRI, r3
 800582e:	f3bf 8f6f 	isb	sy
 8005832:	f3bf 8f4f 	dsb	sy
 8005836:	617b      	str	r3, [r7, #20]
}
 8005838:	bf00      	nop
 800583a:	bf00      	nop
 800583c:	e7fd      	b.n	800583a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800583e:	4b0a      	ldr	r3, [pc, #40]	@ (8005868 <vTaskPlaceOnEventListRestricted+0x54>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	3318      	adds	r3, #24
 8005844:	4619      	mov	r1, r3
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f7fe fc67 	bl	800411a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005852:	f04f 33ff 	mov.w	r3, #4294967295
 8005856:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	68b8      	ldr	r0, [r7, #8]
 800585c:	f000 fb5a 	bl	8005f14 <prvAddCurrentTaskToDelayedList>
	}
 8005860:	bf00      	nop
 8005862:	3718      	adds	r7, #24
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	20000dec 	.word	0x20000dec

0800586c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	68db      	ldr	r3, [r3, #12]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10b      	bne.n	800589a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005886:	f383 8811 	msr	BASEPRI, r3
 800588a:	f3bf 8f6f 	isb	sy
 800588e:	f3bf 8f4f 	dsb	sy
 8005892:	60fb      	str	r3, [r7, #12]
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop
 8005898:	e7fd      	b.n	8005896 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	3318      	adds	r3, #24
 800589e:	4618      	mov	r0, r3
 80058a0:	f7fe fc98 	bl	80041d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058a4:	4b1d      	ldr	r3, [pc, #116]	@ (800591c <xTaskRemoveFromEventList+0xb0>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d11d      	bne.n	80058e8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	3304      	adds	r3, #4
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7fe fc8f 	bl	80041d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ba:	4b19      	ldr	r3, [pc, #100]	@ (8005920 <xTaskRemoveFromEventList+0xb4>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d903      	bls.n	80058ca <xTaskRemoveFromEventList+0x5e>
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c6:	4a16      	ldr	r2, [pc, #88]	@ (8005920 <xTaskRemoveFromEventList+0xb4>)
 80058c8:	6013      	str	r3, [r2, #0]
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ce:	4613      	mov	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4a13      	ldr	r2, [pc, #76]	@ (8005924 <xTaskRemoveFromEventList+0xb8>)
 80058d8:	441a      	add	r2, r3
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	3304      	adds	r3, #4
 80058de:	4619      	mov	r1, r3
 80058e0:	4610      	mov	r0, r2
 80058e2:	f7fe fc1a 	bl	800411a <vListInsertEnd>
 80058e6:	e005      	b.n	80058f4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	3318      	adds	r3, #24
 80058ec:	4619      	mov	r1, r3
 80058ee:	480e      	ldr	r0, [pc, #56]	@ (8005928 <xTaskRemoveFromEventList+0xbc>)
 80058f0:	f7fe fc13 	bl	800411a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058f8:	4b0c      	ldr	r3, [pc, #48]	@ (800592c <xTaskRemoveFromEventList+0xc0>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fe:	429a      	cmp	r2, r3
 8005900:	d905      	bls.n	800590e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005902:	2301      	movs	r3, #1
 8005904:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005906:	4b0a      	ldr	r3, [pc, #40]	@ (8005930 <xTaskRemoveFromEventList+0xc4>)
 8005908:	2201      	movs	r2, #1
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	e001      	b.n	8005912 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800590e:	2300      	movs	r3, #0
 8005910:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005912:	697b      	ldr	r3, [r7, #20]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	200012e8 	.word	0x200012e8
 8005920:	200012c8 	.word	0x200012c8
 8005924:	20000df0 	.word	0x20000df0
 8005928:	20001280 	.word	0x20001280
 800592c:	20000dec 	.word	0x20000dec
 8005930:	200012d4 	.word	0x200012d4

08005934 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800593c:	4b06      	ldr	r3, [pc, #24]	@ (8005958 <vTaskInternalSetTimeOutState+0x24>)
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005944:	4b05      	ldr	r3, [pc, #20]	@ (800595c <vTaskInternalSetTimeOutState+0x28>)
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	605a      	str	r2, [r3, #4]
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	200012d8 	.word	0x200012d8
 800595c:	200012c4 	.word	0x200012c4

08005960 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b088      	sub	sp, #32
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10b      	bne.n	8005988 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005974:	f383 8811 	msr	BASEPRI, r3
 8005978:	f3bf 8f6f 	isb	sy
 800597c:	f3bf 8f4f 	dsb	sy
 8005980:	613b      	str	r3, [r7, #16]
}
 8005982:	bf00      	nop
 8005984:	bf00      	nop
 8005986:	e7fd      	b.n	8005984 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10b      	bne.n	80059a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800598e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005992:	f383 8811 	msr	BASEPRI, r3
 8005996:	f3bf 8f6f 	isb	sy
 800599a:	f3bf 8f4f 	dsb	sy
 800599e:	60fb      	str	r3, [r7, #12]
}
 80059a0:	bf00      	nop
 80059a2:	bf00      	nop
 80059a4:	e7fd      	b.n	80059a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80059a6:	f000 ff97 	bl	80068d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80059aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005a20 <xTaskCheckForTimeOut+0xc0>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c2:	d102      	bne.n	80059ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80059c4:	2300      	movs	r3, #0
 80059c6:	61fb      	str	r3, [r7, #28]
 80059c8:	e023      	b.n	8005a12 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	4b15      	ldr	r3, [pc, #84]	@ (8005a24 <xTaskCheckForTimeOut+0xc4>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d007      	beq.n	80059e6 <xTaskCheckForTimeOut+0x86>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d302      	bcc.n	80059e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80059e0:	2301      	movs	r3, #1
 80059e2:	61fb      	str	r3, [r7, #28]
 80059e4:	e015      	b.n	8005a12 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d20b      	bcs.n	8005a08 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	1ad2      	subs	r2, r2, r3
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7ff ff99 	bl	8005934 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005a02:	2300      	movs	r3, #0
 8005a04:	61fb      	str	r3, [r7, #28]
 8005a06:	e004      	b.n	8005a12 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005a12:	f000 ff93 	bl	800693c <vPortExitCritical>

	return xReturn;
 8005a16:	69fb      	ldr	r3, [r7, #28]
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3720      	adds	r7, #32
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	200012c4 	.word	0x200012c4
 8005a24:	200012d8 	.word	0x200012d8

08005a28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005a2c:	4b03      	ldr	r3, [pc, #12]	@ (8005a3c <vTaskMissedYield+0x14>)
 8005a2e:	2201      	movs	r2, #1
 8005a30:	601a      	str	r2, [r3, #0]
}
 8005a32:	bf00      	nop
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr
 8005a3c:	200012d4 	.word	0x200012d4

08005a40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b082      	sub	sp, #8
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005a48:	f000 f852 	bl	8005af0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005a4c:	4b06      	ldr	r3, [pc, #24]	@ (8005a68 <prvIdleTask+0x28>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d9f9      	bls.n	8005a48 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005a54:	4b05      	ldr	r3, [pc, #20]	@ (8005a6c <prvIdleTask+0x2c>)
 8005a56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a5a:	601a      	str	r2, [r3, #0]
 8005a5c:	f3bf 8f4f 	dsb	sy
 8005a60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005a64:	e7f0      	b.n	8005a48 <prvIdleTask+0x8>
 8005a66:	bf00      	nop
 8005a68:	20000df0 	.word	0x20000df0
 8005a6c:	e000ed04 	.word	0xe000ed04

08005a70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a76:	2300      	movs	r3, #0
 8005a78:	607b      	str	r3, [r7, #4]
 8005a7a:	e00c      	b.n	8005a96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	4413      	add	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4a12      	ldr	r2, [pc, #72]	@ (8005ad0 <prvInitialiseTaskLists+0x60>)
 8005a88:	4413      	add	r3, r2
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fe fb18 	bl	80040c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	3301      	adds	r3, #1
 8005a94:	607b      	str	r3, [r7, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2b37      	cmp	r3, #55	@ 0x37
 8005a9a:	d9ef      	bls.n	8005a7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a9c:	480d      	ldr	r0, [pc, #52]	@ (8005ad4 <prvInitialiseTaskLists+0x64>)
 8005a9e:	f7fe fb0f 	bl	80040c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005aa2:	480d      	ldr	r0, [pc, #52]	@ (8005ad8 <prvInitialiseTaskLists+0x68>)
 8005aa4:	f7fe fb0c 	bl	80040c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005aa8:	480c      	ldr	r0, [pc, #48]	@ (8005adc <prvInitialiseTaskLists+0x6c>)
 8005aaa:	f7fe fb09 	bl	80040c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005aae:	480c      	ldr	r0, [pc, #48]	@ (8005ae0 <prvInitialiseTaskLists+0x70>)
 8005ab0:	f7fe fb06 	bl	80040c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005ab4:	480b      	ldr	r0, [pc, #44]	@ (8005ae4 <prvInitialiseTaskLists+0x74>)
 8005ab6:	f7fe fb03 	bl	80040c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005aba:	4b0b      	ldr	r3, [pc, #44]	@ (8005ae8 <prvInitialiseTaskLists+0x78>)
 8005abc:	4a05      	ldr	r2, [pc, #20]	@ (8005ad4 <prvInitialiseTaskLists+0x64>)
 8005abe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8005aec <prvInitialiseTaskLists+0x7c>)
 8005ac2:	4a05      	ldr	r2, [pc, #20]	@ (8005ad8 <prvInitialiseTaskLists+0x68>)
 8005ac4:	601a      	str	r2, [r3, #0]
}
 8005ac6:	bf00      	nop
 8005ac8:	3708      	adds	r7, #8
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	20000df0 	.word	0x20000df0
 8005ad4:	20001250 	.word	0x20001250
 8005ad8:	20001264 	.word	0x20001264
 8005adc:	20001280 	.word	0x20001280
 8005ae0:	20001294 	.word	0x20001294
 8005ae4:	200012ac 	.word	0x200012ac
 8005ae8:	20001278 	.word	0x20001278
 8005aec:	2000127c 	.word	0x2000127c

08005af0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005af6:	e019      	b.n	8005b2c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005af8:	f000 feee 	bl	80068d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005afc:	4b10      	ldr	r3, [pc, #64]	@ (8005b40 <prvCheckTasksWaitingTermination+0x50>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3304      	adds	r3, #4
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7fe fb63 	bl	80041d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b44 <prvCheckTasksWaitingTermination+0x54>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3b01      	subs	r3, #1
 8005b14:	4a0b      	ldr	r2, [pc, #44]	@ (8005b44 <prvCheckTasksWaitingTermination+0x54>)
 8005b16:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005b18:	4b0b      	ldr	r3, [pc, #44]	@ (8005b48 <prvCheckTasksWaitingTermination+0x58>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3b01      	subs	r3, #1
 8005b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8005b48 <prvCheckTasksWaitingTermination+0x58>)
 8005b20:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005b22:	f000 ff0b 	bl	800693c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f810 	bl	8005b4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b2c:	4b06      	ldr	r3, [pc, #24]	@ (8005b48 <prvCheckTasksWaitingTermination+0x58>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e1      	bne.n	8005af8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop
 8005b38:	3708      	adds	r7, #8
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	20001294 	.word	0x20001294
 8005b44:	200012c0 	.word	0x200012c0
 8005b48:	200012a8 	.word	0x200012a8

08005b4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	3354      	adds	r3, #84	@ 0x54
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f001 f9d5 	bl	8006f08 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d108      	bne.n	8005b7a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f001 f8a3 	bl	8006cb8 <vPortFree>
				vPortFree( pxTCB );
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f001 f8a0 	bl	8006cb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005b78:	e019      	b.n	8005bae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d103      	bne.n	8005b8c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f001 f897 	bl	8006cb8 <vPortFree>
	}
 8005b8a:	e010      	b.n	8005bae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d00b      	beq.n	8005bae <prvDeleteTCB+0x62>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	60fb      	str	r3, [r7, #12]
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <prvDeleteTCB+0x5e>
	}
 8005bae:	bf00      	nop
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
	...

08005bb8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8005bf0 <prvResetNextTaskUnblockTime+0x38>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d104      	bne.n	8005bd2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf4 <prvResetNextTaskUnblockTime+0x3c>)
 8005bca:	f04f 32ff 	mov.w	r2, #4294967295
 8005bce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005bd0:	e008      	b.n	8005be4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bd2:	4b07      	ldr	r3, [pc, #28]	@ (8005bf0 <prvResetNextTaskUnblockTime+0x38>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	4a04      	ldr	r2, [pc, #16]	@ (8005bf4 <prvResetNextTaskUnblockTime+0x3c>)
 8005be2:	6013      	str	r3, [r2, #0]
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	20001278 	.word	0x20001278
 8005bf4:	200012e0 	.word	0x200012e0

08005bf8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8005c2c <xTaskGetSchedulerState+0x34>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d102      	bne.n	8005c0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005c06:	2301      	movs	r3, #1
 8005c08:	607b      	str	r3, [r7, #4]
 8005c0a:	e008      	b.n	8005c1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c0c:	4b08      	ldr	r3, [pc, #32]	@ (8005c30 <xTaskGetSchedulerState+0x38>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d102      	bne.n	8005c1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005c14:	2302      	movs	r3, #2
 8005c16:	607b      	str	r3, [r7, #4]
 8005c18:	e001      	b.n	8005c1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005c1e:	687b      	ldr	r3, [r7, #4]
	}
 8005c20:	4618      	mov	r0, r3
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	200012cc 	.word	0x200012cc
 8005c30:	200012e8 	.word	0x200012e8

08005c34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005c40:	2300      	movs	r3, #0
 8005c42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d051      	beq.n	8005cee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8005cf8 <xTaskPriorityInherit+0xc4>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d241      	bcs.n	8005cdc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	db06      	blt.n	8005c6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c60:	4b25      	ldr	r3, [pc, #148]	@ (8005cf8 <xTaskPriorityInherit+0xc4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c66:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	6959      	ldr	r1, [r3, #20]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c76:	4613      	mov	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005cfc <xTaskPriorityInherit+0xc8>)
 8005c80:	4413      	add	r3, r2
 8005c82:	4299      	cmp	r1, r3
 8005c84:	d122      	bne.n	8005ccc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	3304      	adds	r3, #4
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7fe faa2 	bl	80041d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005c90:	4b19      	ldr	r3, [pc, #100]	@ (8005cf8 <xTaskPriorityInherit+0xc4>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c9e:	4b18      	ldr	r3, [pc, #96]	@ (8005d00 <xTaskPriorityInherit+0xcc>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d903      	bls.n	8005cae <xTaskPriorityInherit+0x7a>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005caa:	4a15      	ldr	r2, [pc, #84]	@ (8005d00 <xTaskPriorityInherit+0xcc>)
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	4413      	add	r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	4a10      	ldr	r2, [pc, #64]	@ (8005cfc <xTaskPriorityInherit+0xc8>)
 8005cbc:	441a      	add	r2, r3
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	3304      	adds	r3, #4
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	4610      	mov	r0, r2
 8005cc6:	f7fe fa28 	bl	800411a <vListInsertEnd>
 8005cca:	e004      	b.n	8005cd6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <xTaskPriorityInherit+0xc4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	60fb      	str	r3, [r7, #12]
 8005cda:	e008      	b.n	8005cee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ce0:	4b05      	ldr	r3, [pc, #20]	@ (8005cf8 <xTaskPriorityInherit+0xc4>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d201      	bcs.n	8005cee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005cea:	2301      	movs	r3, #1
 8005cec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005cee:	68fb      	ldr	r3, [r7, #12]
	}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	20000dec 	.word	0x20000dec
 8005cfc:	20000df0 	.word	0x20000df0
 8005d00:	200012c8 	.word	0x200012c8

08005d04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d10:	2300      	movs	r3, #0
 8005d12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d058      	beq.n	8005dcc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005dd8 <xTaskPriorityDisinherit+0xd4>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d00b      	beq.n	8005d3c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d28:	f383 8811 	msr	BASEPRI, r3
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	60fb      	str	r3, [r7, #12]
}
 8005d36:	bf00      	nop
 8005d38:	bf00      	nop
 8005d3a:	e7fd      	b.n	8005d38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10b      	bne.n	8005d5c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	f383 8811 	msr	BASEPRI, r3
 8005d4c:	f3bf 8f6f 	isb	sy
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	60bb      	str	r3, [r7, #8]
}
 8005d56:	bf00      	nop
 8005d58:	bf00      	nop
 8005d5a:	e7fd      	b.n	8005d58 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d60:	1e5a      	subs	r2, r3, #1
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d02c      	beq.n	8005dcc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d128      	bne.n	8005dcc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	3304      	adds	r3, #4
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7fe fa28 	bl	80041d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d90:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8005ddc <xTaskPriorityDisinherit+0xd8>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d903      	bls.n	8005dac <xTaskPriorityDisinherit+0xa8>
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da8:	4a0c      	ldr	r2, [pc, #48]	@ (8005ddc <xTaskPriorityDisinherit+0xd8>)
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db0:	4613      	mov	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4a09      	ldr	r2, [pc, #36]	@ (8005de0 <xTaskPriorityDisinherit+0xdc>)
 8005dba:	441a      	add	r2, r3
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4610      	mov	r0, r2
 8005dc4:	f7fe f9a9 	bl	800411a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005dcc:	697b      	ldr	r3, [r7, #20]
	}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3718      	adds	r7, #24
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	20000dec 	.word	0x20000dec
 8005ddc:	200012c8 	.word	0x200012c8
 8005de0:	20000df0 	.word	0x20000df0

08005de4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b088      	sub	sp, #32
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005df2:	2301      	movs	r3, #1
 8005df4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d06c      	beq.n	8005ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d10b      	bne.n	8005e1c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e08:	f383 8811 	msr	BASEPRI, r3
 8005e0c:	f3bf 8f6f 	isb	sy
 8005e10:	f3bf 8f4f 	dsb	sy
 8005e14:	60fb      	str	r3, [r7, #12]
}
 8005e16:	bf00      	nop
 8005e18:	bf00      	nop
 8005e1a:	e7fd      	b.n	8005e18 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d902      	bls.n	8005e2c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	61fb      	str	r3, [r7, #28]
 8005e2a:	e002      	b.n	8005e32 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e30:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e36:	69fa      	ldr	r2, [r7, #28]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d04c      	beq.n	8005ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d147      	bne.n	8005ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005e46:	4b26      	ldr	r3, [pc, #152]	@ (8005ee0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d10b      	bne.n	8005e68 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e54:	f383 8811 	msr	BASEPRI, r3
 8005e58:	f3bf 8f6f 	isb	sy
 8005e5c:	f3bf 8f4f 	dsb	sy
 8005e60:	60bb      	str	r3, [r7, #8]
}
 8005e62:	bf00      	nop
 8005e64:	bf00      	nop
 8005e66:	e7fd      	b.n	8005e64 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	69fa      	ldr	r2, [r7, #28]
 8005e72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	db04      	blt.n	8005e86 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	6959      	ldr	r1, [r3, #20]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	4613      	mov	r3, r2
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	4413      	add	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4a13      	ldr	r2, [pc, #76]	@ (8005ee4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005e96:	4413      	add	r3, r2
 8005e98:	4299      	cmp	r1, r3
 8005e9a:	d11c      	bne.n	8005ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	3304      	adds	r3, #4
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	f7fe f997 	bl	80041d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005ea6:	69bb      	ldr	r3, [r7, #24]
 8005ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d903      	bls.n	8005eba <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8005ee8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4413      	add	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4a07      	ldr	r2, [pc, #28]	@ (8005ee4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005ec8:	441a      	add	r2, r3
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	3304      	adds	r3, #4
 8005ece:	4619      	mov	r1, r3
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	f7fe f922 	bl	800411a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ed6:	bf00      	nop
 8005ed8:	3720      	adds	r7, #32
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	20000dec 	.word	0x20000dec
 8005ee4:	20000df0 	.word	0x20000df0
 8005ee8:	200012c8 	.word	0x200012c8

08005eec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005eec:	b480      	push	{r7}
 8005eee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005ef0:	4b07      	ldr	r3, [pc, #28]	@ (8005f10 <pvTaskIncrementMutexHeldCount+0x24>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d004      	beq.n	8005f02 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005ef8:	4b05      	ldr	r3, [pc, #20]	@ (8005f10 <pvTaskIncrementMutexHeldCount+0x24>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005efe:	3201      	adds	r2, #1
 8005f00:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005f02:	4b03      	ldr	r3, [pc, #12]	@ (8005f10 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f04:	681b      	ldr	r3, [r3, #0]
	}
 8005f06:	4618      	mov	r0, r3
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr
 8005f10:	20000dec 	.word	0x20000dec

08005f14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f1e:	4b21      	ldr	r3, [pc, #132]	@ (8005fa4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f24:	4b20      	ldr	r3, [pc, #128]	@ (8005fa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3304      	adds	r3, #4
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7fe f952 	bl	80041d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f36:	d10a      	bne.n	8005f4e <prvAddCurrentTaskToDelayedList+0x3a>
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d007      	beq.n	8005f4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8005fa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	3304      	adds	r3, #4
 8005f44:	4619      	mov	r1, r3
 8005f46:	4819      	ldr	r0, [pc, #100]	@ (8005fac <prvAddCurrentTaskToDelayedList+0x98>)
 8005f48:	f7fe f8e7 	bl	800411a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f4c:	e026      	b.n	8005f9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4413      	add	r3, r2
 8005f54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f56:	4b14      	ldr	r3, [pc, #80]	@ (8005fa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005f5e:	68ba      	ldr	r2, [r7, #8]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d209      	bcs.n	8005f7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f66:	4b12      	ldr	r3, [pc, #72]	@ (8005fb0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8005fa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	3304      	adds	r3, #4
 8005f70:	4619      	mov	r1, r3
 8005f72:	4610      	mov	r0, r2
 8005f74:	f7fe f8f5 	bl	8004162 <vListInsert>
}
 8005f78:	e010      	b.n	8005f9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	3304      	adds	r3, #4
 8005f84:	4619      	mov	r1, r3
 8005f86:	4610      	mov	r0, r2
 8005f88:	f7fe f8eb 	bl	8004162 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d202      	bcs.n	8005f9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005f96:	4a08      	ldr	r2, [pc, #32]	@ (8005fb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	6013      	str	r3, [r2, #0]
}
 8005f9c:	bf00      	nop
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	200012c4 	.word	0x200012c4
 8005fa8:	20000dec 	.word	0x20000dec
 8005fac:	200012ac 	.word	0x200012ac
 8005fb0:	2000127c 	.word	0x2000127c
 8005fb4:	20001278 	.word	0x20001278
 8005fb8:	200012e0 	.word	0x200012e0

08005fbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	@ 0x28
 8005fc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005fc6:	f000 fb13 	bl	80065f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005fca:	4b1d      	ldr	r3, [pc, #116]	@ (8006040 <xTimerCreateTimerTask+0x84>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d021      	beq.n	8006016 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005fda:	1d3a      	adds	r2, r7, #4
 8005fdc:	f107 0108 	add.w	r1, r7, #8
 8005fe0:	f107 030c 	add.w	r3, r7, #12
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7fe f851 	bl	800408c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005fea:	6879      	ldr	r1, [r7, #4]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	9202      	str	r2, [sp, #8]
 8005ff2:	9301      	str	r3, [sp, #4]
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	460a      	mov	r2, r1
 8005ffc:	4911      	ldr	r1, [pc, #68]	@ (8006044 <xTimerCreateTimerTask+0x88>)
 8005ffe:	4812      	ldr	r0, [pc, #72]	@ (8006048 <xTimerCreateTimerTask+0x8c>)
 8006000:	f7fe ffa2 	bl	8004f48 <xTaskCreateStatic>
 8006004:	4603      	mov	r3, r0
 8006006:	4a11      	ldr	r2, [pc, #68]	@ (800604c <xTimerCreateTimerTask+0x90>)
 8006008:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800600a:	4b10      	ldr	r3, [pc, #64]	@ (800604c <xTimerCreateTimerTask+0x90>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d001      	beq.n	8006016 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006012:	2301      	movs	r3, #1
 8006014:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d10b      	bne.n	8006034 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800601c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006020:	f383 8811 	msr	BASEPRI, r3
 8006024:	f3bf 8f6f 	isb	sy
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	613b      	str	r3, [r7, #16]
}
 800602e:	bf00      	nop
 8006030:	bf00      	nop
 8006032:	e7fd      	b.n	8006030 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006034:	697b      	ldr	r3, [r7, #20]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3718      	adds	r7, #24
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	2000131c 	.word	0x2000131c
 8006044:	0800714c 	.word	0x0800714c
 8006048:	08006189 	.word	0x08006189
 800604c:	20001320 	.word	0x20001320

08006050 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b08a      	sub	sp, #40	@ 0x28
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	607a      	str	r2, [r7, #4]
 800605c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800605e:	2300      	movs	r3, #0
 8006060:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d10b      	bne.n	8006080 <xTimerGenericCommand+0x30>
	__asm volatile
 8006068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800606c:	f383 8811 	msr	BASEPRI, r3
 8006070:	f3bf 8f6f 	isb	sy
 8006074:	f3bf 8f4f 	dsb	sy
 8006078:	623b      	str	r3, [r7, #32]
}
 800607a:	bf00      	nop
 800607c:	bf00      	nop
 800607e:	e7fd      	b.n	800607c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006080:	4b19      	ldr	r3, [pc, #100]	@ (80060e8 <xTimerGenericCommand+0x98>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d02a      	beq.n	80060de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b05      	cmp	r3, #5
 8006098:	dc18      	bgt.n	80060cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800609a:	f7ff fdad 	bl	8005bf8 <xTaskGetSchedulerState>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d109      	bne.n	80060b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80060a4:	4b10      	ldr	r3, [pc, #64]	@ (80060e8 <xTimerGenericCommand+0x98>)
 80060a6:	6818      	ldr	r0, [r3, #0]
 80060a8:	f107 0110 	add.w	r1, r7, #16
 80060ac:	2300      	movs	r3, #0
 80060ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b0:	f7fe fa32 	bl	8004518 <xQueueGenericSend>
 80060b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80060b6:	e012      	b.n	80060de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80060b8:	4b0b      	ldr	r3, [pc, #44]	@ (80060e8 <xTimerGenericCommand+0x98>)
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	f107 0110 	add.w	r1, r7, #16
 80060c0:	2300      	movs	r3, #0
 80060c2:	2200      	movs	r2, #0
 80060c4:	f7fe fa28 	bl	8004518 <xQueueGenericSend>
 80060c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80060ca:	e008      	b.n	80060de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80060cc:	4b06      	ldr	r3, [pc, #24]	@ (80060e8 <xTimerGenericCommand+0x98>)
 80060ce:	6818      	ldr	r0, [r3, #0]
 80060d0:	f107 0110 	add.w	r1, r7, #16
 80060d4:	2300      	movs	r3, #0
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	f7fe fb20 	bl	800471c <xQueueGenericSendFromISR>
 80060dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80060de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3728      	adds	r7, #40	@ 0x28
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	2000131c 	.word	0x2000131c

080060ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b088      	sub	sp, #32
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060f6:	4b23      	ldr	r3, [pc, #140]	@ (8006184 <prvProcessExpiredTimer+0x98>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	3304      	adds	r3, #4
 8006104:	4618      	mov	r0, r3
 8006106:	f7fe f865 	bl	80041d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006110:	f003 0304 	and.w	r3, r3, #4
 8006114:	2b00      	cmp	r3, #0
 8006116:	d023      	beq.n	8006160 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	699a      	ldr	r2, [r3, #24]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	18d1      	adds	r1, r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	683a      	ldr	r2, [r7, #0]
 8006124:	6978      	ldr	r0, [r7, #20]
 8006126:	f000 f8d5 	bl	80062d4 <prvInsertTimerInActiveList>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d020      	beq.n	8006172 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006130:	2300      	movs	r3, #0
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	2300      	movs	r3, #0
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	2100      	movs	r1, #0
 800613a:	6978      	ldr	r0, [r7, #20]
 800613c:	f7ff ff88 	bl	8006050 <xTimerGenericCommand>
 8006140:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d114      	bne.n	8006172 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614c:	f383 8811 	msr	BASEPRI, r3
 8006150:	f3bf 8f6f 	isb	sy
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	60fb      	str	r3, [r7, #12]
}
 800615a:	bf00      	nop
 800615c:	bf00      	nop
 800615e:	e7fd      	b.n	800615c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006166:	f023 0301 	bic.w	r3, r3, #1
 800616a:	b2da      	uxtb	r2, r3
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	6978      	ldr	r0, [r7, #20]
 8006178:	4798      	blx	r3
}
 800617a:	bf00      	nop
 800617c:	3718      	adds	r7, #24
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	20001314 	.word	0x20001314

08006188 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006190:	f107 0308 	add.w	r3, r7, #8
 8006194:	4618      	mov	r0, r3
 8006196:	f000 f859 	bl	800624c <prvGetNextExpireTime>
 800619a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	4619      	mov	r1, r3
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 f805 	bl	80061b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80061a6:	f000 f8d7 	bl	8006358 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80061aa:	bf00      	nop
 80061ac:	e7f0      	b.n	8006190 <prvTimerTask+0x8>
	...

080061b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80061ba:	f7ff f929 	bl	8005410 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061be:	f107 0308 	add.w	r3, r7, #8
 80061c2:	4618      	mov	r0, r3
 80061c4:	f000 f866 	bl	8006294 <prvSampleTimeNow>
 80061c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d130      	bne.n	8006232 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d10a      	bne.n	80061ec <prvProcessTimerOrBlockTask+0x3c>
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d806      	bhi.n	80061ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80061de:	f7ff f925 	bl	800542c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80061e2:	68f9      	ldr	r1, [r7, #12]
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f7ff ff81 	bl	80060ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80061ea:	e024      	b.n	8006236 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d008      	beq.n	8006204 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80061f2:	4b13      	ldr	r3, [pc, #76]	@ (8006240 <prvProcessTimerOrBlockTask+0x90>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d101      	bne.n	8006200 <prvProcessTimerOrBlockTask+0x50>
 80061fc:	2301      	movs	r3, #1
 80061fe:	e000      	b.n	8006202 <prvProcessTimerOrBlockTask+0x52>
 8006200:	2300      	movs	r3, #0
 8006202:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006204:	4b0f      	ldr	r3, [pc, #60]	@ (8006244 <prvProcessTimerOrBlockTask+0x94>)
 8006206:	6818      	ldr	r0, [r3, #0]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	4619      	mov	r1, r3
 8006212:	f7fe fe65 	bl	8004ee0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006216:	f7ff f909 	bl	800542c <xTaskResumeAll>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d10a      	bne.n	8006236 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006220:	4b09      	ldr	r3, [pc, #36]	@ (8006248 <prvProcessTimerOrBlockTask+0x98>)
 8006222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006226:	601a      	str	r2, [r3, #0]
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	f3bf 8f6f 	isb	sy
}
 8006230:	e001      	b.n	8006236 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006232:	f7ff f8fb 	bl	800542c <xTaskResumeAll>
}
 8006236:	bf00      	nop
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20001318 	.word	0x20001318
 8006244:	2000131c 	.word	0x2000131c
 8006248:	e000ed04 	.word	0xe000ed04

0800624c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006254:	4b0e      	ldr	r3, [pc, #56]	@ (8006290 <prvGetNextExpireTime+0x44>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <prvGetNextExpireTime+0x16>
 800625e:	2201      	movs	r2, #1
 8006260:	e000      	b.n	8006264 <prvGetNextExpireTime+0x18>
 8006262:	2200      	movs	r2, #0
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d105      	bne.n	800627c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006270:	4b07      	ldr	r3, [pc, #28]	@ (8006290 <prvGetNextExpireTime+0x44>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	e001      	b.n	8006280 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800627c:	2300      	movs	r3, #0
 800627e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006280:	68fb      	ldr	r3, [r7, #12]
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	20001314 	.word	0x20001314

08006294 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800629c:	f7ff f964 	bl	8005568 <xTaskGetTickCount>
 80062a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80062a2:	4b0b      	ldr	r3, [pc, #44]	@ (80062d0 <prvSampleTimeNow+0x3c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d205      	bcs.n	80062b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80062ac:	f000 f93a 	bl	8006524 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	601a      	str	r2, [r3, #0]
 80062b6:	e002      	b.n	80062be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80062be:	4a04      	ldr	r2, [pc, #16]	@ (80062d0 <prvSampleTimeNow+0x3c>)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80062c4:	68fb      	ldr	r3, [r7, #12]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	20001324 	.word	0x20001324

080062d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b086      	sub	sp, #24
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]
 80062e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80062e2:	2300      	movs	r3, #0
 80062e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	68ba      	ldr	r2, [r7, #8]
 80062ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d812      	bhi.n	8006320 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	1ad2      	subs	r2, r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	429a      	cmp	r2, r3
 8006306:	d302      	bcc.n	800630e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	617b      	str	r3, [r7, #20]
 800630c:	e01b      	b.n	8006346 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800630e:	4b10      	ldr	r3, [pc, #64]	@ (8006350 <prvInsertTimerInActiveList+0x7c>)
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	3304      	adds	r3, #4
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f7fd ff22 	bl	8004162 <vListInsert>
 800631e:	e012      	b.n	8006346 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	429a      	cmp	r2, r3
 8006326:	d206      	bcs.n	8006336 <prvInsertTimerInActiveList+0x62>
 8006328:	68ba      	ldr	r2, [r7, #8]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d302      	bcc.n	8006336 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006330:	2301      	movs	r3, #1
 8006332:	617b      	str	r3, [r7, #20]
 8006334:	e007      	b.n	8006346 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006336:	4b07      	ldr	r3, [pc, #28]	@ (8006354 <prvInsertTimerInActiveList+0x80>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	3304      	adds	r3, #4
 800633e:	4619      	mov	r1, r3
 8006340:	4610      	mov	r0, r2
 8006342:	f7fd ff0e 	bl	8004162 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006346:	697b      	ldr	r3, [r7, #20]
}
 8006348:	4618      	mov	r0, r3
 800634a:	3718      	adds	r7, #24
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	20001318 	.word	0x20001318
 8006354:	20001314 	.word	0x20001314

08006358 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08e      	sub	sp, #56	@ 0x38
 800635c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800635e:	e0ce      	b.n	80064fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	da19      	bge.n	800639a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006366:	1d3b      	adds	r3, r7, #4
 8006368:	3304      	adds	r3, #4
 800636a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800636c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10b      	bne.n	800638a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006376:	f383 8811 	msr	BASEPRI, r3
 800637a:	f3bf 8f6f 	isb	sy
 800637e:	f3bf 8f4f 	dsb	sy
 8006382:	61fb      	str	r3, [r7, #28]
}
 8006384:	bf00      	nop
 8006386:	bf00      	nop
 8006388:	e7fd      	b.n	8006386 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800638a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006390:	6850      	ldr	r0, [r2, #4]
 8006392:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006394:	6892      	ldr	r2, [r2, #8]
 8006396:	4611      	mov	r1, r2
 8006398:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f2c0 80ae 	blt.w	80064fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80063a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d004      	beq.n	80063b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b0:	3304      	adds	r3, #4
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fd ff0e 	bl	80041d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063b8:	463b      	mov	r3, r7
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7ff ff6a 	bl	8006294 <prvSampleTimeNow>
 80063c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b09      	cmp	r3, #9
 80063c6:	f200 8097 	bhi.w	80064f8 <prvProcessReceivedCommands+0x1a0>
 80063ca:	a201      	add	r2, pc, #4	@ (adr r2, 80063d0 <prvProcessReceivedCommands+0x78>)
 80063cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d0:	080063f9 	.word	0x080063f9
 80063d4:	080063f9 	.word	0x080063f9
 80063d8:	080063f9 	.word	0x080063f9
 80063dc:	0800646f 	.word	0x0800646f
 80063e0:	08006483 	.word	0x08006483
 80063e4:	080064cf 	.word	0x080064cf
 80063e8:	080063f9 	.word	0x080063f9
 80063ec:	080063f9 	.word	0x080063f9
 80063f0:	0800646f 	.word	0x0800646f
 80063f4:	08006483 	.word	0x08006483
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80063f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063fe:	f043 0301 	orr.w	r3, r3, #1
 8006402:	b2da      	uxtb	r2, r3
 8006404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006406:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800640a:	68ba      	ldr	r2, [r7, #8]
 800640c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	18d1      	adds	r1, r2, r3
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006416:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006418:	f7ff ff5c 	bl	80062d4 <prvInsertTimerInActiveList>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d06c      	beq.n	80064fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006428:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800642a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800642c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006430:	f003 0304 	and.w	r3, r3, #4
 8006434:	2b00      	cmp	r3, #0
 8006436:	d061      	beq.n	80064fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006438:	68ba      	ldr	r2, [r7, #8]
 800643a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	441a      	add	r2, r3
 8006440:	2300      	movs	r3, #0
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	2300      	movs	r3, #0
 8006446:	2100      	movs	r1, #0
 8006448:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800644a:	f7ff fe01 	bl	8006050 <xTimerGenericCommand>
 800644e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d152      	bne.n	80064fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645a:	f383 8811 	msr	BASEPRI, r3
 800645e:	f3bf 8f6f 	isb	sy
 8006462:	f3bf 8f4f 	dsb	sy
 8006466:	61bb      	str	r3, [r7, #24]
}
 8006468:	bf00      	nop
 800646a:	bf00      	nop
 800646c:	e7fd      	b.n	800646a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800646e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006470:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006474:	f023 0301 	bic.w	r3, r3, #1
 8006478:	b2da      	uxtb	r2, r3
 800647a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800647c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006480:	e03d      	b.n	80064fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006484:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006488:	f043 0301 	orr.w	r3, r3, #1
 800648c:	b2da      	uxtb	r2, r3
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800649a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10b      	bne.n	80064ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 80064a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a6:	f383 8811 	msr	BASEPRI, r3
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	617b      	str	r3, [r7, #20]
}
 80064b4:	bf00      	nop
 80064b6:	bf00      	nop
 80064b8:	e7fd      	b.n	80064b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80064ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c0:	18d1      	adds	r1, r2, r3
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064c8:	f7ff ff04 	bl	80062d4 <prvInsertTimerInActiveList>
					break;
 80064cc:	e017      	b.n	80064fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80064ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d103      	bne.n	80064e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80064dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064de:	f000 fbeb 	bl	8006cb8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80064e2:	e00c      	b.n	80064fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80064e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064ea:	f023 0301 	bic.w	r3, r3, #1
 80064ee:	b2da      	uxtb	r2, r3
 80064f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80064f6:	e002      	b.n	80064fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80064f8:	bf00      	nop
 80064fa:	e000      	b.n	80064fe <prvProcessReceivedCommands+0x1a6>
					break;
 80064fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80064fe:	4b08      	ldr	r3, [pc, #32]	@ (8006520 <prvProcessReceivedCommands+0x1c8>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	1d39      	adds	r1, r7, #4
 8006504:	2200      	movs	r2, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f7fe f9a6 	bl	8004858 <xQueueReceive>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	f47f af26 	bne.w	8006360 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop
 8006518:	3730      	adds	r7, #48	@ 0x30
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	2000131c 	.word	0x2000131c

08006524 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b088      	sub	sp, #32
 8006528:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800652a:	e049      	b.n	80065c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800652c:	4b2e      	ldr	r3, [pc, #184]	@ (80065e8 <prvSwitchTimerLists+0xc4>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006536:	4b2c      	ldr	r3, [pc, #176]	@ (80065e8 <prvSwitchTimerLists+0xc4>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	3304      	adds	r3, #4
 8006544:	4618      	mov	r0, r3
 8006546:	f7fd fe45 	bl	80041d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6a1b      	ldr	r3, [r3, #32]
 800654e:	68f8      	ldr	r0, [r7, #12]
 8006550:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b00      	cmp	r3, #0
 800655e:	d02f      	beq.n	80065c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	699b      	ldr	r3, [r3, #24]
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	4413      	add	r3, r2
 8006568:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800656a:	68ba      	ldr	r2, [r7, #8]
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	429a      	cmp	r2, r3
 8006570:	d90e      	bls.n	8006590 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800657e:	4b1a      	ldr	r3, [pc, #104]	@ (80065e8 <prvSwitchTimerLists+0xc4>)
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	3304      	adds	r3, #4
 8006586:	4619      	mov	r1, r3
 8006588:	4610      	mov	r0, r2
 800658a:	f7fd fdea 	bl	8004162 <vListInsert>
 800658e:	e017      	b.n	80065c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006590:	2300      	movs	r3, #0
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	2300      	movs	r3, #0
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	2100      	movs	r1, #0
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f7ff fd58 	bl	8006050 <xTimerGenericCommand>
 80065a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10b      	bne.n	80065c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80065a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ac:	f383 8811 	msr	BASEPRI, r3
 80065b0:	f3bf 8f6f 	isb	sy
 80065b4:	f3bf 8f4f 	dsb	sy
 80065b8:	603b      	str	r3, [r7, #0]
}
 80065ba:	bf00      	nop
 80065bc:	bf00      	nop
 80065be:	e7fd      	b.n	80065bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065c0:	4b09      	ldr	r3, [pc, #36]	@ (80065e8 <prvSwitchTimerLists+0xc4>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1b0      	bne.n	800652c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80065ca:	4b07      	ldr	r3, [pc, #28]	@ (80065e8 <prvSwitchTimerLists+0xc4>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80065d0:	4b06      	ldr	r3, [pc, #24]	@ (80065ec <prvSwitchTimerLists+0xc8>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a04      	ldr	r2, [pc, #16]	@ (80065e8 <prvSwitchTimerLists+0xc4>)
 80065d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80065d8:	4a04      	ldr	r2, [pc, #16]	@ (80065ec <prvSwitchTimerLists+0xc8>)
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	6013      	str	r3, [r2, #0]
}
 80065de:	bf00      	nop
 80065e0:	3718      	adds	r7, #24
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	20001314 	.word	0x20001314
 80065ec:	20001318 	.word	0x20001318

080065f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80065f6:	f000 f96f 	bl	80068d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80065fa:	4b15      	ldr	r3, [pc, #84]	@ (8006650 <prvCheckForValidListAndQueue+0x60>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d120      	bne.n	8006644 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006602:	4814      	ldr	r0, [pc, #80]	@ (8006654 <prvCheckForValidListAndQueue+0x64>)
 8006604:	f7fd fd5c 	bl	80040c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006608:	4813      	ldr	r0, [pc, #76]	@ (8006658 <prvCheckForValidListAndQueue+0x68>)
 800660a:	f7fd fd59 	bl	80040c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800660e:	4b13      	ldr	r3, [pc, #76]	@ (800665c <prvCheckForValidListAndQueue+0x6c>)
 8006610:	4a10      	ldr	r2, [pc, #64]	@ (8006654 <prvCheckForValidListAndQueue+0x64>)
 8006612:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006614:	4b12      	ldr	r3, [pc, #72]	@ (8006660 <prvCheckForValidListAndQueue+0x70>)
 8006616:	4a10      	ldr	r2, [pc, #64]	@ (8006658 <prvCheckForValidListAndQueue+0x68>)
 8006618:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800661a:	2300      	movs	r3, #0
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	4b11      	ldr	r3, [pc, #68]	@ (8006664 <prvCheckForValidListAndQueue+0x74>)
 8006620:	4a11      	ldr	r2, [pc, #68]	@ (8006668 <prvCheckForValidListAndQueue+0x78>)
 8006622:	2110      	movs	r1, #16
 8006624:	200a      	movs	r0, #10
 8006626:	f7fd fe69 	bl	80042fc <xQueueGenericCreateStatic>
 800662a:	4603      	mov	r3, r0
 800662c:	4a08      	ldr	r2, [pc, #32]	@ (8006650 <prvCheckForValidListAndQueue+0x60>)
 800662e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006630:	4b07      	ldr	r3, [pc, #28]	@ (8006650 <prvCheckForValidListAndQueue+0x60>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d005      	beq.n	8006644 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006638:	4b05      	ldr	r3, [pc, #20]	@ (8006650 <prvCheckForValidListAndQueue+0x60>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	490b      	ldr	r1, [pc, #44]	@ (800666c <prvCheckForValidListAndQueue+0x7c>)
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe fc24 	bl	8004e8c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006644:	f000 f97a 	bl	800693c <vPortExitCritical>
}
 8006648:	bf00      	nop
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	2000131c 	.word	0x2000131c
 8006654:	200012ec 	.word	0x200012ec
 8006658:	20001300 	.word	0x20001300
 800665c:	20001314 	.word	0x20001314
 8006660:	20001318 	.word	0x20001318
 8006664:	200013c8 	.word	0x200013c8
 8006668:	20001328 	.word	0x20001328
 800666c:	08007154 	.word	0x08007154

08006670 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	3b04      	subs	r3, #4
 8006680:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006688:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3b04      	subs	r3, #4
 800668e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f023 0201 	bic.w	r2, r3, #1
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	3b04      	subs	r3, #4
 800669e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80066a0:	4a0c      	ldr	r2, [pc, #48]	@ (80066d4 <pxPortInitialiseStack+0x64>)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	3b14      	subs	r3, #20
 80066aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	3b04      	subs	r3, #4
 80066b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f06f 0202 	mvn.w	r2, #2
 80066be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	3b20      	subs	r3, #32
 80066c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066c6:	68fb      	ldr	r3, [r7, #12]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	080066d9 	.word	0x080066d9

080066d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80066de:	2300      	movs	r3, #0
 80066e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066e2:	4b13      	ldr	r3, [pc, #76]	@ (8006730 <prvTaskExitError+0x58>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ea:	d00b      	beq.n	8006704 <prvTaskExitError+0x2c>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	60fb      	str	r3, [r7, #12]
}
 80066fe:	bf00      	nop
 8006700:	bf00      	nop
 8006702:	e7fd      	b.n	8006700 <prvTaskExitError+0x28>
	__asm volatile
 8006704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	60bb      	str	r3, [r7, #8]
}
 8006716:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006718:	bf00      	nop
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d0fc      	beq.n	800671a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006720:	bf00      	nop
 8006722:	bf00      	nop
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr
 800672e:	bf00      	nop
 8006730:	2000003c 	.word	0x2000003c
	...

08006740 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006740:	4b07      	ldr	r3, [pc, #28]	@ (8006760 <pxCurrentTCBConst2>)
 8006742:	6819      	ldr	r1, [r3, #0]
 8006744:	6808      	ldr	r0, [r1, #0]
 8006746:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674a:	f380 8809 	msr	PSP, r0
 800674e:	f3bf 8f6f 	isb	sy
 8006752:	f04f 0000 	mov.w	r0, #0
 8006756:	f380 8811 	msr	BASEPRI, r0
 800675a:	4770      	bx	lr
 800675c:	f3af 8000 	nop.w

08006760 <pxCurrentTCBConst2>:
 8006760:	20000dec 	.word	0x20000dec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop

08006768 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006768:	4808      	ldr	r0, [pc, #32]	@ (800678c <prvPortStartFirstTask+0x24>)
 800676a:	6800      	ldr	r0, [r0, #0]
 800676c:	6800      	ldr	r0, [r0, #0]
 800676e:	f380 8808 	msr	MSP, r0
 8006772:	f04f 0000 	mov.w	r0, #0
 8006776:	f380 8814 	msr	CONTROL, r0
 800677a:	b662      	cpsie	i
 800677c:	b661      	cpsie	f
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	df00      	svc	0
 8006788:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800678a:	bf00      	nop
 800678c:	e000ed08 	.word	0xe000ed08

08006790 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b086      	sub	sp, #24
 8006794:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006796:	4b47      	ldr	r3, [pc, #284]	@ (80068b4 <xPortStartScheduler+0x124>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a47      	ldr	r2, [pc, #284]	@ (80068b8 <xPortStartScheduler+0x128>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d10b      	bne.n	80067b8 <xPortStartScheduler+0x28>
	__asm volatile
 80067a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a4:	f383 8811 	msr	BASEPRI, r3
 80067a8:	f3bf 8f6f 	isb	sy
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	60fb      	str	r3, [r7, #12]
}
 80067b2:	bf00      	nop
 80067b4:	bf00      	nop
 80067b6:	e7fd      	b.n	80067b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80067b8:	4b3e      	ldr	r3, [pc, #248]	@ (80068b4 <xPortStartScheduler+0x124>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a3f      	ldr	r2, [pc, #252]	@ (80068bc <xPortStartScheduler+0x12c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d10b      	bne.n	80067da <xPortStartScheduler+0x4a>
	__asm volatile
 80067c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c6:	f383 8811 	msr	BASEPRI, r3
 80067ca:	f3bf 8f6f 	isb	sy
 80067ce:	f3bf 8f4f 	dsb	sy
 80067d2:	613b      	str	r3, [r7, #16]
}
 80067d4:	bf00      	nop
 80067d6:	bf00      	nop
 80067d8:	e7fd      	b.n	80067d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80067da:	4b39      	ldr	r3, [pc, #228]	@ (80068c0 <xPortStartScheduler+0x130>)
 80067dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	22ff      	movs	r2, #255	@ 0xff
 80067ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80067f4:	78fb      	ldrb	r3, [r7, #3]
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	4b31      	ldr	r3, [pc, #196]	@ (80068c4 <xPortStartScheduler+0x134>)
 8006800:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006802:	4b31      	ldr	r3, [pc, #196]	@ (80068c8 <xPortStartScheduler+0x138>)
 8006804:	2207      	movs	r2, #7
 8006806:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006808:	e009      	b.n	800681e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800680a:	4b2f      	ldr	r3, [pc, #188]	@ (80068c8 <xPortStartScheduler+0x138>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3b01      	subs	r3, #1
 8006810:	4a2d      	ldr	r2, [pc, #180]	@ (80068c8 <xPortStartScheduler+0x138>)
 8006812:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006814:	78fb      	ldrb	r3, [r7, #3]
 8006816:	b2db      	uxtb	r3, r3
 8006818:	005b      	lsls	r3, r3, #1
 800681a:	b2db      	uxtb	r3, r3
 800681c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800681e:	78fb      	ldrb	r3, [r7, #3]
 8006820:	b2db      	uxtb	r3, r3
 8006822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006826:	2b80      	cmp	r3, #128	@ 0x80
 8006828:	d0ef      	beq.n	800680a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800682a:	4b27      	ldr	r3, [pc, #156]	@ (80068c8 <xPortStartScheduler+0x138>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f1c3 0307 	rsb	r3, r3, #7
 8006832:	2b04      	cmp	r3, #4
 8006834:	d00b      	beq.n	800684e <xPortStartScheduler+0xbe>
	__asm volatile
 8006836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683a:	f383 8811 	msr	BASEPRI, r3
 800683e:	f3bf 8f6f 	isb	sy
 8006842:	f3bf 8f4f 	dsb	sy
 8006846:	60bb      	str	r3, [r7, #8]
}
 8006848:	bf00      	nop
 800684a:	bf00      	nop
 800684c:	e7fd      	b.n	800684a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800684e:	4b1e      	ldr	r3, [pc, #120]	@ (80068c8 <xPortStartScheduler+0x138>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	021b      	lsls	r3, r3, #8
 8006854:	4a1c      	ldr	r2, [pc, #112]	@ (80068c8 <xPortStartScheduler+0x138>)
 8006856:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006858:	4b1b      	ldr	r3, [pc, #108]	@ (80068c8 <xPortStartScheduler+0x138>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006860:	4a19      	ldr	r2, [pc, #100]	@ (80068c8 <xPortStartScheduler+0x138>)
 8006862:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	b2da      	uxtb	r2, r3
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800686c:	4b17      	ldr	r3, [pc, #92]	@ (80068cc <xPortStartScheduler+0x13c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a16      	ldr	r2, [pc, #88]	@ (80068cc <xPortStartScheduler+0x13c>)
 8006872:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006876:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006878:	4b14      	ldr	r3, [pc, #80]	@ (80068cc <xPortStartScheduler+0x13c>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a13      	ldr	r2, [pc, #76]	@ (80068cc <xPortStartScheduler+0x13c>)
 800687e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006882:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006884:	f000 f8da 	bl	8006a3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006888:	4b11      	ldr	r3, [pc, #68]	@ (80068d0 <xPortStartScheduler+0x140>)
 800688a:	2200      	movs	r2, #0
 800688c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800688e:	f000 f8f9 	bl	8006a84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006892:	4b10      	ldr	r3, [pc, #64]	@ (80068d4 <xPortStartScheduler+0x144>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a0f      	ldr	r2, [pc, #60]	@ (80068d4 <xPortStartScheduler+0x144>)
 8006898:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800689c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800689e:	f7ff ff63 	bl	8006768 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80068a2:	f7fe ff2b 	bl	80056fc <vTaskSwitchContext>
	prvTaskExitError();
 80068a6:	f7ff ff17 	bl	80066d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3718      	adds	r7, #24
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	e000ed00 	.word	0xe000ed00
 80068b8:	410fc271 	.word	0x410fc271
 80068bc:	410fc270 	.word	0x410fc270
 80068c0:	e000e400 	.word	0xe000e400
 80068c4:	20001418 	.word	0x20001418
 80068c8:	2000141c 	.word	0x2000141c
 80068cc:	e000ed20 	.word	0xe000ed20
 80068d0:	2000003c 	.word	0x2000003c
 80068d4:	e000ef34 	.word	0xe000ef34

080068d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80068d8:	b480      	push	{r7}
 80068da:	b083      	sub	sp, #12
 80068dc:	af00      	add	r7, sp, #0
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	607b      	str	r3, [r7, #4]
}
 80068f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80068f2:	4b10      	ldr	r3, [pc, #64]	@ (8006934 <vPortEnterCritical+0x5c>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3301      	adds	r3, #1
 80068f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006934 <vPortEnterCritical+0x5c>)
 80068fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80068fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006934 <vPortEnterCritical+0x5c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d110      	bne.n	8006926 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006904:	4b0c      	ldr	r3, [pc, #48]	@ (8006938 <vPortEnterCritical+0x60>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00b      	beq.n	8006926 <vPortEnterCritical+0x4e>
	__asm volatile
 800690e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006912:	f383 8811 	msr	BASEPRI, r3
 8006916:	f3bf 8f6f 	isb	sy
 800691a:	f3bf 8f4f 	dsb	sy
 800691e:	603b      	str	r3, [r7, #0]
}
 8006920:	bf00      	nop
 8006922:	bf00      	nop
 8006924:	e7fd      	b.n	8006922 <vPortEnterCritical+0x4a>
	}
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	2000003c 	.word	0x2000003c
 8006938:	e000ed04 	.word	0xe000ed04

0800693c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006942:	4b12      	ldr	r3, [pc, #72]	@ (800698c <vPortExitCritical+0x50>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10b      	bne.n	8006962 <vPortExitCritical+0x26>
	__asm volatile
 800694a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800694e:	f383 8811 	msr	BASEPRI, r3
 8006952:	f3bf 8f6f 	isb	sy
 8006956:	f3bf 8f4f 	dsb	sy
 800695a:	607b      	str	r3, [r7, #4]
}
 800695c:	bf00      	nop
 800695e:	bf00      	nop
 8006960:	e7fd      	b.n	800695e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006962:	4b0a      	ldr	r3, [pc, #40]	@ (800698c <vPortExitCritical+0x50>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3b01      	subs	r3, #1
 8006968:	4a08      	ldr	r2, [pc, #32]	@ (800698c <vPortExitCritical+0x50>)
 800696a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800696c:	4b07      	ldr	r3, [pc, #28]	@ (800698c <vPortExitCritical+0x50>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d105      	bne.n	8006980 <vPortExitCritical+0x44>
 8006974:	2300      	movs	r3, #0
 8006976:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	f383 8811 	msr	BASEPRI, r3
}
 800697e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr
 800698c:	2000003c 	.word	0x2000003c

08006990 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006990:	f3ef 8009 	mrs	r0, PSP
 8006994:	f3bf 8f6f 	isb	sy
 8006998:	4b15      	ldr	r3, [pc, #84]	@ (80069f0 <pxCurrentTCBConst>)
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	f01e 0f10 	tst.w	lr, #16
 80069a0:	bf08      	it	eq
 80069a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80069a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069aa:	6010      	str	r0, [r2, #0]
 80069ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80069b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80069b4:	f380 8811 	msr	BASEPRI, r0
 80069b8:	f3bf 8f4f 	dsb	sy
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f7fe fe9c 	bl	80056fc <vTaskSwitchContext>
 80069c4:	f04f 0000 	mov.w	r0, #0
 80069c8:	f380 8811 	msr	BASEPRI, r0
 80069cc:	bc09      	pop	{r0, r3}
 80069ce:	6819      	ldr	r1, [r3, #0]
 80069d0:	6808      	ldr	r0, [r1, #0]
 80069d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d6:	f01e 0f10 	tst.w	lr, #16
 80069da:	bf08      	it	eq
 80069dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80069e0:	f380 8809 	msr	PSP, r0
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	f3af 8000 	nop.w

080069f0 <pxCurrentTCBConst>:
 80069f0:	20000dec 	.word	0x20000dec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80069f4:	bf00      	nop
 80069f6:	bf00      	nop

080069f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
	__asm volatile
 80069fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a02:	f383 8811 	msr	BASEPRI, r3
 8006a06:	f3bf 8f6f 	isb	sy
 8006a0a:	f3bf 8f4f 	dsb	sy
 8006a0e:	607b      	str	r3, [r7, #4]
}
 8006a10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a12:	f7fe fdb9 	bl	8005588 <xTaskIncrementTick>
 8006a16:	4603      	mov	r3, r0
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d003      	beq.n	8006a24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a1c:	4b06      	ldr	r3, [pc, #24]	@ (8006a38 <xPortSysTickHandler+0x40>)
 8006a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a22:	601a      	str	r2, [r3, #0]
 8006a24:	2300      	movs	r3, #0
 8006a26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	f383 8811 	msr	BASEPRI, r3
}
 8006a2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a30:	bf00      	nop
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	e000ed04 	.word	0xe000ed04

08006a3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a40:	4b0b      	ldr	r3, [pc, #44]	@ (8006a70 <vPortSetupTimerInterrupt+0x34>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a46:	4b0b      	ldr	r3, [pc, #44]	@ (8006a74 <vPortSetupTimerInterrupt+0x38>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <vPortSetupTimerInterrupt+0x3c>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a0a      	ldr	r2, [pc, #40]	@ (8006a7c <vPortSetupTimerInterrupt+0x40>)
 8006a52:	fba2 2303 	umull	r2, r3, r2, r3
 8006a56:	099b      	lsrs	r3, r3, #6
 8006a58:	4a09      	ldr	r2, [pc, #36]	@ (8006a80 <vPortSetupTimerInterrupt+0x44>)
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a5e:	4b04      	ldr	r3, [pc, #16]	@ (8006a70 <vPortSetupTimerInterrupt+0x34>)
 8006a60:	2207      	movs	r2, #7
 8006a62:	601a      	str	r2, [r3, #0]
}
 8006a64:	bf00      	nop
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	e000e010 	.word	0xe000e010
 8006a74:	e000e018 	.word	0xe000e018
 8006a78:	20000030 	.word	0x20000030
 8006a7c:	10624dd3 	.word	0x10624dd3
 8006a80:	e000e014 	.word	0xe000e014

08006a84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006a94 <vPortEnableVFP+0x10>
 8006a88:	6801      	ldr	r1, [r0, #0]
 8006a8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006a8e:	6001      	str	r1, [r0, #0]
 8006a90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a92:	bf00      	nop
 8006a94:	e000ed88 	.word	0xe000ed88

08006a98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a9e:	f3ef 8305 	mrs	r3, IPSR
 8006aa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2b0f      	cmp	r3, #15
 8006aa8:	d915      	bls.n	8006ad6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006aaa:	4a18      	ldr	r2, [pc, #96]	@ (8006b0c <vPortValidateInterruptPriority+0x74>)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4413      	add	r3, r2
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006ab4:	4b16      	ldr	r3, [pc, #88]	@ (8006b10 <vPortValidateInterruptPriority+0x78>)
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	7afa      	ldrb	r2, [r7, #11]
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d20b      	bcs.n	8006ad6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	607b      	str	r3, [r7, #4]
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	e7fd      	b.n	8006ad2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8006b14 <vPortValidateInterruptPriority+0x7c>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006ade:	4b0e      	ldr	r3, [pc, #56]	@ (8006b18 <vPortValidateInterruptPriority+0x80>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d90b      	bls.n	8006afe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	603b      	str	r3, [r7, #0]
}
 8006af8:	bf00      	nop
 8006afa:	bf00      	nop
 8006afc:	e7fd      	b.n	8006afa <vPortValidateInterruptPriority+0x62>
	}
 8006afe:	bf00      	nop
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	e000e3f0 	.word	0xe000e3f0
 8006b10:	20001418 	.word	0x20001418
 8006b14:	e000ed0c 	.word	0xe000ed0c
 8006b18:	2000141c 	.word	0x2000141c

08006b1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b08a      	sub	sp, #40	@ 0x28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b24:	2300      	movs	r3, #0
 8006b26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b28:	f7fe fc72 	bl	8005410 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b2c:	4b5c      	ldr	r3, [pc, #368]	@ (8006ca0 <pvPortMalloc+0x184>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b34:	f000 f924 	bl	8006d80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b38:	4b5a      	ldr	r3, [pc, #360]	@ (8006ca4 <pvPortMalloc+0x188>)
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4013      	ands	r3, r2
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f040 8095 	bne.w	8006c70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d01e      	beq.n	8006b8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006b4c:	2208      	movs	r2, #8
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4413      	add	r3, r2
 8006b52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f003 0307 	and.w	r3, r3, #7
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d015      	beq.n	8006b8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f023 0307 	bic.w	r3, r3, #7
 8006b64:	3308      	adds	r3, #8
 8006b66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f003 0307 	and.w	r3, r3, #7
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00b      	beq.n	8006b8a <pvPortMalloc+0x6e>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	617b      	str	r3, [r7, #20]
}
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop
 8006b88:	e7fd      	b.n	8006b86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d06f      	beq.n	8006c70 <pvPortMalloc+0x154>
 8006b90:	4b45      	ldr	r3, [pc, #276]	@ (8006ca8 <pvPortMalloc+0x18c>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d86a      	bhi.n	8006c70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b9a:	4b44      	ldr	r3, [pc, #272]	@ (8006cac <pvPortMalloc+0x190>)
 8006b9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b9e:	4b43      	ldr	r3, [pc, #268]	@ (8006cac <pvPortMalloc+0x190>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ba4:	e004      	b.n	8006bb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d903      	bls.n	8006bc2 <pvPortMalloc+0xa6>
 8006bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d1f1      	bne.n	8006ba6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006bc2:	4b37      	ldr	r3, [pc, #220]	@ (8006ca0 <pvPortMalloc+0x184>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d051      	beq.n	8006c70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006bcc:	6a3b      	ldr	r3, [r7, #32]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2208      	movs	r2, #8
 8006bd2:	4413      	add	r3, r2
 8006bd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be0:	685a      	ldr	r2, [r3, #4]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	1ad2      	subs	r2, r2, r3
 8006be6:	2308      	movs	r3, #8
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d920      	bls.n	8006c30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4413      	add	r3, r2
 8006bf4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	f003 0307 	and.w	r3, r3, #7
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d00b      	beq.n	8006c18 <pvPortMalloc+0xfc>
	__asm volatile
 8006c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c04:	f383 8811 	msr	BASEPRI, r3
 8006c08:	f3bf 8f6f 	isb	sy
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	613b      	str	r3, [r7, #16]
}
 8006c12:	bf00      	nop
 8006c14:	bf00      	nop
 8006c16:	e7fd      	b.n	8006c14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	1ad2      	subs	r2, r2, r3
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c2a:	69b8      	ldr	r0, [r7, #24]
 8006c2c:	f000 f90a 	bl	8006e44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c30:	4b1d      	ldr	r3, [pc, #116]	@ (8006ca8 <pvPortMalloc+0x18c>)
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ca8 <pvPortMalloc+0x18c>)
 8006c3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ca8 <pvPortMalloc+0x18c>)
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	4b1b      	ldr	r3, [pc, #108]	@ (8006cb0 <pvPortMalloc+0x194>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d203      	bcs.n	8006c52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c4a:	4b17      	ldr	r3, [pc, #92]	@ (8006ca8 <pvPortMalloc+0x18c>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a18      	ldr	r2, [pc, #96]	@ (8006cb0 <pvPortMalloc+0x194>)
 8006c50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	4b13      	ldr	r3, [pc, #76]	@ (8006ca4 <pvPortMalloc+0x188>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c62:	2200      	movs	r2, #0
 8006c64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c66:	4b13      	ldr	r3, [pc, #76]	@ (8006cb4 <pvPortMalloc+0x198>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	4a11      	ldr	r2, [pc, #68]	@ (8006cb4 <pvPortMalloc+0x198>)
 8006c6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c70:	f7fe fbdc 	bl	800542c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c74:	69fb      	ldr	r3, [r7, #28]
 8006c76:	f003 0307 	and.w	r3, r3, #7
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00b      	beq.n	8006c96 <pvPortMalloc+0x17a>
	__asm volatile
 8006c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	60fb      	str	r3, [r7, #12]
}
 8006c90:	bf00      	nop
 8006c92:	bf00      	nop
 8006c94:	e7fd      	b.n	8006c92 <pvPortMalloc+0x176>
	return pvReturn;
 8006c96:	69fb      	ldr	r3, [r7, #28]
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3728      	adds	r7, #40	@ 0x28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	20005028 	.word	0x20005028
 8006ca4:	2000503c 	.word	0x2000503c
 8006ca8:	2000502c 	.word	0x2000502c
 8006cac:	20005020 	.word	0x20005020
 8006cb0:	20005030 	.word	0x20005030
 8006cb4:	20005034 	.word	0x20005034

08006cb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b086      	sub	sp, #24
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d04f      	beq.n	8006d6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006cca:	2308      	movs	r3, #8
 8006ccc:	425b      	negs	r3, r3
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	4b25      	ldr	r3, [pc, #148]	@ (8006d74 <vPortFree+0xbc>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10b      	bne.n	8006cfe <vPortFree+0x46>
	__asm volatile
 8006ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cea:	f383 8811 	msr	BASEPRI, r3
 8006cee:	f3bf 8f6f 	isb	sy
 8006cf2:	f3bf 8f4f 	dsb	sy
 8006cf6:	60fb      	str	r3, [r7, #12]
}
 8006cf8:	bf00      	nop
 8006cfa:	bf00      	nop
 8006cfc:	e7fd      	b.n	8006cfa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d00b      	beq.n	8006d1e <vPortFree+0x66>
	__asm volatile
 8006d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0a:	f383 8811 	msr	BASEPRI, r3
 8006d0e:	f3bf 8f6f 	isb	sy
 8006d12:	f3bf 8f4f 	dsb	sy
 8006d16:	60bb      	str	r3, [r7, #8]
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop
 8006d1c:	e7fd      	b.n	8006d1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	4b14      	ldr	r3, [pc, #80]	@ (8006d74 <vPortFree+0xbc>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4013      	ands	r3, r2
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d01e      	beq.n	8006d6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d11a      	bne.n	8006d6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	685a      	ldr	r2, [r3, #4]
 8006d38:	4b0e      	ldr	r3, [pc, #56]	@ (8006d74 <vPortFree+0xbc>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	43db      	mvns	r3, r3
 8006d3e:	401a      	ands	r2, r3
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d44:	f7fe fb64 	bl	8005410 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d78 <vPortFree+0xc0>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4413      	add	r3, r2
 8006d52:	4a09      	ldr	r2, [pc, #36]	@ (8006d78 <vPortFree+0xc0>)
 8006d54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d56:	6938      	ldr	r0, [r7, #16]
 8006d58:	f000 f874 	bl	8006e44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d5c:	4b07      	ldr	r3, [pc, #28]	@ (8006d7c <vPortFree+0xc4>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3301      	adds	r3, #1
 8006d62:	4a06      	ldr	r2, [pc, #24]	@ (8006d7c <vPortFree+0xc4>)
 8006d64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d66:	f7fe fb61 	bl	800542c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d6a:	bf00      	nop
 8006d6c:	3718      	adds	r7, #24
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	2000503c 	.word	0x2000503c
 8006d78:	2000502c 	.word	0x2000502c
 8006d7c:	20005038 	.word	0x20005038

08006d80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006d8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d8c:	4b27      	ldr	r3, [pc, #156]	@ (8006e2c <prvHeapInit+0xac>)
 8006d8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f003 0307 	and.w	r3, r3, #7
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00c      	beq.n	8006db4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	3307      	adds	r3, #7
 8006d9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0307 	bic.w	r3, r3, #7
 8006da6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006da8:	68ba      	ldr	r2, [r7, #8]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	4a1f      	ldr	r2, [pc, #124]	@ (8006e2c <prvHeapInit+0xac>)
 8006db0:	4413      	add	r3, r2
 8006db2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006db8:	4a1d      	ldr	r2, [pc, #116]	@ (8006e30 <prvHeapInit+0xb0>)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8006e30 <prvHeapInit+0xb0>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	4413      	add	r3, r2
 8006dca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006dcc:	2208      	movs	r2, #8
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	1a9b      	subs	r3, r3, r2
 8006dd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f023 0307 	bic.w	r3, r3, #7
 8006dda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4a15      	ldr	r2, [pc, #84]	@ (8006e34 <prvHeapInit+0xb4>)
 8006de0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006de2:	4b14      	ldr	r3, [pc, #80]	@ (8006e34 <prvHeapInit+0xb4>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2200      	movs	r2, #0
 8006de8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006dea:	4b12      	ldr	r3, [pc, #72]	@ (8006e34 <prvHeapInit+0xb4>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2200      	movs	r2, #0
 8006df0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	1ad2      	subs	r2, r2, r3
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e00:	4b0c      	ldr	r3, [pc, #48]	@ (8006e34 <prvHeapInit+0xb4>)
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8006e38 <prvHeapInit+0xb8>)
 8006e0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	4a09      	ldr	r2, [pc, #36]	@ (8006e3c <prvHeapInit+0xbc>)
 8006e16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e18:	4b09      	ldr	r3, [pc, #36]	@ (8006e40 <prvHeapInit+0xc0>)
 8006e1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006e1e:	601a      	str	r2, [r3, #0]
}
 8006e20:	bf00      	nop
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr
 8006e2c:	20001420 	.word	0x20001420
 8006e30:	20005020 	.word	0x20005020
 8006e34:	20005028 	.word	0x20005028
 8006e38:	20005030 	.word	0x20005030
 8006e3c:	2000502c 	.word	0x2000502c
 8006e40:	2000503c 	.word	0x2000503c

08006e44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e4c:	4b28      	ldr	r3, [pc, #160]	@ (8006ef0 <prvInsertBlockIntoFreeList+0xac>)
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	e002      	b.n	8006e58 <prvInsertBlockIntoFreeList+0x14>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d8f7      	bhi.n	8006e52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d108      	bne.n	8006e86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	441a      	add	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	68ba      	ldr	r2, [r7, #8]
 8006e90:	441a      	add	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d118      	bne.n	8006ecc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	4b15      	ldr	r3, [pc, #84]	@ (8006ef4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d00d      	beq.n	8006ec2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	685a      	ldr	r2, [r3, #4]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	441a      	add	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	601a      	str	r2, [r3, #0]
 8006ec0:	e008      	b.n	8006ed4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef4 <prvInsertBlockIntoFreeList+0xb0>)
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	601a      	str	r2, [r3, #0]
 8006eca:	e003      	b.n	8006ed4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d002      	beq.n	8006ee2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ee2:	bf00      	nop
 8006ee4:	3714      	adds	r7, #20
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	20005020 	.word	0x20005020
 8006ef4:	20005028 	.word	0x20005028

08006ef8 <memset>:
 8006ef8:	4402      	add	r2, r0
 8006efa:	4603      	mov	r3, r0
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d100      	bne.n	8006f02 <memset+0xa>
 8006f00:	4770      	bx	lr
 8006f02:	f803 1b01 	strb.w	r1, [r3], #1
 8006f06:	e7f9      	b.n	8006efc <memset+0x4>

08006f08 <_reclaim_reent>:
 8006f08:	4b2d      	ldr	r3, [pc, #180]	@ (8006fc0 <_reclaim_reent+0xb8>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4283      	cmp	r3, r0
 8006f0e:	b570      	push	{r4, r5, r6, lr}
 8006f10:	4604      	mov	r4, r0
 8006f12:	d053      	beq.n	8006fbc <_reclaim_reent+0xb4>
 8006f14:	69c3      	ldr	r3, [r0, #28]
 8006f16:	b31b      	cbz	r3, 8006f60 <_reclaim_reent+0x58>
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	b163      	cbz	r3, 8006f36 <_reclaim_reent+0x2e>
 8006f1c:	2500      	movs	r5, #0
 8006f1e:	69e3      	ldr	r3, [r4, #28]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	5959      	ldr	r1, [r3, r5]
 8006f24:	b9b1      	cbnz	r1, 8006f54 <_reclaim_reent+0x4c>
 8006f26:	3504      	adds	r5, #4
 8006f28:	2d80      	cmp	r5, #128	@ 0x80
 8006f2a:	d1f8      	bne.n	8006f1e <_reclaim_reent+0x16>
 8006f2c:	69e3      	ldr	r3, [r4, #28]
 8006f2e:	4620      	mov	r0, r4
 8006f30:	68d9      	ldr	r1, [r3, #12]
 8006f32:	f000 f87b 	bl	800702c <_free_r>
 8006f36:	69e3      	ldr	r3, [r4, #28]
 8006f38:	6819      	ldr	r1, [r3, #0]
 8006f3a:	b111      	cbz	r1, 8006f42 <_reclaim_reent+0x3a>
 8006f3c:	4620      	mov	r0, r4
 8006f3e:	f000 f875 	bl	800702c <_free_r>
 8006f42:	69e3      	ldr	r3, [r4, #28]
 8006f44:	689d      	ldr	r5, [r3, #8]
 8006f46:	b15d      	cbz	r5, 8006f60 <_reclaim_reent+0x58>
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4620      	mov	r0, r4
 8006f4c:	682d      	ldr	r5, [r5, #0]
 8006f4e:	f000 f86d 	bl	800702c <_free_r>
 8006f52:	e7f8      	b.n	8006f46 <_reclaim_reent+0x3e>
 8006f54:	680e      	ldr	r6, [r1, #0]
 8006f56:	4620      	mov	r0, r4
 8006f58:	f000 f868 	bl	800702c <_free_r>
 8006f5c:	4631      	mov	r1, r6
 8006f5e:	e7e1      	b.n	8006f24 <_reclaim_reent+0x1c>
 8006f60:	6961      	ldr	r1, [r4, #20]
 8006f62:	b111      	cbz	r1, 8006f6a <_reclaim_reent+0x62>
 8006f64:	4620      	mov	r0, r4
 8006f66:	f000 f861 	bl	800702c <_free_r>
 8006f6a:	69e1      	ldr	r1, [r4, #28]
 8006f6c:	b111      	cbz	r1, 8006f74 <_reclaim_reent+0x6c>
 8006f6e:	4620      	mov	r0, r4
 8006f70:	f000 f85c 	bl	800702c <_free_r>
 8006f74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006f76:	b111      	cbz	r1, 8006f7e <_reclaim_reent+0x76>
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f000 f857 	bl	800702c <_free_r>
 8006f7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f80:	b111      	cbz	r1, 8006f88 <_reclaim_reent+0x80>
 8006f82:	4620      	mov	r0, r4
 8006f84:	f000 f852 	bl	800702c <_free_r>
 8006f88:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006f8a:	b111      	cbz	r1, 8006f92 <_reclaim_reent+0x8a>
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f000 f84d 	bl	800702c <_free_r>
 8006f92:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006f94:	b111      	cbz	r1, 8006f9c <_reclaim_reent+0x94>
 8006f96:	4620      	mov	r0, r4
 8006f98:	f000 f848 	bl	800702c <_free_r>
 8006f9c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006f9e:	b111      	cbz	r1, 8006fa6 <_reclaim_reent+0x9e>
 8006fa0:	4620      	mov	r0, r4
 8006fa2:	f000 f843 	bl	800702c <_free_r>
 8006fa6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006fa8:	b111      	cbz	r1, 8006fb0 <_reclaim_reent+0xa8>
 8006faa:	4620      	mov	r0, r4
 8006fac:	f000 f83e 	bl	800702c <_free_r>
 8006fb0:	6a23      	ldr	r3, [r4, #32]
 8006fb2:	b11b      	cbz	r3, 8006fbc <_reclaim_reent+0xb4>
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006fba:	4718      	bx	r3
 8006fbc:	bd70      	pop	{r4, r5, r6, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20000040 	.word	0x20000040

08006fc4 <__libc_init_array>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	4d0d      	ldr	r5, [pc, #52]	@ (8006ffc <__libc_init_array+0x38>)
 8006fc8:	4c0d      	ldr	r4, [pc, #52]	@ (8007000 <__libc_init_array+0x3c>)
 8006fca:	1b64      	subs	r4, r4, r5
 8006fcc:	10a4      	asrs	r4, r4, #2
 8006fce:	2600      	movs	r6, #0
 8006fd0:	42a6      	cmp	r6, r4
 8006fd2:	d109      	bne.n	8006fe8 <__libc_init_array+0x24>
 8006fd4:	4d0b      	ldr	r5, [pc, #44]	@ (8007004 <__libc_init_array+0x40>)
 8006fd6:	4c0c      	ldr	r4, [pc, #48]	@ (8007008 <__libc_init_array+0x44>)
 8006fd8:	f000 f87e 	bl	80070d8 <_init>
 8006fdc:	1b64      	subs	r4, r4, r5
 8006fde:	10a4      	asrs	r4, r4, #2
 8006fe0:	2600      	movs	r6, #0
 8006fe2:	42a6      	cmp	r6, r4
 8006fe4:	d105      	bne.n	8006ff2 <__libc_init_array+0x2e>
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fec:	4798      	blx	r3
 8006fee:	3601      	adds	r6, #1
 8006ff0:	e7ee      	b.n	8006fd0 <__libc_init_array+0xc>
 8006ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff6:	4798      	blx	r3
 8006ff8:	3601      	adds	r6, #1
 8006ffa:	e7f2      	b.n	8006fe2 <__libc_init_array+0x1e>
 8006ffc:	08007454 	.word	0x08007454
 8007000:	08007454 	.word	0x08007454
 8007004:	08007454 	.word	0x08007454
 8007008:	08007458 	.word	0x08007458

0800700c <__retarget_lock_acquire_recursive>:
 800700c:	4770      	bx	lr

0800700e <__retarget_lock_release_recursive>:
 800700e:	4770      	bx	lr

08007010 <memcpy>:
 8007010:	440a      	add	r2, r1
 8007012:	4291      	cmp	r1, r2
 8007014:	f100 33ff 	add.w	r3, r0, #4294967295
 8007018:	d100      	bne.n	800701c <memcpy+0xc>
 800701a:	4770      	bx	lr
 800701c:	b510      	push	{r4, lr}
 800701e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007022:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007026:	4291      	cmp	r1, r2
 8007028:	d1f9      	bne.n	800701e <memcpy+0xe>
 800702a:	bd10      	pop	{r4, pc}

0800702c <_free_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4605      	mov	r5, r0
 8007030:	2900      	cmp	r1, #0
 8007032:	d041      	beq.n	80070b8 <_free_r+0x8c>
 8007034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007038:	1f0c      	subs	r4, r1, #4
 800703a:	2b00      	cmp	r3, #0
 800703c:	bfb8      	it	lt
 800703e:	18e4      	addlt	r4, r4, r3
 8007040:	f000 f83e 	bl	80070c0 <__malloc_lock>
 8007044:	4a1d      	ldr	r2, [pc, #116]	@ (80070bc <_free_r+0x90>)
 8007046:	6813      	ldr	r3, [r2, #0]
 8007048:	b933      	cbnz	r3, 8007058 <_free_r+0x2c>
 800704a:	6063      	str	r3, [r4, #4]
 800704c:	6014      	str	r4, [r2, #0]
 800704e:	4628      	mov	r0, r5
 8007050:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007054:	f000 b83a 	b.w	80070cc <__malloc_unlock>
 8007058:	42a3      	cmp	r3, r4
 800705a:	d908      	bls.n	800706e <_free_r+0x42>
 800705c:	6820      	ldr	r0, [r4, #0]
 800705e:	1821      	adds	r1, r4, r0
 8007060:	428b      	cmp	r3, r1
 8007062:	bf01      	itttt	eq
 8007064:	6819      	ldreq	r1, [r3, #0]
 8007066:	685b      	ldreq	r3, [r3, #4]
 8007068:	1809      	addeq	r1, r1, r0
 800706a:	6021      	streq	r1, [r4, #0]
 800706c:	e7ed      	b.n	800704a <_free_r+0x1e>
 800706e:	461a      	mov	r2, r3
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	b10b      	cbz	r3, 8007078 <_free_r+0x4c>
 8007074:	42a3      	cmp	r3, r4
 8007076:	d9fa      	bls.n	800706e <_free_r+0x42>
 8007078:	6811      	ldr	r1, [r2, #0]
 800707a:	1850      	adds	r0, r2, r1
 800707c:	42a0      	cmp	r0, r4
 800707e:	d10b      	bne.n	8007098 <_free_r+0x6c>
 8007080:	6820      	ldr	r0, [r4, #0]
 8007082:	4401      	add	r1, r0
 8007084:	1850      	adds	r0, r2, r1
 8007086:	4283      	cmp	r3, r0
 8007088:	6011      	str	r1, [r2, #0]
 800708a:	d1e0      	bne.n	800704e <_free_r+0x22>
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	6053      	str	r3, [r2, #4]
 8007092:	4408      	add	r0, r1
 8007094:	6010      	str	r0, [r2, #0]
 8007096:	e7da      	b.n	800704e <_free_r+0x22>
 8007098:	d902      	bls.n	80070a0 <_free_r+0x74>
 800709a:	230c      	movs	r3, #12
 800709c:	602b      	str	r3, [r5, #0]
 800709e:	e7d6      	b.n	800704e <_free_r+0x22>
 80070a0:	6820      	ldr	r0, [r4, #0]
 80070a2:	1821      	adds	r1, r4, r0
 80070a4:	428b      	cmp	r3, r1
 80070a6:	bf04      	itt	eq
 80070a8:	6819      	ldreq	r1, [r3, #0]
 80070aa:	685b      	ldreq	r3, [r3, #4]
 80070ac:	6063      	str	r3, [r4, #4]
 80070ae:	bf04      	itt	eq
 80070b0:	1809      	addeq	r1, r1, r0
 80070b2:	6021      	streq	r1, [r4, #0]
 80070b4:	6054      	str	r4, [r2, #4]
 80070b6:	e7ca      	b.n	800704e <_free_r+0x22>
 80070b8:	bd38      	pop	{r3, r4, r5, pc}
 80070ba:	bf00      	nop
 80070bc:	2000517c 	.word	0x2000517c

080070c0 <__malloc_lock>:
 80070c0:	4801      	ldr	r0, [pc, #4]	@ (80070c8 <__malloc_lock+0x8>)
 80070c2:	f7ff bfa3 	b.w	800700c <__retarget_lock_acquire_recursive>
 80070c6:	bf00      	nop
 80070c8:	20005178 	.word	0x20005178

080070cc <__malloc_unlock>:
 80070cc:	4801      	ldr	r0, [pc, #4]	@ (80070d4 <__malloc_unlock+0x8>)
 80070ce:	f7ff bf9e 	b.w	800700e <__retarget_lock_release_recursive>
 80070d2:	bf00      	nop
 80070d4:	20005178 	.word	0x20005178

080070d8 <_init>:
 80070d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070da:	bf00      	nop
 80070dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070de:	bc08      	pop	{r3}
 80070e0:	469e      	mov	lr, r3
 80070e2:	4770      	bx	lr

080070e4 <_fini>:
 80070e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e6:	bf00      	nop
 80070e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ea:	bc08      	pop	{r3}
 80070ec:	469e      	mov	lr, r3
 80070ee:	4770      	bx	lr
