/* Generated by Yosys 0.27+3 (git sha1 b58664d44, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */

module ALU_4bits(\operand_A[0] , \operand_A[1] , \operand_A[2] , \operand_A[3] , \operand_B[0] , \operand_B[1] , \operand_B[2] , \operand_B[3] , \operation[0] , \operation[1] , \result[0] , \result[1] , \result[2] , \result[3] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  input \operand_A[0] ;
  wire \operand_A[0] ;
  input \operand_A[1] ;
  wire \operand_A[1] ;
  input \operand_A[2] ;
  wire \operand_A[2] ;
  input \operand_A[3] ;
  wire \operand_A[3] ;
  input \operand_B[0] ;
  wire \operand_B[0] ;
  input \operand_B[1] ;
  wire \operand_B[1] ;
  input \operand_B[2] ;
  wire \operand_B[2] ;
  input \operand_B[3] ;
  wire \operand_B[3] ;
  input \operation[0] ;
  wire \operation[0] ;
  input \operation[1] ;
  wire \operation[1] ;
  output \result[0] ;
  wire \result[0] ;
  output \result[1] ;
  wire \result[1] ;
  output \result[2] ;
  wire \result[2] ;
  output \result[3] ;
  wire \result[3] ;
  assign \result[0]  = 16'he83c >> { \operation[1] , \operand_B[0] , \operand_A[0] , \operation[0]  };
  assign _06_ = 16'hcc0d >> { \operation[1] , _02_, \operation[0] , \operand_B[2]  };
  assign _07_ = 16'he994 >> { _06_, \operand_B[3] , \operand_A[3] , \operation[1]  };
  assign \result[3]  = 8'he1 >> { _07_, \operation[1] , _03_ };
  assign _00_ = 16'hb04f >> { \operand_B[1] , \operand_B[0] , \operation[0] , \operation[1]  };
  assign _01_ = 16'h1711 >> { \operand_B[0] , \operand_A[0] , _00_, \operand_A[1]  };
  assign _02_ = 16'he0ee >> { \operation[0] , \operation[1] , \operand_B[1] , \operand_B[0]  };
  assign _03_ = 16'h4dd4 >> { _02_, \operand_B[2] , _01_, \operand_A[2]  };
  assign _04_ = 16'hba40 >> { \operation[0] , \operand_B[0] , \operand_A[0] , \operation[1]  };
  assign \result[1]  = 16'he994 >> { _04_, \operand_B[1] , \operand_A[1] , \operation[1]  };
  assign _05_ = 16'he83c >> { \operation[1] , \operand_B[2] , \operand_A[2] , \operation[0]  };
  assign \result[2]  = 16'heb14 >> { _05_, _01_, _02_, \operation[1]  };
endmodule
