Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Aug 16 13:56:57 2022
| Host         : LAPTOP-4KAH9RNQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GTH_exdes_control_sets_placed.rpt
| Design       : GTH_exdes
| Device       : xc7vx690t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   635 |
| Unused register locations in slices containing registers |  1990 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9069 |         2418 |
| No           | No                    | Yes                    |             274 |           88 |
| No           | Yes                   | No                     |           26352 |         6688 |
| Yes          | No                    | No                     |            7531 |         1632 |
| Yes          | No                    | Yes                    |             303 |           94 |
| Yes          | Yes                   | No                     |            2577 |          808 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                                                 Enable Signal                                                                                                                 |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/p_0_in540_in                                                                                              |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                 |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                  |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                 |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                              | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                               |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_2_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                              | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                               |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |                1 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_found_start_r_reg                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                1 |              2 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/periodic_read_request.periodic_rd_r_lcl_reg_0                                                                                               |                2 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                     |                2 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                           |                1 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                     |                3 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                2 |              3 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                       |                2 |              3 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                       |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                2 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                2 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                2 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_found_start_r_reg                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |                2 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU4_Sdata_out/FF1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                      |                1 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU4_Sdata_out/FF2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                1 |              3 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                2 |              3 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                     |                3 |              3 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | UU1_Sdata_in/wr_cnt_2[1]                                                                                                                                                                                                                |                1 |              4 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | UU1_Sdata_in/wr_cnt_1[1]                                                                                                                                                                                                                |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                    | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                     | ILA0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                            |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                3 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/gen_byte_sel_div2.byte_sel_cnt_reg[0][0]                                                        |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                   |                3 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              4 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                   |                3 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out2                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                           |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                3 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                3 |              4 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/sync_cplllock/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                    | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/sync_cplllock/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                               |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                               |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                               |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                               |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                2 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                3 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                3 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                               |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                               |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                               |                1 |              4 |
|  UU2/u_ddr3_rw/next_state_reg[3]_i_2_n_0                            |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                        |                2 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___84_n_0                                                                                                                                                           |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                           | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                           |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                   |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                    |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                             |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r_reg[3]_i_2_n_0                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                 |                2 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/calib_sel_reg[0]                                                                                                          |                2 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                 |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                  | UU5/LL2/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_2_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                2 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_2_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                3 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                 |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                                            |                2 |              4 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___67_n_0                                                                                                                                                           |                3 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                               |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___11_n_0                                                                                                                                                           |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                                         |                3 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][3][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/uart_rx_inst1/bit_flag_reg_n_0                                                                                                                                                                                                            | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                             |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][2][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][7][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][5][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]_0[0]                                                                                                |                                                                                                                                                                                                                                         |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][4][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/complex_num_writes_dec_reg[0]_0[0]                                                                                                                                              |                2 |              5 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][0][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][6][4][0]                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                  |                5 |              5 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              5 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                3 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[4]                                                                                                      |                                                                                                                                                                                                                                         |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                3 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_2_n_0                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                1 |              5 |
|  UU1_Sdata_in/TT0/inst/clk_out2                                     |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                    |                1 |              5 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                              |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                2 |              6 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/uart_tx_inst/bit_flag_reg_n_0                                                                                                                                                                                                             | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                1 |              6 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                             |                                                                                                                                                                                                                                         |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                               |                2 |              6 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                         |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                              |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                           | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                              |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                           |                4 |              6 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___12_n_0                                                                                                                                                           |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[5][0]                                                                                                                                                         |                1 |              6 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                      |                3 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                             |                2 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                4 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |                1 |              6 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |                1 |              6 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                3 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                2 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                           | ILA0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                    |                2 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                        | ILA0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                    |                2 |              7 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                6 |              7 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                         |                2 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                3 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                      |                2 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                4 |              7 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                        | UU5/LL2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                        |                3 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                4 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                        |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                 |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                            |                3 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0           | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                   |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/init_wait_count                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/init_wait_count                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                         |                4 |              8 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/uart_rx_inst1/rx_flag                                                                                                                                                                                                                     | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |                1 |              8 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/uart_rx_inst1/rx_data0                                                                                                                                                                                                                    | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |                1 |              8 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/start_send                                                                                                                                                                                                                                | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |                3 |              8 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                  |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                |                4 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                        |                6 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                        |                6 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                               |                3 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                               |                2 |              8 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                  |                2 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                         |                4 |              9 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[8]_i_2__1_n_0                                                                                                                                                                  | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                           |                3 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |                4 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                3 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                2 |              9 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                                                                                                        | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                2 |              9 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/mmcm_lock_count[8]_i_2__0_n_0                                                                                                                                                                  | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                           |                2 |              9 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count[8]_i_2__2_n_0                                                                                                                                                                  | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                           |                2 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                       | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                  |                2 |              9 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/byte_cnt_flag                                                                                                                                                                                                                             | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |                2 |              9 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[8]_i_2_n_0                                                                                                                                                                     | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                           |                2 |              9 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                                                                                                        | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                2 |              9 |
|  GTH_support_i/GTH_init_i/inst/GTH_i/cpll_railing0_i/refclk_buf_n_0 |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              9 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                4 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[510][0]                                                               |                                                                                                                                                                                                                                         |                4 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                 |                3 |              9 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                        |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | UU5/LL2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | UU5/LL2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF3/Location_S1[9]_i_2_n_0                                                                                                                                                                                                                | UU3/FF3/UU3_S1/SR[0]                                                                                                                                                                                                                    |                3 |             10 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_Output_wave/store_flag_reg_n_0                                                                                                                                                                                                          | UU2/u_Output_wave/cnt1[9]_i_1_n_0                                                                                                                                                                                                       |                3 |             10 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                 |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU1_Sdata_in/data_vaild                                                                                                                                                                                                                       | UU2/data_buff1/cnt[9]_i_1__0_n_0                                                                                                                                                                                                        |                5 |             10 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                    | UU2/u_Output_wave/cnt[9]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                 |                3 |             10 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF3/Location_S2[9]_i_2_n_0                                                                                                                                                                                                                | UU3/FF3/UU3_S2/SR[0]                                                                                                                                                                                                                    |                3 |             10 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                 |                6 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out2                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                    |                3 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                        | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                5 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |             11 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                3 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                          | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                 |                3 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                          | ILA0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                           |                2 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                                                                | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                                                              | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |             11 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | UU4_Sdata_out/FF1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                2 |             11 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | UU4_Sdata_out/FF2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                3 |             11 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                2 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                                        | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                         |                6 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                         |                5 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                        | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                                        | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                        |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                     |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                                                                | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                4 |             11 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                                                              | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                4 |             11 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             12 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/clear                                                                                                                                                                           |                3 |             12 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/rxpmareset_s_reg[0]                                                                                                                                                                      |                6 |             12 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                    |                5 |             12 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                 |                4 |             12 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                  |                                                                                                                                                                                                                                         |                3 |             12 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                  |                5 |             12 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/clear                                                                                                                                                                           |                3 |             12 |
|  UU1_Sdata_in/TT0/inst/clk_out2                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                           |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | S2/system_reset_r2                                                                                                                                                                                                                      |                2 |             13 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                3 |             13 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__1_n_0                                                                                                                                                                | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__1_n_0                                                                                                                                                          |                4 |             13 |
|  UU1_Sdata_in/TT0/inst/clk_out2                                     |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                           |                5 |             13 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__2_n_0                                                                                                                                                                | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_1__2_n_0                                                                                                                                                          |                4 |             13 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | S1/system_reset_r2                                                                                                                                                                                                                      |                7 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                               |                5 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                               |                7 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                               |                6 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                               |                5 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                               |                5 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                               |                4 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                               |                6 |             14 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                               |                5 |             14 |
|  UU1_Sdata_in/TT0/inst/clk_out2                                     |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                  |                4 |             15 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                               |                5 |             15 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[1]                                                                                                                      |                5 |             15 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_2_reg[0]                                                                                      |                4 |             15 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_Output_wave/cnt1_reg[9]                                                                                                                                                                                                           |                8 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                               |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                              |                9 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                         |                7 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                5 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/rxpmarst_seq_i/original_rd_data0__0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                                     | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                    |                7 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/gtrxreset_seq_i/original_rd_data0__0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt1_GTH_i/rxpmarst_seq_i/original_rd_data0__0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                6 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt1_GTH_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                                     | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/rxpmareset_s_reg[0]                                                                                                                                                                      |                7 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                3 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt1_GTH_i/gtrxreset_seq_i/next_rd_data__0                                                                                                                                                                 | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/rxpmareset_s_reg[0]                                                                                                                                                                      |                5 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt1_GTH_i/gtrxreset_seq_i/original_rd_data0__0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/sel                                                                                                                                                                                            | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                                                 |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__1_n_0                                                                                                                                                                    | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1__1_n_0                                                                                                                                                              |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                                                                    | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                                                              |                4 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_2__2_n_0                                                                                                                                                                    | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_1__2_n_0                                                                                                                                                              |                4 |             16 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/gtrxreset_seq_i/next_rd_data__0                                                                                                                                                                 | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                    |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_rw/app_wdf_data[15]_i_1_n_0                                                                                                                                                                                                        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                8 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                2 |             16 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]                                                                                      | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]       |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]                                                                                      | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |                3 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                3 |             17 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                                                          |                5 |             17 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                   | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/clear                                                                                                                                                                                    |                5 |             17 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                  |                8 |             17 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF4/UU4_S2/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                8 |             18 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/time_out_counter                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt1_txresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                   |                5 |             18 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                          |                7 |             18 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF4/UU4_S1/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             18 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt0_txresetfsm_i/reset_time_out                                                                                                                                                                           |                5 |             18 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF4/UU4_S2/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                                      | rst_n                                                                                                                                                                                                                                   |                5 |             19 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/time_out_counter                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                   |                5 |             19 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                  |               11 |             19 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                  |                6 |             19 |
|  drpclk_in_i                                                        | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                   |                5 |             19 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | S1/read_counter_i_rep[9]_i_1_n_0                                                                                                                                                                                                        |                4 |             20 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | S2/read_counter_i_rep[9]_i_1__0_n_0                                                                                                                                                                                                     |                5 |             20 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                       | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                4 |             20 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | UU4_Sdata_out/FF1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                      | UU4_Sdata_out/FF1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                4 |             20 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                |                5 |             20 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | UU4_Sdata_out/FF2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                      | UU4_Sdata_out/FF2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                     |                5 |             20 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                 |               10 |             20 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | rst_n                                                                                                                                                                                                                                   |                6 |             20 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                       | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                      |                5 |             20 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                6 |             21 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                 |                7 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/not_strict_mode.rd_buf_we                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                 |               14 |             24 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                  |               12 |             25 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                      |               11 |             25 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_rw/app_addr[27]_i_1_n_0                                                                                                                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |                8 |             26 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                7 |             26 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                       |                8 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                4 |             27 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_rw/rd_addr_cnt[27]_i_1_n_0                                                                                                                                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |               11 |             28 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             29 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             29 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             29 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             29 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               | rst_n                                                                                                                                                                                                                                   |               11 |             30 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU4_Sdata_out/FF1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | UU4_Sdata_out/FF1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                      |                6 |             30 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU4_Sdata_out/FF2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | UU4_Sdata_out/FF2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                      |                5 |             30 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | UU1_Sdata_in/TT1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                       |                8 |             30 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | UU1_Sdata_in/TT2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                       |                5 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                 |               10 |             31 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                                                |               14 |             32 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/reset_or_no_dv_bfp                                                                                                                                                                                |                9 |             32 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF3/UU3_S1/data2_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF3/UU3_S2/data2                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             34 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                 |               10 |             34 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                                    |               14 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               | GTH_support_i/GTH_init_i/inst/gt1_rxresetfsm_i/SR[0]                                                                                                                                                                                    |               16 |             34 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |               10 |             36 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                     |               11 |             37 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_sync_r1_reg                                                                                                           |               16 |             37 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                  |               16 |             39 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                 |               25 |             39 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                6 |             40 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                           |               11 |             40 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/LL2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               13 |             40 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             41 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                 |               13 |             41 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                 |               13 |             43 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_rw/wr_addr_cnt[27]_i_1_n_0                                                                                                                                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                     |               15 |             43 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                  |               28 |             43 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                 |               17 |             48 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                             |                7 |             52 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                             |               12 |             52 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | UU5/uart_rx_inst1/bit_cnt_reg[3]_0                                                                                                                                                                                                      |               14 |             57 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF5/Number[8]_i_2_n_0                                                                                                                                                                                                                     | UU3/FF5/Number[8]_i_1_n_0                                                                                                                                                                                                               |               30 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                             |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             63 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                              |                                                                                                                                                                                                                                         |               16 |             64 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                                                                         |               23 |             64 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                                                                         |               21 |             64 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |                8 |             64 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |                9 |             72 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | ILA0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                         |               14 |             76 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               11 |             88 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               12 |             96 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               12 |             96 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               12 |             96 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               12 |             96 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               12 |             96 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU5/LL2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               27 |            103 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | ILA0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               24 |            103 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               13 |            104 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               13 |            104 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               13 |            104 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               13 |            104 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                         |               13 |            104 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               14 |            112 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               14 |            112 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               14 |            112 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               14 |            112 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               14 |            112 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                         |               14 |            112 |
|  drpclk_in_i                                                        |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               57 |            186 |
|  GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                    |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               97 |            341 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                                                                         |               96 |            768 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |              959 |           2801 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              727 |           3794 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     | UU3/FF1/UU1_S2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              723 |           3794 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |             1326 |           5877 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/data_buff1/out_en_i_1_n_0                                                                                                                                                                                                           |             2641 |           8193 |
|  UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK        |                                                                                                                                                                                                                                               | UU2/u_Output_wave/start_out_i_1_n_0                                                                                                                                                                                                     |             1587 |           8194 |
|  UU1_Sdata_in/TT0/inst/clk_out1                                     |                                                                                                                                                                                                                                               | rst_n                                                                                                                                                                                                                                   |             1841 |           8290 |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    40 |
| 2      |                    14 |
| 3      |                    38 |
| 4      |                    83 |
| 5      |                    54 |
| 6      |                    41 |
| 7      |                    13 |
| 8      |                    47 |
| 9      |                    18 |
| 10     |                    13 |
| 11     |                    36 |
| 12     |                    11 |
| 13     |                     6 |
| 14     |                     9 |
| 15     |                     4 |
| 16+    |                   208 |
+--------+-----------------------+


