#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1407964c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x140795ce0 .scope module, "SystolicArray_GEMM_4x4" "SystolicArray_GEMM_4x4" 3 594;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x140706950 .param/l "DATA_WIDTH" 0 3 598, +C4<00000000000000000000000000010000>;
v0x14180f1d0 .array/s "a_pipe", 19 0, 15 0;
v0x14180f260 .array/s "b_pipe", 19 0, 15 0;
v0x14180f2f0 .array/s "c_data", 15 0, 31 0;
o0x148060010 .functor BUFZ 1, C4<z>; HiZ drive
v0x14180f380_0 .net "clk", 0 0, o0x148060010;  0 drivers
v0x14180f410_0 .var/i "i", 31 0;
v0x14180f500_0 .var/i "j", 31 0;
v0x14180f5b0 .array/s "psum_pipe", 24 0, 31 0;
o0x1480600a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14180f650_0 .net "rst_n", 0 0, o0x1480600a0;  0 drivers
S_0x140795ac0 .scope module, "u_accC" "OutputAccumulator_C" 3 626, 3 302 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407333a0 .param/l "DATA_WIDTH" 0 3 307, +C4<00000000000000000000000000010000>;
P_0x1407333e0 .param/l "DEPTH" 0 3 308, +C4<00000000000000000000000000000010>;
P_0x140733420 .param/l "NUM_PE" 0 3 306, +C4<00000000000000000000000000001000>;
v0x1407dc570 .array "accum_buffer", 15 0, 15 0;
v0x1407dc650_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407f73b0 .array "final_output", 7 0, 15 0;
v0x1407f7460_0 .var/i "i", 31 0;
v0x1407f7510_0 .var/i "j", 31 0;
v0x1407f7600 .array "pe_partial_sum", 7 0, 15 0;
v0x1407f76a0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x1407f7740_0 .var "write_phase", 0 0;
E_0x14074fa80/0 .event negedge, v0x1407f76a0_0;
E_0x14074fa80/1 .event posedge, v0x1407dc650_0;
E_0x14074fa80 .event/or E_0x14074fa80/0, E_0x14074fa80/1;
S_0x1407f7810 .scope module, "u_bufA" "InputBuffer_A" 3 616, 3 128 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407f79d0 .param/l "COLS" 0 3 133, +C4<00000000000000000000000001000000>;
P_0x1407f7a10 .param/l "DATA_WIDTH" 0 3 134, +C4<00000000000000000000000000010000>;
P_0x1407f7a50 .param/l "ROWS" 0 3 132, +C4<00000000000000000000000000000100>;
enum0x140781680 .enum4 (2)
   "IDLE" 2'b00,
   "LOAD" 2'b01,
   "STREAM" 2'b10
 ;
v0x1407f7cc0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407f7d80_0 .var/i "i", 31 0;
v0x1407f7e10 .array "input_data", 3 0, 15 0;
v0x1407f7ea0_0 .var/i "j", 31 0;
v0x1407f7f30 .array "line_buffer", 255 0, 15 0;
v0x1407f8000_0 .var "load_enable", 0 0;
v0x1407f8090_0 .var "next_state", 1 0;
v0x1407f8130 .array "output_data", 3 0, 15 0;
v0x1407f81d0 .array "read_ptr", 3 0, 5 0;
v0x1407f8330_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x1407f83e0_0 .var "state", 1 0;
v0x1407f8470_0 .var "stream_enable", 0 0;
v0x1407f8500 .array "write_ptr", 3 0, 5 0;
v0x1407f8500_0 .array/port v0x1407f8500, 0;
v0x1407f81d0_0 .array/port v0x1407f81d0, 0;
E_0x1407f7c40 .event anyedge, v0x1407f83e0_0, v0x1407f8500_0, v0x1407f81d0_0;
S_0x1407f8610 .scope module, "u_bufB" "InputBuffer_B" 3 621, 3 215 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407f87f0 .param/l "COLS" 0 3 220, +C4<00000000000000000000000000000100>;
P_0x1407f8830 .param/l "DATA_WIDTH" 0 3 221, +C4<00000000000000000000000000010000>;
P_0x1407f8870 .param/l "ROWS" 0 3 219, +C4<00000000000000000000000001000000>;
enum0x140781f70 .enum4 (2)
   "IDLE" 2'b00,
   "LOAD" 2'b01,
   "STREAM" 2'b10
 ;
v0x1407f8af0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407f8bd0_0 .var/i "i", 31 0;
v0x1407f8c60 .array "input_data", 3 0, 15 0;
v0x1407f8cf0_0 .var/i "j", 31 0;
v0x1407f8d80 .array "line_buffer", 255 0, 15 0;
v0x1407f8e20_0 .var "load_enable", 0 0;
v0x1407f8ec0_0 .var "next_state", 1 0;
v0x1407f8f70 .array "output_data", 3 0, 15 0;
v0x1407f9010 .array "read_ptr", 3 0, 5 0;
v0x1407f9170_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x1407f9200_0 .var "state", 1 0;
v0x1407f92b0_0 .var "stream_enable", 0 0;
v0x1407f9350 .array "write_ptr", 3 0, 5 0;
v0x1407f9350_0 .array/port v0x1407f9350, 0;
v0x1407f9010_0 .array/port v0x1407f9010, 0;
E_0x1407f8a80 .event anyedge, v0x1407f9200_0, v0x1407f9350_0, v0x1407f9010_0;
S_0x1407f9460 .scope module, "u_ctrl" "ArrayController" 3 611, 3 3 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407f9620 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x1407f9660 .param/l "K" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x1407f96a0 .param/l "M" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x1407f96e0 .param/l "N" 0 3 8, +C4<00000000000000000000000000000100>;
enum0x140780bb0 .enum4 (3)
   "IDLE" 3'b000,
   "LOAD" 3'b001,
   "COMPUTE" 3'b010,
   "SYNC" 3'b011,
   "DONE" 3'b100
 ;
v0x1407f99c0 .array "A_data", 15 0, 15 0;
v0x1407f9a70 .array "B_data", 15 0, 15 0;
v0x1407f9b10 .array "C_data", 15 0, 31 0;
v0x1407f9ba0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407f9c30_0 .var "done_compute", 0 0;
v0x1407f9cc0_0 .var/i "i", 31 0;
v0x1407f9d60_0 .var/i "j", 31 0;
v0x1407f9e10_0 .var/i "k", 31 0;
v0x1407f9ec0_0 .var "k_cnt", 15 0;
v0x1407f9fd0_0 .var "m_cnt", 15 0;
v0x1407fa080_0 .var "n_cnt", 15 0;
v0x1407fa130_0 .var "next_state", 2 0;
v0x1407fa1e0_0 .var "ready_c", 0 0;
v0x1407fa280_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x1407fa310_0 .var "start_compute", 0 0;
v0x1407fa3b0_0 .var "state", 2 0;
v0x1407fa460_0 .var "valid_a", 0 0;
v0x1407fa5f0_0 .var "valid_b", 0 0;
E_0x1407f9950 .event anyedge, v0x1407fa3b0_0;
S_0x1407fa690 .scope module, "u_memif" "MemoryInterface" 3 636, 3 444 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407fa840 .param/l "COLS" 0 3 449, +C4<00000000000000000000000001000000>;
P_0x1407fa880 .param/l "DATA_WIDTH" 0 3 450, +C4<00000000000000000000000000010000>;
P_0x1407fa8c0 .param/real "MAX_BANDWIDTH_Gbps" 0 3 451, Cr<m6666666666666800gfc5>; value=12.8000
P_0x1407fa900 .param/l "ROWS" 0 3 448, +C4<00000000000000000000000000000100>;
enum0x140783160 .enum4 (2)
   "IDLE" 2'b00,
   "WRITE" 2'b01,
   "READ" 2'b10
 ;
v0x1407fab80_0 .var "bandwidth_counter", 31 0;
v0x1407fac40_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407face0_0 .var/i "i", 31 0;
v0x1407fad90_0 .var/i "j", 31 0;
v0x1407fae20 .array "mem_buffer", 255 0, 15 0;
v0x1407faef0 .array "mem_in", 3 0, 15 0;
v0x1407faf80 .array "mem_out", 3 0, 15 0;
v0x1407fb020_0 .var "next_state", 1 0;
v0x1407fb0d0_0 .var "read_enable", 0 0;
v0x1407fb1e0 .array "read_ptr", 3 0, 5 0;
v0x1407fb2d0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x1407fb3e0_0 .var "state", 1 0;
v0x1407fb470_0 .var "write_enable", 0 0;
v0x1407fb500 .array "write_ptr", 3 0, 5 0;
v0x1407fb500_0 .array/port v0x1407fb500, 0;
v0x1407fb1e0_0 .array/port v0x1407fb1e0, 0;
E_0x1407fab10 .event anyedge, v0x1407fb3e0_0, v0x1407fb500_0, v0x1407fb1e0_0;
S_0x1407fb620 .scope module, "u_pearray" "SystolicPEArray_4x4" 3 631, 3 384 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407f8930 .param/l "DATA_WIDTH" 0 3 388, +C4<00000000000000000000000000010000>;
v0x14180e160 .array/s "a_pipe", 19 0, 15 0;
v0x14180e1f0 .array/s "b_pipe", 19 0, 15 0;
v0x14180e280_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x14180e310 .array/s "psum_pipe", 24 0, 31 0;
v0x14180e3a0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x14180e470_0 .var/i "x", 31 0;
v0x14180e520_0 .var/i "y", 31 0;
S_0x1407fb8f0 .scope generate, "row_gen[0]" "row_gen[0]" 3 399, 3 399 0, S_0x1407fb620;
 .timescale 0 0;
P_0x1407fbad0 .param/l "i" 1 3 399, +C4<00>;
S_0x1407fbb70 .scope generate, "col_gen[0]" "col_gen[0]" 3 400, 3 400 0, S_0x1407fb8f0;
 .timescale 0 0;
P_0x1407fbce0 .param/l "j" 1 3 400, +C4<00>;
S_0x1407fbd60 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x1407fbb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407fbf20 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1407fc080_0 .var/s "a_in", 15 0;
v0x1407fc140_0 .var/s "a_out", 15 0;
v0x1407fc1e0_0 .var/s "a_reg", 15 0;
v0x1407fc270_0 .var/s "b_in", 15 0;
v0x1407fc300_0 .var/s "b_out", 15 0;
v0x1407fc3d0_0 .var/s "b_reg", 15 0;
v0x1407fc480_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407fc510_0 .var/s "mult_reg", 31 0;
v0x1407fc5c0_0 .var/s "psum_in", 31 0;
v0x1407fc6d0_0 .var/s "psum_out", 31 0;
v0x1407fc780_0 .var/s "psum_reg", 31 0;
v0x1407fc830_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x1407fc8f0 .scope generate, "col_gen[1]" "col_gen[1]" 3 400, 3 400 0, S_0x1407fb8f0;
 .timescale 0 0;
P_0x1407fcab0 .param/l "j" 1 3 400, +C4<01>;
S_0x1407fcb30 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x1407fc8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407fccf0 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1407fce30_0 .var/s "a_in", 15 0;
v0x1407fcef0_0 .var/s "a_out", 15 0;
v0x1407fcf90_0 .var/s "a_reg", 15 0;
v0x1407fd020_0 .var/s "b_in", 15 0;
v0x1407fd0b0_0 .var/s "b_out", 15 0;
v0x1407fd180_0 .var/s "b_reg", 15 0;
v0x1407fd230_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407fd2c0_0 .var/s "mult_reg", 31 0;
v0x1407fd370_0 .var/s "psum_in", 31 0;
v0x1407fd480_0 .var/s "psum_out", 31 0;
v0x1407fd530_0 .var/s "psum_reg", 31 0;
v0x1407fd5e0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x1407fd6a0 .scope generate, "col_gen[2]" "col_gen[2]" 3 400, 3 400 0, S_0x1407fb8f0;
 .timescale 0 0;
P_0x1407fd860 .param/l "j" 1 3 400, +C4<010>;
S_0x1407fd8e0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x1407fd6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407fdaa0 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1407fdbf0_0 .var/s "a_in", 15 0;
v0x1407fdcb0_0 .var/s "a_out", 15 0;
v0x1407fdd50_0 .var/s "a_reg", 15 0;
v0x1407fdde0_0 .var/s "b_in", 15 0;
v0x1407fde70_0 .var/s "b_out", 15 0;
v0x1407fdf40_0 .var/s "b_reg", 15 0;
v0x1407fdff0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407fe080_0 .var/s "mult_reg", 31 0;
v0x1407fe130_0 .var/s "psum_in", 31 0;
v0x1407fe240_0 .var/s "psum_out", 31 0;
v0x1407fe2f0_0 .var/s "psum_reg", 31 0;
v0x1407fe3a0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x1407fe460 .scope generate, "col_gen[3]" "col_gen[3]" 3 400, 3 400 0, S_0x1407fb8f0;
 .timescale 0 0;
P_0x1407fdf00 .param/l "j" 1 3 400, +C4<011>;
S_0x1407fe680 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x1407fe460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407fe840 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1407fe9a0_0 .var/s "a_in", 15 0;
v0x1407fea60_0 .var/s "a_out", 15 0;
v0x1407feb00_0 .var/s "a_reg", 15 0;
v0x1407feb90_0 .var/s "b_in", 15 0;
v0x1407fec20_0 .var/s "b_out", 15 0;
v0x1407fecf0_0 .var/s "b_reg", 15 0;
v0x1407feda0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407fef30_0 .var/s "mult_reg", 31 0;
v0x1407fefc0_0 .var/s "psum_in", 31 0;
v0x1407ff070_0 .var/s "psum_out", 31 0;
v0x1407ff120_0 .var/s "psum_reg", 31 0;
v0x1407ff1d0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x1407ff360 .scope generate, "row_gen[1]" "row_gen[1]" 3 399, 3 399 0, S_0x1407fb620;
 .timescale 0 0;
P_0x1407ff4d0 .param/l "i" 1 3 399, +C4<01>;
S_0x1407ff550 .scope generate, "col_gen[0]" "col_gen[0]" 3 400, 3 400 0, S_0x1407ff360;
 .timescale 0 0;
P_0x1407ff710 .param/l "j" 1 3 400, +C4<00>;
S_0x1407ff7a0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x1407ff550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1407ff960 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1407ffac0_0 .var/s "a_in", 15 0;
v0x1407ffb80_0 .var/s "a_out", 15 0;
v0x1407ffc20_0 .var/s "a_reg", 15 0;
v0x1407ffcb0_0 .var/s "b_in", 15 0;
v0x1407ffd40_0 .var/s "b_out", 15 0;
v0x1407ffe10_0 .var/s "b_reg", 15 0;
v0x1407ffec0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407fff50_0 .var/s "mult_reg", 31 0;
v0x141804080_0 .var/s "psum_in", 31 0;
v0x141804190_0 .var/s "psum_out", 31 0;
v0x141804240_0 .var/s "psum_reg", 31 0;
v0x1418042f0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x1418043b0 .scope generate, "col_gen[1]" "col_gen[1]" 3 400, 3 400 0, S_0x1407ff360;
 .timescale 0 0;
P_0x141804570 .param/l "j" 1 3 400, +C4<01>;
S_0x1418045f0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x1418043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x1418047b0 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1418048f0_0 .var/s "a_in", 15 0;
v0x1418049b0_0 .var/s "a_out", 15 0;
v0x141804a50_0 .var/s "a_reg", 15 0;
v0x141804ae0_0 .var/s "b_in", 15 0;
v0x141804b70_0 .var/s "b_out", 15 0;
v0x141804c40_0 .var/s "b_reg", 15 0;
v0x141804cf0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x141804d80_0 .var/s "mult_reg", 31 0;
v0x141804e30_0 .var/s "psum_in", 31 0;
v0x141804f40_0 .var/s "psum_out", 31 0;
v0x141804ff0_0 .var/s "psum_reg", 31 0;
v0x1418050a0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x141805160 .scope generate, "col_gen[2]" "col_gen[2]" 3 400, 3 400 0, S_0x1407ff360;
 .timescale 0 0;
P_0x141805320 .param/l "j" 1 3 400, +C4<010>;
S_0x1418053a0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x141805160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x141805560 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x1418056b0_0 .var/s "a_in", 15 0;
v0x141805770_0 .var/s "a_out", 15 0;
v0x141805810_0 .var/s "a_reg", 15 0;
v0x1418058a0_0 .var/s "b_in", 15 0;
v0x141805930_0 .var/s "b_out", 15 0;
v0x141805a00_0 .var/s "b_reg", 15 0;
v0x141805ab0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x141805b40_0 .var/s "mult_reg", 31 0;
v0x141805bf0_0 .var/s "psum_in", 31 0;
v0x141805d00_0 .var/s "psum_out", 31 0;
v0x141805db0_0 .var/s "psum_reg", 31 0;
v0x141805e60_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x141805f20 .scope generate, "col_gen[3]" "col_gen[3]" 3 400, 3 400 0, S_0x1407ff360;
 .timescale 0 0;
P_0x1418059c0 .param/l "j" 1 3 400, +C4<011>;
S_0x141806140 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x141805f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x141806300 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x141806460_0 .var/s "a_in", 15 0;
v0x141806520_0 .var/s "a_out", 15 0;
v0x1418065c0_0 .var/s "a_reg", 15 0;
v0x141806650_0 .var/s "b_in", 15 0;
v0x1418066e0_0 .var/s "b_out", 15 0;
v0x1418067b0_0 .var/s "b_reg", 15 0;
v0x141806860_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1418068f0_0 .var/s "mult_reg", 31 0;
v0x1418069a0_0 .var/s "psum_in", 31 0;
v0x141806ab0_0 .var/s "psum_out", 31 0;
v0x141806b60_0 .var/s "psum_reg", 31 0;
v0x141806c10_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x141806cd0 .scope generate, "row_gen[2]" "row_gen[2]" 3 399, 3 399 0, S_0x1407fb620;
 .timescale 0 0;
P_0x141806e90 .param/l "i" 1 3 399, +C4<010>;
S_0x141806f10 .scope generate, "col_gen[0]" "col_gen[0]" 3 400, 3 400 0, S_0x141806cd0;
 .timescale 0 0;
P_0x1418070d0 .param/l "j" 1 3 400, +C4<00>;
S_0x141807170 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x141806f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x141807330 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x141807490_0 .var/s "a_in", 15 0;
v0x141807550_0 .var/s "a_out", 15 0;
v0x1418075f0_0 .var/s "a_reg", 15 0;
v0x141807680_0 .var/s "b_in", 15 0;
v0x141807710_0 .var/s "b_out", 15 0;
v0x1418077e0_0 .var/s "b_reg", 15 0;
v0x141807890_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x141807920_0 .var/s "mult_reg", 31 0;
v0x1418079d0_0 .var/s "psum_in", 31 0;
v0x141807ae0_0 .var/s "psum_out", 31 0;
v0x141807b90_0 .var/s "psum_reg", 31 0;
v0x141807c40_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x141807d00 .scope generate, "col_gen[1]" "col_gen[1]" 3 400, 3 400 0, S_0x141806cd0;
 .timescale 0 0;
P_0x141807ec0 .param/l "j" 1 3 400, +C4<01>;
S_0x141807f40 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x141807d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x141808100 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x141808240_0 .var/s "a_in", 15 0;
v0x141808300_0 .var/s "a_out", 15 0;
v0x1418083a0_0 .var/s "a_reg", 15 0;
v0x141808430_0 .var/s "b_in", 15 0;
v0x1418084c0_0 .var/s "b_out", 15 0;
v0x141808590_0 .var/s "b_reg", 15 0;
v0x141808640_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1418086d0_0 .var/s "mult_reg", 31 0;
v0x141808780_0 .var/s "psum_in", 31 0;
v0x141808890_0 .var/s "psum_out", 31 0;
v0x141808940_0 .var/s "psum_reg", 31 0;
v0x1418089f0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x141808ab0 .scope generate, "col_gen[2]" "col_gen[2]" 3 400, 3 400 0, S_0x141806cd0;
 .timescale 0 0;
P_0x141808c70 .param/l "j" 1 3 400, +C4<010>;
S_0x141808cf0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x141808ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x141808eb0 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x141809000_0 .var/s "a_in", 15 0;
v0x1418090c0_0 .var/s "a_out", 15 0;
v0x141809160_0 .var/s "a_reg", 15 0;
v0x1418091f0_0 .var/s "b_in", 15 0;
v0x141809280_0 .var/s "b_out", 15 0;
v0x141809350_0 .var/s "b_reg", 15 0;
v0x141809400_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x141809490_0 .var/s "mult_reg", 31 0;
v0x141809540_0 .var/s "psum_in", 31 0;
v0x141809650_0 .var/s "psum_out", 31 0;
v0x141809700_0 .var/s "psum_reg", 31 0;
v0x1418097b0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x141809870 .scope generate, "col_gen[3]" "col_gen[3]" 3 400, 3 400 0, S_0x141806cd0;
 .timescale 0 0;
P_0x141809310 .param/l "j" 1 3 400, +C4<011>;
S_0x141809a90 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x141809870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x141809c50 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x141809db0_0 .var/s "a_in", 15 0;
v0x141809e70_0 .var/s "a_out", 15 0;
v0x141809f10_0 .var/s "a_reg", 15 0;
v0x141809fa0_0 .var/s "b_in", 15 0;
v0x14180a030_0 .var/s "b_out", 15 0;
v0x14180a100_0 .var/s "b_reg", 15 0;
v0x14180a1b0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x1407fee30_0 .var/s "mult_reg", 31 0;
v0x14180a440_0 .var/s "psum_in", 31 0;
v0x14180a550_0 .var/s "psum_out", 31 0;
v0x14180a5e0_0 .var/s "psum_reg", 31 0;
v0x14180a670_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x14180a900 .scope generate, "row_gen[3]" "row_gen[3]" 3 399, 3 399 0, S_0x1407fb620;
 .timescale 0 0;
P_0x14180a0c0 .param/l "i" 1 3 399, +C4<011>;
S_0x14180aa70 .scope generate, "col_gen[0]" "col_gen[0]" 3 400, 3 400 0, S_0x14180a900;
 .timescale 0 0;
P_0x14180ac30 .param/l "j" 1 3 400, +C4<00>;
S_0x14180acb0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x14180aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x14180ae70 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x14180afd0_0 .var/s "a_in", 15 0;
v0x14180b090_0 .var/s "a_out", 15 0;
v0x14180b130_0 .var/s "a_reg", 15 0;
v0x14180b1c0_0 .var/s "b_in", 15 0;
v0x14180b250_0 .var/s "b_out", 15 0;
v0x14180b320_0 .var/s "b_reg", 15 0;
v0x14180b3d0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x14180b460_0 .var/s "mult_reg", 31 0;
v0x14180b510_0 .var/s "psum_in", 31 0;
v0x14180b620_0 .var/s "psum_out", 31 0;
v0x14180b6d0_0 .var/s "psum_reg", 31 0;
v0x14180b780_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x14180b840 .scope generate, "col_gen[1]" "col_gen[1]" 3 400, 3 400 0, S_0x14180a900;
 .timescale 0 0;
P_0x14180ba00 .param/l "j" 1 3 400, +C4<01>;
S_0x14180ba80 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x14180b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x14180bc40 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x14180bd80_0 .var/s "a_in", 15 0;
v0x14180be40_0 .var/s "a_out", 15 0;
v0x14180bee0_0 .var/s "a_reg", 15 0;
v0x14180bf70_0 .var/s "b_in", 15 0;
v0x14180c000_0 .var/s "b_out", 15 0;
v0x14180c0d0_0 .var/s "b_reg", 15 0;
v0x14180c180_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x14180c210_0 .var/s "mult_reg", 31 0;
v0x14180c2c0_0 .var/s "psum_in", 31 0;
v0x14180c3d0_0 .var/s "psum_out", 31 0;
v0x14180c480_0 .var/s "psum_reg", 31 0;
v0x14180c530_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x14180c5f0 .scope generate, "col_gen[2]" "col_gen[2]" 3 400, 3 400 0, S_0x14180a900;
 .timescale 0 0;
P_0x14180c7b0 .param/l "j" 1 3 400, +C4<010>;
S_0x14180c830 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x14180c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x14180c9f0 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x14180cb40_0 .var/s "a_in", 15 0;
v0x14180cc00_0 .var/s "a_out", 15 0;
v0x14180cca0_0 .var/s "a_reg", 15 0;
v0x14180cd30_0 .var/s "b_in", 15 0;
v0x14180cdc0_0 .var/s "b_out", 15 0;
v0x14180ce90_0 .var/s "b_reg", 15 0;
v0x14180cf40_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x14180cfd0_0 .var/s "mult_reg", 31 0;
v0x14180d080_0 .var/s "psum_in", 31 0;
v0x14180d190_0 .var/s "psum_out", 31 0;
v0x14180d240_0 .var/s "psum_reg", 31 0;
v0x14180d2f0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x14180d3b0 .scope generate, "col_gen[3]" "col_gen[3]" 3 400, 3 400 0, S_0x14180a900;
 .timescale 0 0;
P_0x14180ce50 .param/l "j" 1 3 400, +C4<011>;
S_0x14180d5d0 .scope module, "pe_inst" "ProcessingElement" 3 401, 3 343 0, S_0x14180d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x14180d790 .param/l "DATA_WIDTH" 0 3 347, +C4<00000000000000000000000000010000>;
v0x14180d8f0_0 .var/s "a_in", 15 0;
v0x14180d9b0_0 .var/s "a_out", 15 0;
v0x14180da50_0 .var/s "a_reg", 15 0;
v0x14180dae0_0 .var/s "b_in", 15 0;
v0x14180db70_0 .var/s "b_out", 15 0;
v0x14180dc40_0 .var/s "b_reg", 15 0;
v0x14180dcf0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x14180dd80_0 .var/s "mult_reg", 31 0;
v0x14180de30_0 .var/s "psum_in", 31 0;
v0x14180df40_0 .var/s "psum_out", 31 0;
v0x14180dff0_0 .var/s "psum_reg", 31 0;
v0x14180e0a0_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
S_0x14180e600 .scope module, "u_timing" "TimingAndHandshakeUnit" 3 641, 3 539 0, S_0x140795ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
P_0x14180e7c0 .param/l "DATA_WIDTH" 0 3 544, +C4<00000000000000000000000000010000>;
P_0x14180e800 .param/l "NUM_PATHS" 0 3 543, +C4<00000000000000000000000000001000>;
v0x14180ea20 .array "buffer", 7 0, 15 0;
v0x14180ead0_0 .net "clk", 0 0, o0x148060010;  alias, 0 drivers
v0x14180eb70 .array "data_in", 7 0, 15 0;
v0x14180ec00 .array "data_out", 7 0, 15 0;
v0x14180ec90 .array "handshake_done", 7 0, 0 0;
v0x14180edc0_0 .var/i "i", 31 0;
v0x14180ee70 .array "ready_in", 7 0, 0 0;
v0x14180ef00 .array "ready_out", 7 0, 0 0;
v0x14180ef90_0 .net "rst_n", 0 0, o0x1480600a0;  alias, 0 drivers
v0x14180f0a0 .array "valid_in", 7 0, 0 0;
v0x14180f130 .array "valid_out", 7 0, 0 0;
v0x14180ec90_0 .array/port v0x14180ec90, 0;
v0x14180ec90_1 .array/port v0x14180ec90, 1;
v0x14180ec90_2 .array/port v0x14180ec90, 2;
v0x14180ec90_3 .array/port v0x14180ec90, 3;
E_0x14180e990/0 .event anyedge, v0x14180ec90_0, v0x14180ec90_1, v0x14180ec90_2, v0x14180ec90_3;
v0x14180ec90_4 .array/port v0x14180ec90, 4;
v0x14180ec90_5 .array/port v0x14180ec90, 5;
v0x14180ec90_6 .array/port v0x14180ec90, 6;
v0x14180ec90_7 .array/port v0x14180ec90, 7;
E_0x14180e990/1 .event anyedge, v0x14180ec90_4, v0x14180ec90_5, v0x14180ec90_6, v0x14180ec90_7;
E_0x14180e990 .event/or E_0x14180e990/0, E_0x14180e990/1;
S_0x1407956b0 .scope module, "tb_SystolicArray_GEMM_4x4" "tb_SystolicArray_GEMM_4x4" 4 86;
 .timescale 0 0;
v0x141811c00_0 .var/s "a_in_0", 15 0;
v0x141811c90_0 .var/s "a_in_1", 15 0;
v0x141811d40_0 .var/s "a_in_2", 15 0;
v0x141811e10_0 .var/s "a_in_3", 15 0;
v0x141811ec0_0 .var/s "b_in_0", 15 0;
v0x141811f90_0 .var/s "b_in_1", 15 0;
v0x141812040_0 .var/s "b_in_2", 15 0;
v0x1418120f0_0 .var/s "b_in_3", 15 0;
v0x1418121a0_0 .net/s "c_out_0_0", 31 0, L_0x141812fe0;  1 drivers
v0x1418122d0_0 .net/s "c_out_0_1", 31 0, L_0x141813090;  1 drivers
v0x141812360_0 .net/s "c_out_0_2", 31 0, L_0x141813140;  1 drivers
v0x1418123f0_0 .net/s "c_out_0_3", 31 0, L_0x141813210;  1 drivers
v0x1418124a0_0 .net/s "c_out_1_0", 31 0, L_0x1418132c0;  1 drivers
v0x141812550_0 .net/s "c_out_1_1", 31 0, L_0x1418133a0;  1 drivers
v0x141812600_0 .net/s "c_out_1_2", 31 0, L_0x141813450;  1 drivers
v0x1418126b0_0 .net/s "c_out_1_3", 31 0, L_0x141813540;  1 drivers
v0x141812760_0 .net/s "c_out_2_0", 31 0, L_0x1418135f0;  1 drivers
v0x141812910_0 .net/s "c_out_2_1", 31 0, L_0x1418136f0;  1 drivers
v0x1418129a0_0 .net/s "c_out_2_2", 31 0, L_0x141813760;  1 drivers
v0x141812a30_0 .net/s "c_out_2_3", 31 0, L_0x141813870;  1 drivers
v0x141812ac0_0 .net/s "c_out_3_0", 31 0, L_0x141813920;  1 drivers
v0x141812b50_0 .net/s "c_out_3_1", 31 0, L_0x141813a00;  1 drivers
v0x141812c00_0 .net/s "c_out_3_2", 31 0, L_0x141813ab0;  1 drivers
v0x141812cb0_0 .net/s "c_out_3_3", 31 0, L_0x141813990;  1 drivers
v0x141812d60_0 .var "clk", 0 0;
v0x141812e10_0 .var "rst_n", 0 0;
v0x141812ec0 .array/s "test_a", 15 0, 15 0;
v0x141812f50 .array/s "test_b", 15 0, 15 0;
S_0x14180f710 .scope task, "display_results" "display_results" 4 221, 4 221 0, S_0x1407956b0;
 .timescale 0 0;
TD_tb_SystolicArray_GEMM_4x4.display_results ;
    %vpi_call/w 4 222 "$display", "\012=== Final Results ===" {0 0 0};
    %vpi_call/w 4 223 "$display", "C Accumulator Matrix:" {0 0 0};
    %vpi_call/w 4 224 "$display", "  [%6d %6d %6d %6d]", v0x1418121a0_0, v0x1418122d0_0, v0x141812360_0, v0x1418123f0_0 {0 0 0};
    %vpi_call/w 4 225 "$display", "  [%6d %6d %6d %6d]", v0x1418124a0_0, v0x141812550_0, v0x141812600_0, v0x1418126b0_0 {0 0 0};
    %vpi_call/w 4 226 "$display", "  [%6d %6d %6d %6d]", v0x141812760_0, v0x141812910_0, v0x1418129a0_0, v0x141812a30_0 {0 0 0};
    %vpi_call/w 4 227 "$display", "  [%6d %6d %6d %6d]", v0x141812ac0_0, v0x141812b50_0, v0x141812c00_0, v0x141812cb0_0 {0 0 0};
    %vpi_call/w 4 229 "$display", "\012Expected (A * Identity = A):" {0 0 0};
    %vpi_call/w 4 230 "$display", "  [%6d %6d %6d %6d]", &A<v0x141812ec0, 0>, &A<v0x141812ec0, 1>, &A<v0x141812ec0, 2>, &A<v0x141812ec0, 3> {0 0 0};
    %vpi_call/w 4 231 "$display", "  [%6d %6d %6d %6d]", &A<v0x141812ec0, 4>, &A<v0x141812ec0, 5>, &A<v0x141812ec0, 6>, &A<v0x141812ec0, 7> {0 0 0};
    %vpi_call/w 4 232 "$display", "  [%6d %6d %6d %6d]", &A<v0x141812ec0, 8>, &A<v0x141812ec0, 9>, &A<v0x141812ec0, 10>, &A<v0x141812ec0, 11> {0 0 0};
    %vpi_call/w 4 233 "$display", "  [%6d %6d %6d %6d]", &A<v0x141812ec0, 12>, &A<v0x141812ec0, 13>, &A<v0x141812ec0, 14>, &A<v0x141812ec0, 15> {0 0 0};
    %vpi_call/w 4 234 "$display", "=====================\012" {0 0 0};
    %end;
S_0x14180f8d0 .scope module, "dut" "SystolicArray_GEMM_4x4_Wrapper" 4 103, 4 4 0, S_0x1407956b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "a_in_0";
    .port_info 3 /INPUT 16 "a_in_1";
    .port_info 4 /INPUT 16 "a_in_2";
    .port_info 5 /INPUT 16 "a_in_3";
    .port_info 6 /INPUT 16 "b_in_0";
    .port_info 7 /INPUT 16 "b_in_1";
    .port_info 8 /INPUT 16 "b_in_2";
    .port_info 9 /INPUT 16 "b_in_3";
    .port_info 10 /OUTPUT 32 "c_out_0_0";
    .port_info 11 /OUTPUT 32 "c_out_0_1";
    .port_info 12 /OUTPUT 32 "c_out_0_2";
    .port_info 13 /OUTPUT 32 "c_out_0_3";
    .port_info 14 /OUTPUT 32 "c_out_1_0";
    .port_info 15 /OUTPUT 32 "c_out_1_1";
    .port_info 16 /OUTPUT 32 "c_out_1_2";
    .port_info 17 /OUTPUT 32 "c_out_1_3";
    .port_info 18 /OUTPUT 32 "c_out_2_0";
    .port_info 19 /OUTPUT 32 "c_out_2_1";
    .port_info 20 /OUTPUT 32 "c_out_2_2";
    .port_info 21 /OUTPUT 32 "c_out_2_3";
    .port_info 22 /OUTPUT 32 "c_out_3_0";
    .port_info 23 /OUTPUT 32 "c_out_3_1";
    .port_info 24 /OUTPUT 32 "c_out_3_2";
    .port_info 25 /OUTPUT 32 "c_out_3_3";
P_0x14180fa90 .param/l "N" 1 4 14, +C4<00000000000000000000000000000100>;
v0x141810630_0 .array/port v0x141810630, 0;
L_0x141812fe0 .functor BUFZ 32, v0x141810630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_1 .array/port v0x141810630, 1;
L_0x141813090 .functor BUFZ 32, v0x141810630_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_2 .array/port v0x141810630, 2;
L_0x141813140 .functor BUFZ 32, v0x141810630_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_3 .array/port v0x141810630, 3;
L_0x141813210 .functor BUFZ 32, v0x141810630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_4 .array/port v0x141810630, 4;
L_0x1418132c0 .functor BUFZ 32, v0x141810630_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_5 .array/port v0x141810630, 5;
L_0x1418133a0 .functor BUFZ 32, v0x141810630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_6 .array/port v0x141810630, 6;
L_0x141813450 .functor BUFZ 32, v0x141810630_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_7 .array/port v0x141810630, 7;
L_0x141813540 .functor BUFZ 32, v0x141810630_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_8 .array/port v0x141810630, 8;
L_0x1418135f0 .functor BUFZ 32, v0x141810630_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_9 .array/port v0x141810630, 9;
L_0x1418136f0 .functor BUFZ 32, v0x141810630_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_10 .array/port v0x141810630, 10;
L_0x141813760 .functor BUFZ 32, v0x141810630_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_11 .array/port v0x141810630, 11;
L_0x141813870 .functor BUFZ 32, v0x141810630_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_12 .array/port v0x141810630, 12;
L_0x141813920 .functor BUFZ 32, v0x141810630_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_13 .array/port v0x141810630, 13;
L_0x141813a00 .functor BUFZ 32, v0x141810630_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_14 .array/port v0x141810630, 14;
L_0x141813ab0 .functor BUFZ 32, v0x141810630_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141810630_15 .array/port v0x141810630, 15;
L_0x141813990 .functor BUFZ 32, v0x141810630_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14180ff30_0 .net/s "a_in_0", 15 0, v0x141811c00_0;  1 drivers
v0x14180fff0_0 .net/s "a_in_1", 15 0, v0x141811c90_0;  1 drivers
v0x141810090_0 .net/s "a_in_2", 15 0, v0x141811d40_0;  1 drivers
v0x141810120_0 .net/s "a_in_3", 15 0, v0x141811e10_0;  1 drivers
v0x1418101b0 .array/s "a_pipe", 15 0, 15 0;
v0x141810280_0 .net/s "b_in_0", 15 0, v0x141811ec0_0;  1 drivers
v0x141810320_0 .net/s "b_in_1", 15 0, v0x141811f90_0;  1 drivers
v0x1418103d0_0 .net/s "b_in_2", 15 0, v0x141812040_0;  1 drivers
v0x141810480_0 .net/s "b_in_3", 15 0, v0x1418120f0_0;  1 drivers
v0x141810590 .array/s "b_pipe", 15 0, 15 0;
v0x141810630 .array/s "c_acc", 15 0, 31 0;
v0x141810850_0 .net/s "c_out_0_0", 31 0, L_0x141812fe0;  alias, 1 drivers
v0x141810900_0 .net/s "c_out_0_1", 31 0, L_0x141813090;  alias, 1 drivers
v0x1418109b0_0 .net/s "c_out_0_2", 31 0, L_0x141813140;  alias, 1 drivers
v0x141810a60_0 .net/s "c_out_0_3", 31 0, L_0x141813210;  alias, 1 drivers
v0x141810b10_0 .net/s "c_out_1_0", 31 0, L_0x1418132c0;  alias, 1 drivers
v0x141810bc0_0 .net/s "c_out_1_1", 31 0, L_0x1418133a0;  alias, 1 drivers
v0x141810d50_0 .net/s "c_out_1_2", 31 0, L_0x141813450;  alias, 1 drivers
v0x141810de0_0 .net/s "c_out_1_3", 31 0, L_0x141813540;  alias, 1 drivers
v0x141810e90_0 .net/s "c_out_2_0", 31 0, L_0x1418135f0;  alias, 1 drivers
v0x141810f40_0 .net/s "c_out_2_1", 31 0, L_0x1418136f0;  alias, 1 drivers
v0x141810ff0_0 .net/s "c_out_2_2", 31 0, L_0x141813760;  alias, 1 drivers
v0x1418110a0_0 .net/s "c_out_2_3", 31 0, L_0x141813870;  alias, 1 drivers
v0x141811150_0 .net/s "c_out_3_0", 31 0, L_0x141813920;  alias, 1 drivers
v0x141811200_0 .net/s "c_out_3_1", 31 0, L_0x141813a00;  alias, 1 drivers
v0x1418112b0_0 .net/s "c_out_3_2", 31 0, L_0x141813ab0;  alias, 1 drivers
v0x141811360_0 .net/s "c_out_3_3", 31 0, L_0x141813990;  alias, 1 drivers
v0x141811410_0 .net "clk", 0 0, v0x141812d60_0;  1 drivers
v0x1418114b0_0 .var/i "i", 31 0;
v0x141811560_0 .var/i "j", 31 0;
v0x141811610_0 .net "rst_n", 0 0, v0x141812e10_0;  1 drivers
E_0x14180fef0/0 .event negedge, v0x141811610_0;
E_0x14180fef0/1 .event posedge, v0x141811410_0;
E_0x14180fef0 .event/or E_0x14180fef0/0, E_0x14180fef0/1;
S_0x141811920 .scope task, "feed_systolic_data" "feed_systolic_data" 4 140, 4 140 0, S_0x1407956b0;
 .timescale 0 0;
E_0x14180fbb0 .event posedge, v0x141811410_0;
TD_tb_SystolicArray_GEMM_4x4.feed_systolic_data ;
    %vpi_call/w 4 143 "$display", "\012Feeding data in systolic pattern..." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811d40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811f90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141812040_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %wait E_0x14180fbb0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c00_0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %wait E_0x14180fbb0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c00_0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c90_0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811f90_0, 0, 16;
    %wait E_0x14180fbb0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c00_0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c90_0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811d40_0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811f90_0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141812040_0, 0, 16;
    %wait E_0x14180fbb0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c00_0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c90_0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811d40_0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811e10_0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811f90_0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141812040_0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %wait E_0x14180fbb0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c00_0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811c90_0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811d40_0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141811f90_0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141812040_0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %wait E_0x14180fbb0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c90_0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811d40_0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811f90_0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x141812040_0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %wait E_0x14180fbb0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811d40_0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812ec0, 4;
    %store/vec4 v0x141811e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811f90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141812040_0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x141812f50, 4;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %wait E_0x14180fbb0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811d40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811f90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141812040_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %end;
S_0x141811a90 .scope task, "initialize_matrices" "initialize_matrices" 4 125, 4 125 0, S_0x1407956b0;
 .timescale 0 0;
TD_tb_SystolicArray_GEMM_4x4.initialize_matrices ;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 9, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 11, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 13, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 14, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 16, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812ec0, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141812f50, 4, 0;
    %end;
    .scope S_0x1407f9460;
T_3 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1407fa3b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1407fa130_0;
    %assign/vec4 v0x1407fa3b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1407f9460;
T_4 ;
Ewait_0 .event/or E_0x1407f9950, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1407fa3b0_0;
    %store/vec4 v0x1407fa130_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407fa310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407f9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407fa460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407fa5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407fa1e0_0, 0, 1;
    %load/vec4 v0x1407fa3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1407fa130_0, 0, 3;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407fa460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407fa5f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1407fa130_0, 0, 3;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407fa310_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1407fa130_0, 0, 3;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407fa1e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1407fa130_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407f9c30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1407fa130_0, 0, 3;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1407f9460;
T_5 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407f9fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fa080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407f9ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9cc0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x1407f9cc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9d60_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x1407f9d60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1407f9cc0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9d60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9b10, 0, 4;
    %load/vec4 v0x1407f9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9d60_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0x1407f9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9cc0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1407fa3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x1407f9fd0_0;
    %assign/vec4 v0x1407f9fd0_0, 0;
    %load/vec4 v0x1407fa080_0;
    %assign/vec4 v0x1407fa080_0, 0;
    %load/vec4 v0x1407f9ec0_0;
    %assign/vec4 v0x1407f9ec0_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9cc0_0, 0, 32;
T_5.11 ;
    %load/vec4 v0x1407f9cc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9e10_0, 0, 32;
T_5.13 ;
    %load/vec4 v0x1407f9e10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.14, 5;
    %load/vec4 v0x1407f9cc0_0;
    %load/vec4 v0x1407f9e10_0;
    %add;
    %pad/s 16;
    %load/vec4 v0x1407f9cc0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9e10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f99c0, 0, 4;
    %load/vec4 v0x1407f9e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9e10_0, 0, 32;
    %jmp T_5.13;
T_5.14 ;
    %load/vec4 v0x1407f9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9cc0_0, 0, 32;
    %jmp T_5.11;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9e10_0, 0, 32;
T_5.15 ;
    %load/vec4 v0x1407f9e10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.16, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9d60_0, 0, 32;
T_5.17 ;
    %load/vec4 v0x1407f9d60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.18, 5;
    %load/vec4 v0x1407f9e10_0;
    %load/vec4 v0x1407f9d60_0;
    %add;
    %pad/s 16;
    %load/vec4 v0x1407f9e10_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9d60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9a70, 0, 4;
    %load/vec4 v0x1407f9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9d60_0, 0, 32;
    %jmp T_5.17;
T_5.18 ;
    %load/vec4 v0x1407f9e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9e10_0, 0, 32;
    %jmp T_5.15;
T_5.16 ;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x1407fa310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9cc0_0, 0, 32;
T_5.21 ;
    %load/vec4 v0x1407f9cc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.22, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9d60_0, 0, 32;
T_5.23 ;
    %load/vec4 v0x1407f9d60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.24, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1407f9cc0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9d60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f9e10_0, 0, 32;
T_5.25 ;
    %load/vec4 v0x1407f9e10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.26, 5;
    %load/vec4 v0x1407f9cc0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9d60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1407f9b10, 4;
    %load/vec4 v0x1407f9cc0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9e10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1407f99c0, 4;
    %pad/u 32;
    %load/vec4 v0x1407f9e10_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9d60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1407f9a70, 4;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x1407f9cc0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1407f9d60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9b10, 0, 4;
    %load/vec4 v0x1407f9e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9e10_0, 0, 32;
    %jmp T_5.25;
T_5.26 ;
    %load/vec4 v0x1407f9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9d60_0, 0, 32;
    %jmp T_5.23;
T_5.24 ;
    %load/vec4 v0x1407f9cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f9cc0_0, 0, 32;
    %jmp T_5.21;
T_5.22 ;
T_5.19 ;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407f9fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fa080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407f9ec0_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1407f7810;
T_6 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407f8330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1407f83e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1407f8090_0;
    %assign/vec4 v0x1407f83e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1407f7810;
T_7 ;
Ewait_1 .event/or E_0x1407f7c40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x1407f83e0_0;
    %store/vec4 v0x1407f8090_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407f8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407f8470_0, 0, 1;
    %load/vec4 v0x1407f83e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1407f8090_0, 0, 2;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407f8000_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1407f8500, 4;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1407f8090_0, 0, 2;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407f8470_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1407f81d0, 4;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1407f8090_0, 0, 2;
T_7.6 ;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1407f7810;
T_8 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407f8330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7d80_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x1407f7d80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8500, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f81d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7ea0_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x1407f7ea0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1407f7d80_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0x1407f7ea0_0;
    %pad/s 46;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f7f30, 0, 4;
    %load/vec4 v0x1407f7ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7ea0_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %load/vec4 v0x1407f7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7d80_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1407f8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7d80_0, 0, 32;
T_8.8 ;
    %load/vec4 v0x1407f7d80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.9, 5;
    %ix/getv/s 4, v0x1407f7d80_0;
    %load/vec4a v0x1407f7e10, 4;
    %load/vec4 v0x1407f7d80_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %ix/getv/s 4, v0x1407f7d80_0;
    %load/vec4a v0x1407f8500, 4;
    %pad/u 8;
    %pad/u 46;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f7f30, 0, 4;
    %ix/getv/s 4, v0x1407f7d80_0;
    %load/vec4a v0x1407f8500, 4;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_8.10, 5;
    %ix/getv/s 4, v0x1407f7d80_0;
    %load/vec4a v0x1407f8500, 4;
    %addi 1, 0, 6;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8500, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8500, 0, 4;
T_8.11 ;
    %load/vec4 v0x1407f7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7d80_0, 0, 32;
    %jmp T_8.8;
T_8.9 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x1407f8470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7d80_0, 0, 32;
T_8.14 ;
    %load/vec4 v0x1407f7d80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.15, 5;
    %load/vec4 v0x1407f7d80_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %ix/getv/s 5, v0x1407f7d80_0;
    %load/vec4a v0x1407f81d0, 5;
    %pad/u 8;
    %pad/u 46;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1407f7f30, 4;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8130, 0, 4;
    %ix/getv/s 4, v0x1407f7d80_0;
    %load/vec4a v0x1407f81d0, 4;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_8.16, 5;
    %ix/getv/s 4, v0x1407f7d80_0;
    %load/vec4a v0x1407f81d0, 4;
    %addi 1, 0, 6;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f81d0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f7d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f81d0, 0, 4;
T_8.17 ;
    %load/vec4 v0x1407f7d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7d80_0, 0, 32;
    %jmp T_8.14;
T_8.15 ;
T_8.12 ;
T_8.7 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1407f8610;
T_9 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407f9170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1407f9200_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1407f8ec0_0;
    %assign/vec4 v0x1407f9200_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1407f8610;
T_10 ;
Ewait_2 .event/or E_0x1407f8a80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x1407f9200_0;
    %store/vec4 v0x1407f8ec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407f8e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407f92b0_0, 0, 1;
    %load/vec4 v0x1407f9200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1407f8ec0_0, 0, 2;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407f8e20_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1407f9350, 4;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1407f8ec0_0, 0, 2;
T_10.4 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407f92b0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1407f9010, 4;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1407f8ec0_0, 0, 2;
T_10.6 ;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1407f8610;
T_11 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407f9170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f8bd0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x1407f8bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9350, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f8cf0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x1407f8cf0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1407f8bd0_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0x1407f8cf0_0;
    %pad/s 46;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8d80, 0, 4;
    %load/vec4 v0x1407f8cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f8cf0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x1407f8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f8bd0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1407f8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f8bd0_0, 0, 32;
T_11.8 ;
    %load/vec4 v0x1407f8bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.9, 5;
    %ix/getv/s 4, v0x1407f8bd0_0;
    %load/vec4a v0x1407f8c60, 4;
    %load/vec4 v0x1407f8bd0_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %ix/getv/s 4, v0x1407f8bd0_0;
    %load/vec4a v0x1407f9350, 4;
    %pad/u 8;
    %pad/u 46;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8d80, 0, 4;
    %ix/getv/s 4, v0x1407f8bd0_0;
    %load/vec4a v0x1407f9350, 4;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_11.10, 5;
    %ix/getv/s 4, v0x1407f8bd0_0;
    %load/vec4a v0x1407f9350, 4;
    %addi 1, 0, 6;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9350, 0, 4;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9350, 0, 4;
T_11.11 ;
    %load/vec4 v0x1407f8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f8bd0_0, 0, 32;
    %jmp T_11.8;
T_11.9 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x1407f92b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f8bd0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x1407f8bd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x1407f8bd0_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %ix/getv/s 5, v0x1407f8bd0_0;
    %load/vec4a v0x1407f9010, 5;
    %pad/u 8;
    %pad/u 46;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1407f8d80, 4;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f8f70, 0, 4;
    %ix/getv/s 4, v0x1407f8bd0_0;
    %load/vec4a v0x1407f9010, 4;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_11.16, 5;
    %ix/getv/s 4, v0x1407f8bd0_0;
    %load/vec4a v0x1407f9010, 4;
    %addi 1, 0, 6;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9010, 0, 4;
    %jmp T_11.17;
T_11.16 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407f8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f9010, 0, 4;
T_11.17 ;
    %load/vec4 v0x1407f8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f8bd0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
T_11.12 ;
T_11.7 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x140795ac0;
T_12 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407f76a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1407f7740_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7460_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x1407f7460_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x1407f7510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1407f7460_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x1407f7510_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407dc570, 0, 4;
    %load/vec4 v0x1407f7510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %load/vec4 v0x1407f7460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7460_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
T_12.6 ;
    %load/vec4 v0x1407f7510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x1407f7510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f73b0, 0, 4;
    %load/vec4 v0x1407f7510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
    %jmp T_12.6;
T_12.7 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
T_12.8 ;
    %load/vec4 v0x1407f7510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.9, 5;
    %load/vec4 v0x1407f7740_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1407f7510_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1407dc570, 4;
    %ix/getv/s 4, v0x1407f7510_0;
    %load/vec4a v0x1407f7600, 4;
    %add;
    %load/vec4 v0x1407f7740_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1407f7510_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407dc570, 0, 4;
    %load/vec4 v0x1407f7510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %load/vec4 v0x1407f7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
T_12.12 ;
    %load/vec4 v0x1407f7510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.13, 5;
    %load/vec4 v0x1407f7740_0;
    %pad/u 7;
    %pad/u 10;
    %muli 8, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1407f7510_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1407dc570, 4;
    %ix/getv/s 3, v0x1407f7510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407f73b0, 0, 4;
    %load/vec4 v0x1407f7510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407f7510_0, 0, 32;
    %jmp T_12.12;
T_12.13 ;
T_12.10 ;
    %load/vec4 v0x1407f7740_0;
    %inv;
    %assign/vec4 v0x1407f7740_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1407fbd60;
T_13 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fc830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fc1e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fc3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fc510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fc780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fc140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fc300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fc6d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1407fc080_0;
    %assign/vec4 v0x1407fc1e0_0, 0;
    %load/vec4 v0x1407fc270_0;
    %assign/vec4 v0x1407fc3d0_0, 0;
    %load/vec4 v0x1407fc080_0;
    %pad/s 32;
    %load/vec4 v0x1407fc270_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1407fc510_0, 0;
    %load/vec4 v0x1407fc5c0_0;
    %load/vec4 v0x1407fc510_0;
    %add;
    %assign/vec4 v0x1407fc780_0, 0;
    %load/vec4 v0x1407fc1e0_0;
    %assign/vec4 v0x1407fc140_0, 0;
    %load/vec4 v0x1407fc3d0_0;
    %assign/vec4 v0x1407fc300_0, 0;
    %load/vec4 v0x1407fc780_0;
    %assign/vec4 v0x1407fc6d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1407fcb30;
T_14 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fd5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fcf90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fd180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fd2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fd530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fcef0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fd0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fd480_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1407fce30_0;
    %assign/vec4 v0x1407fcf90_0, 0;
    %load/vec4 v0x1407fd020_0;
    %assign/vec4 v0x1407fd180_0, 0;
    %load/vec4 v0x1407fce30_0;
    %pad/s 32;
    %load/vec4 v0x1407fd020_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1407fd2c0_0, 0;
    %load/vec4 v0x1407fd370_0;
    %load/vec4 v0x1407fd2c0_0;
    %add;
    %assign/vec4 v0x1407fd530_0, 0;
    %load/vec4 v0x1407fcf90_0;
    %assign/vec4 v0x1407fcef0_0, 0;
    %load/vec4 v0x1407fd180_0;
    %assign/vec4 v0x1407fd0b0_0, 0;
    %load/vec4 v0x1407fd530_0;
    %assign/vec4 v0x1407fd480_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1407fd8e0;
T_15 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fe3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fdd50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fdf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fe080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fe2f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fdcb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fde70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fe240_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1407fdbf0_0;
    %assign/vec4 v0x1407fdd50_0, 0;
    %load/vec4 v0x1407fdde0_0;
    %assign/vec4 v0x1407fdf40_0, 0;
    %load/vec4 v0x1407fdbf0_0;
    %pad/s 32;
    %load/vec4 v0x1407fdde0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1407fe080_0, 0;
    %load/vec4 v0x1407fe130_0;
    %load/vec4 v0x1407fe080_0;
    %add;
    %assign/vec4 v0x1407fe2f0_0, 0;
    %load/vec4 v0x1407fdd50_0;
    %assign/vec4 v0x1407fdcb0_0, 0;
    %load/vec4 v0x1407fdf40_0;
    %assign/vec4 v0x1407fde70_0, 0;
    %load/vec4 v0x1407fe2f0_0;
    %assign/vec4 v0x1407fe240_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1407fe680;
T_16 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407ff1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407feb00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fecf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fef30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407ff120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fea60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407fec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407ff070_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1407fe9a0_0;
    %assign/vec4 v0x1407feb00_0, 0;
    %load/vec4 v0x1407feb90_0;
    %assign/vec4 v0x1407fecf0_0, 0;
    %load/vec4 v0x1407fe9a0_0;
    %pad/s 32;
    %load/vec4 v0x1407feb90_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1407fef30_0, 0;
    %load/vec4 v0x1407fefc0_0;
    %load/vec4 v0x1407fef30_0;
    %add;
    %assign/vec4 v0x1407ff120_0, 0;
    %load/vec4 v0x1407feb00_0;
    %assign/vec4 v0x1407fea60_0, 0;
    %load/vec4 v0x1407fecf0_0;
    %assign/vec4 v0x1407fec20_0, 0;
    %load/vec4 v0x1407ff120_0;
    %assign/vec4 v0x1407ff070_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1407ff7a0;
T_17 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1418042f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407ffc20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407ffe10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fff50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141804240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407ffb80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1407ffd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141804190_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1407ffac0_0;
    %assign/vec4 v0x1407ffc20_0, 0;
    %load/vec4 v0x1407ffcb0_0;
    %assign/vec4 v0x1407ffe10_0, 0;
    %load/vec4 v0x1407ffac0_0;
    %pad/s 32;
    %load/vec4 v0x1407ffcb0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1407fff50_0, 0;
    %load/vec4 v0x141804080_0;
    %load/vec4 v0x1407fff50_0;
    %add;
    %assign/vec4 v0x141804240_0, 0;
    %load/vec4 v0x1407ffc20_0;
    %assign/vec4 v0x1407ffb80_0, 0;
    %load/vec4 v0x1407ffe10_0;
    %assign/vec4 v0x1407ffd40_0, 0;
    %load/vec4 v0x141804240_0;
    %assign/vec4 v0x141804190_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1418045f0;
T_18 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1418050a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141804a50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141804c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141804d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141804ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418049b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141804b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141804f40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1418048f0_0;
    %assign/vec4 v0x141804a50_0, 0;
    %load/vec4 v0x141804ae0_0;
    %assign/vec4 v0x141804c40_0, 0;
    %load/vec4 v0x1418048f0_0;
    %pad/s 32;
    %load/vec4 v0x141804ae0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x141804d80_0, 0;
    %load/vec4 v0x141804e30_0;
    %load/vec4 v0x141804d80_0;
    %add;
    %assign/vec4 v0x141804ff0_0, 0;
    %load/vec4 v0x141804a50_0;
    %assign/vec4 v0x1418049b0_0, 0;
    %load/vec4 v0x141804c40_0;
    %assign/vec4 v0x141804b70_0, 0;
    %load/vec4 v0x141804ff0_0;
    %assign/vec4 v0x141804f40_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1418053a0;
T_19 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x141805e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141805810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141805a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141805b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141805db0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141805770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141805930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141805d00_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1418056b0_0;
    %assign/vec4 v0x141805810_0, 0;
    %load/vec4 v0x1418058a0_0;
    %assign/vec4 v0x141805a00_0, 0;
    %load/vec4 v0x1418056b0_0;
    %pad/s 32;
    %load/vec4 v0x1418058a0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x141805b40_0, 0;
    %load/vec4 v0x141805bf0_0;
    %load/vec4 v0x141805b40_0;
    %add;
    %assign/vec4 v0x141805db0_0, 0;
    %load/vec4 v0x141805810_0;
    %assign/vec4 v0x141805770_0, 0;
    %load/vec4 v0x141805a00_0;
    %assign/vec4 v0x141805930_0, 0;
    %load/vec4 v0x141805db0_0;
    %assign/vec4 v0x141805d00_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x141806140;
T_20 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x141806c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418065c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418067b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1418068f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141806b60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141806520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418066e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141806ab0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x141806460_0;
    %assign/vec4 v0x1418065c0_0, 0;
    %load/vec4 v0x141806650_0;
    %assign/vec4 v0x1418067b0_0, 0;
    %load/vec4 v0x141806460_0;
    %pad/s 32;
    %load/vec4 v0x141806650_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1418068f0_0, 0;
    %load/vec4 v0x1418069a0_0;
    %load/vec4 v0x1418068f0_0;
    %add;
    %assign/vec4 v0x141806b60_0, 0;
    %load/vec4 v0x1418065c0_0;
    %assign/vec4 v0x141806520_0, 0;
    %load/vec4 v0x1418067b0_0;
    %assign/vec4 v0x1418066e0_0, 0;
    %load/vec4 v0x141806b60_0;
    %assign/vec4 v0x141806ab0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x141807170;
T_21 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x141807c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418075f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418077e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141807920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141807b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141807550_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141807710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141807ae0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x141807490_0;
    %assign/vec4 v0x1418075f0_0, 0;
    %load/vec4 v0x141807680_0;
    %assign/vec4 v0x1418077e0_0, 0;
    %load/vec4 v0x141807490_0;
    %pad/s 32;
    %load/vec4 v0x141807680_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x141807920_0, 0;
    %load/vec4 v0x1418079d0_0;
    %load/vec4 v0x141807920_0;
    %add;
    %assign/vec4 v0x141807b90_0, 0;
    %load/vec4 v0x1418075f0_0;
    %assign/vec4 v0x141807550_0, 0;
    %load/vec4 v0x1418077e0_0;
    %assign/vec4 v0x141807710_0, 0;
    %load/vec4 v0x141807b90_0;
    %assign/vec4 v0x141807ae0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x141807f40;
T_22 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1418089f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418083a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141808590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1418086d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141808940_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141808300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418084c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141808890_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x141808240_0;
    %assign/vec4 v0x1418083a0_0, 0;
    %load/vec4 v0x141808430_0;
    %assign/vec4 v0x141808590_0, 0;
    %load/vec4 v0x141808240_0;
    %pad/s 32;
    %load/vec4 v0x141808430_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1418086d0_0, 0;
    %load/vec4 v0x141808780_0;
    %load/vec4 v0x1418086d0_0;
    %add;
    %assign/vec4 v0x141808940_0, 0;
    %load/vec4 v0x1418083a0_0;
    %assign/vec4 v0x141808300_0, 0;
    %load/vec4 v0x141808590_0;
    %assign/vec4 v0x1418084c0_0, 0;
    %load/vec4 v0x141808940_0;
    %assign/vec4 v0x141808890_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x141808cf0;
T_23 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1418097b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141809160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141809350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141809490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141809700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1418090c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141809280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141809650_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x141809000_0;
    %assign/vec4 v0x141809160_0, 0;
    %load/vec4 v0x1418091f0_0;
    %assign/vec4 v0x141809350_0, 0;
    %load/vec4 v0x141809000_0;
    %pad/s 32;
    %load/vec4 v0x1418091f0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x141809490_0, 0;
    %load/vec4 v0x141809540_0;
    %load/vec4 v0x141809490_0;
    %add;
    %assign/vec4 v0x141809700_0, 0;
    %load/vec4 v0x141809160_0;
    %assign/vec4 v0x1418090c0_0, 0;
    %load/vec4 v0x141809350_0;
    %assign/vec4 v0x141809280_0, 0;
    %load/vec4 v0x141809700_0;
    %assign/vec4 v0x141809650_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x141809a90;
T_24 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180a670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141809f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180a100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fee30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180a5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x141809e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180a030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180a550_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x141809db0_0;
    %assign/vec4 v0x141809f10_0, 0;
    %load/vec4 v0x141809fa0_0;
    %assign/vec4 v0x14180a100_0, 0;
    %load/vec4 v0x141809db0_0;
    %pad/s 32;
    %load/vec4 v0x141809fa0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x1407fee30_0, 0;
    %load/vec4 v0x14180a440_0;
    %load/vec4 v0x1407fee30_0;
    %add;
    %assign/vec4 v0x14180a5e0_0, 0;
    %load/vec4 v0x141809f10_0;
    %assign/vec4 v0x141809e70_0, 0;
    %load/vec4 v0x14180a100_0;
    %assign/vec4 v0x14180a030_0, 0;
    %load/vec4 v0x14180a5e0_0;
    %assign/vec4 v0x14180a550_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14180acb0;
T_25 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180b780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180b130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180b320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180b460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180b6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180b090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180b250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180b620_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x14180afd0_0;
    %assign/vec4 v0x14180b130_0, 0;
    %load/vec4 v0x14180b1c0_0;
    %assign/vec4 v0x14180b320_0, 0;
    %load/vec4 v0x14180afd0_0;
    %pad/s 32;
    %load/vec4 v0x14180b1c0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x14180b460_0, 0;
    %load/vec4 v0x14180b510_0;
    %load/vec4 v0x14180b460_0;
    %add;
    %assign/vec4 v0x14180b6d0_0, 0;
    %load/vec4 v0x14180b130_0;
    %assign/vec4 v0x14180b090_0, 0;
    %load/vec4 v0x14180b320_0;
    %assign/vec4 v0x14180b250_0, 0;
    %load/vec4 v0x14180b6d0_0;
    %assign/vec4 v0x14180b620_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14180ba80;
T_26 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180bee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180c0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180c210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180c480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180be40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180c000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180c3d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x14180bd80_0;
    %assign/vec4 v0x14180bee0_0, 0;
    %load/vec4 v0x14180bf70_0;
    %assign/vec4 v0x14180c0d0_0, 0;
    %load/vec4 v0x14180bd80_0;
    %pad/s 32;
    %load/vec4 v0x14180bf70_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x14180c210_0, 0;
    %load/vec4 v0x14180c2c0_0;
    %load/vec4 v0x14180c210_0;
    %add;
    %assign/vec4 v0x14180c480_0, 0;
    %load/vec4 v0x14180bee0_0;
    %assign/vec4 v0x14180be40_0, 0;
    %load/vec4 v0x14180c0d0_0;
    %assign/vec4 v0x14180c000_0, 0;
    %load/vec4 v0x14180c480_0;
    %assign/vec4 v0x14180c3d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14180c830;
T_27 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180d2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180cca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180ce90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180d240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180cc00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180d190_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x14180cb40_0;
    %assign/vec4 v0x14180cca0_0, 0;
    %load/vec4 v0x14180cd30_0;
    %assign/vec4 v0x14180ce90_0, 0;
    %load/vec4 v0x14180cb40_0;
    %pad/s 32;
    %load/vec4 v0x14180cd30_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x14180cfd0_0, 0;
    %load/vec4 v0x14180d080_0;
    %load/vec4 v0x14180cfd0_0;
    %add;
    %assign/vec4 v0x14180d240_0, 0;
    %load/vec4 v0x14180cca0_0;
    %assign/vec4 v0x14180cc00_0, 0;
    %load/vec4 v0x14180ce90_0;
    %assign/vec4 v0x14180cdc0_0, 0;
    %load/vec4 v0x14180d240_0;
    %assign/vec4 v0x14180d190_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14180d5d0;
T_28 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180e0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180da50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180dc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180dd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180dff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180d9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x14180db70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14180df40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x14180d8f0_0;
    %assign/vec4 v0x14180da50_0, 0;
    %load/vec4 v0x14180dae0_0;
    %assign/vec4 v0x14180dc40_0, 0;
    %load/vec4 v0x14180d8f0_0;
    %pad/s 32;
    %load/vec4 v0x14180dae0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x14180dd80_0, 0;
    %load/vec4 v0x14180de30_0;
    %load/vec4 v0x14180dd80_0;
    %add;
    %assign/vec4 v0x14180dff0_0, 0;
    %load/vec4 v0x14180da50_0;
    %assign/vec4 v0x14180d9b0_0, 0;
    %load/vec4 v0x14180dc40_0;
    %assign/vec4 v0x14180db70_0, 0;
    %load/vec4 v0x14180dff0_0;
    %assign/vec4 v0x14180df40_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1407fb620;
T_29 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180e3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x14180e470_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x14180e520_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180e520_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180e160, 0, 4;
    %load/vec4 v0x14180e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %load/vec4 v0x14180e470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x14180e470_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
T_29.8 ;
    %load/vec4 v0x14180e520_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_29.9, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180e1f0, 0, 4;
    %load/vec4 v0x14180e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
    %jmp T_29.8;
T_29.9 ;
    %load/vec4 v0x14180e470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
T_29.10 ;
    %load/vec4 v0x14180e470_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_29.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
T_29.12 ;
    %load/vec4 v0x14180e520_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_29.13, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180e310, 0, 4;
    %load/vec4 v0x14180e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
    %jmp T_29.12;
T_29.13 ;
    %load/vec4 v0x14180e470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
    %jmp T_29.10;
T_29.11 ;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
T_29.14 ;
    %load/vec4 v0x14180e470_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
T_29.16 ;
    %load/vec4 v0x14180e520_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.17, 5;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180e520_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180e160, 4;
    %load/vec4 v0x14180e470_0;
    %addi 1, 0, 32;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180e520_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180e160, 0, 4;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180e1f0, 4;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %addi 1, 0, 32;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180e1f0, 0, 4;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180e310, 4;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180e520_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180e160, 4;
    %pad/s 32;
    %load/vec4 v0x14180e470_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180e1f0, 4;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x14180e470_0;
    %addi 1, 0, 32;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180e520_0;
    %addi 1, 0, 32;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180e310, 0, 4;
    %load/vec4 v0x14180e520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e520_0, 0, 32;
    %jmp T_29.16;
T_29.17 ;
    %load/vec4 v0x14180e470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180e470_0, 0, 32;
    %jmp T_29.14;
T_29.15 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1407fa690;
T_30 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1407fb3e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1407fb020_0;
    %assign/vec4 v0x1407fb3e0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1407fa690;
T_31 ;
Ewait_3 .event/or E_0x1407fab10, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x1407fb3e0_0;
    %store/vec4 v0x1407fb020_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407fb470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1407fb0d0_0, 0, 1;
    %load/vec4 v0x1407fb3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %jmp T_31.3;
T_31.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1407fb020_0, 0, 2;
    %jmp T_31.3;
T_31.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407fb470_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1407fb500, 4;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1407fb020_0, 0, 2;
T_31.4 ;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1407fb0d0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1407fb1e0, 4;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1407fb020_0, 0, 2;
T_31.6 ;
    %jmp T_31.3;
T_31.3 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1407fa690;
T_32 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x1407fb2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fab80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407face0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x1407face0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fb500, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fb1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407fad90_0, 0, 32;
T_32.4 ;
    %load/vec4 v0x1407fad90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_32.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1407face0_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %load/vec4 v0x1407fad90_0;
    %pad/s 46;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fae20, 0, 4;
    %load/vec4 v0x1407fad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407fad90_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %load/vec4 v0x1407face0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407face0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1407fb470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407face0_0, 0, 32;
T_32.8 ;
    %load/vec4 v0x1407face0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_32.9, 5;
    %ix/getv/s 4, v0x1407face0_0;
    %load/vec4a v0x1407faef0, 4;
    %load/vec4 v0x1407face0_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %ix/getv/s 4, v0x1407face0_0;
    %load/vec4a v0x1407fb500, 4;
    %pad/u 8;
    %pad/u 46;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fae20, 0, 4;
    %ix/getv/s 4, v0x1407face0_0;
    %load/vec4a v0x1407fb500, 4;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_32.10, 5;
    %ix/getv/s 4, v0x1407face0_0;
    %load/vec4a v0x1407fb500, 4;
    %addi 1, 0, 6;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fb500, 0, 4;
    %jmp T_32.11;
T_32.10 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fb500, 0, 4;
T_32.11 ;
    %load/vec4 v0x1407face0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407face0_0, 0, 32;
    %jmp T_32.8;
T_32.9 ;
    %load/vec4 v0x1407fab80_0;
    %addi 64, 0, 32;
    %assign/vec4 v0x1407fab80_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x1407fb0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1407face0_0, 0, 32;
T_32.14 ;
    %load/vec4 v0x1407face0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_32.15, 5;
    %load/vec4 v0x1407face0_0;
    %pad/s 39;
    %pad/s 45;
    %muli 64, 0, 45;
    %pad/s 46;
    %ix/getv/s 5, v0x1407face0_0;
    %load/vec4a v0x1407fb1e0, 5;
    %pad/u 8;
    %pad/u 46;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1407fae20, 4;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407faf80, 0, 4;
    %ix/getv/s 4, v0x1407face0_0;
    %load/vec4a v0x1407fb1e0, 4;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %jmp/0xz  T_32.16, 5;
    %ix/getv/s 4, v0x1407face0_0;
    %load/vec4a v0x1407fb1e0, 4;
    %addi 1, 0, 6;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fb1e0, 0, 4;
    %jmp T_32.17;
T_32.16 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x1407face0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407fb1e0, 0, 4;
T_32.17 ;
    %load/vec4 v0x1407face0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1407face0_0, 0, 32;
    %jmp T_32.14;
T_32.15 ;
    %load/vec4 v0x1407fab80_0;
    %addi 64, 0, 32;
    %assign/vec4 v0x1407fab80_0, 0;
T_32.12 ;
T_32.7 ;
    %pushi/real 1600000000, 4093; load=2.00000e+08
    %load/vec4 v0x1407fab80_0;
    %cvt/rv;
    %cmp/wr;
    %jmp/0xz  T_32.18, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1407fab80_0, 0;
T_32.18 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x14180e600;
T_33 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180ef90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180edc0_0, 0, 32;
T_33.2 ;
    %load/vec4 v0x14180edc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180eb70, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ec00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f0a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ee70, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f130, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ef00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ec90, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ea20, 0, 4;
    %load/vec4 v0x14180edc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180edc0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180edc0_0, 0, 32;
T_33.4 ;
    %load/vec4 v0x14180edc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_33.5, 5;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180f0a0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.8, 9;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180ee70, 4;
    %and;
T_33.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180eb70, 4;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ea20, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ec90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f130, 0, 4;
    %jmp T_33.7;
T_33.6 ;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180f130, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.11, 9;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180ef00, 4;
    %and;
T_33.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.9, 8;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180ea20, 4;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ec00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180ec90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14180edc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f130, 0, 4;
T_33.9 ;
T_33.7 ;
    %load/vec4 v0x14180edc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180edc0_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x14180e600;
T_34 ;
Ewait_4 .event/or E_0x14180e990, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180edc0_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x14180edc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_34.1, 5;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180ec90, 4;
    %inv;
    %ix/getv/s 4, v0x14180edc0_0;
    %store/vec4a v0x14180ee70, 4, 0;
    %ix/getv/s 4, v0x14180edc0_0;
    %load/vec4a v0x14180ec90, 4;
    %ix/getv/s 4, v0x14180edc0_0;
    %store/vec4a v0x14180ef00, 4, 0;
    %load/vec4 v0x14180edc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180edc0_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x140795ce0;
T_35 ;
    %wait E_0x14074fa80;
    %load/vec4 v0x14180f650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x14180f410_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
T_35.4 ;
    %load/vec4 v0x14180f500_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180f500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f1d0, 0, 4;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
    %jmp T_35.4;
T_35.5 ;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x14180f410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
T_35.8 ;
    %load/vec4 v0x14180f500_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_35.9, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f260, 0, 4;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
    %jmp T_35.8;
T_35.9 ;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
T_35.10 ;
    %load/vec4 v0x14180f410_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_35.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
T_35.12 ;
    %load/vec4 v0x14180f500_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_35.13, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f5b0, 0, 4;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
    %jmp T_35.12;
T_35.13 ;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
    %jmp T_35.10;
T_35.11 ;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
T_35.14 ;
    %load/vec4 v0x14180f410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
T_35.16 ;
    %load/vec4 v0x14180f500_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.17, 5;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180f500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180f1d0, 4;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180f500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f1d0, 0, 4;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180f260, 4;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f260, 0, 4;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180f5b0, 4;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180f500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180f1d0, 4;
    %pad/s 32;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180f260, 4;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %pad/s 39;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f5b0, 0, 4;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
    %jmp T_35.16;
T_35.17 ;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
    %jmp T_35.14;
T_35.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
T_35.18 ;
    %load/vec4 v0x14180f410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
T_35.20 ;
    %load/vec4 v0x14180f500_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.21, 5;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %pad/s 35;
    %pad/s 38;
    %muli 5, 0, 38;
    %pad/s 39;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %pad/s 39;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14180f5b0, 4;
    %load/vec4 v0x14180f410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14180f500_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14180f2f0, 0, 4;
    %load/vec4 v0x14180f500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f500_0, 0, 32;
    %jmp T_35.20;
T_35.21 ;
    %load/vec4 v0x14180f410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14180f410_0, 0, 32;
    %jmp T_35.18;
T_35.19 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14180f8d0;
T_36 ;
    %wait E_0x14180fef0;
    %load/vec4 v0x141811610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1418114b0_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x1418114b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_36.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x141811560_0, 0, 32;
T_36.4 ;
    %load/vec4 v0x141811560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_36.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1418101b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810630, 0, 4;
    %load/vec4 v0x141811560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x141811560_0, 0, 32;
    %jmp T_36.4;
T_36.5 ;
    %load/vec4 v0x1418114b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1418114b0_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x14180ff30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1418101b0, 0, 4;
    %load/vec4 v0x14180fff0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1418101b0, 0, 4;
    %load/vec4 v0x141810090_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1418101b0, 0, 4;
    %load/vec4 v0x141810120_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1418101b0, 0, 4;
    %load/vec4 v0x141810280_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810590, 0, 4;
    %load/vec4 v0x141810320_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810590, 0, 4;
    %load/vec4 v0x1418103d0_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810590, 0, 4;
    %load/vec4 v0x141810480_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810590, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1418114b0_0, 0, 32;
T_36.6 ;
    %load/vec4 v0x1418114b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_36.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x141811560_0, 0, 32;
T_36.8 ;
    %load/vec4 v0x141811560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_36.9, 5;
    %load/vec4 v0x1418114b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.10, 5;
    %load/vec4 v0x1418114b0_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1418101b0, 4;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1418101b0, 0, 4;
T_36.10 ;
    %load/vec4 v0x141811560_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.12, 5;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %subi 1, 0, 32;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x141810590, 4;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810590, 0, 4;
T_36.12 ;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x141810630, 4;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1418101b0, 4;
    %pad/s 32;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x141810590, 4;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x1418114b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x141811560_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141810630, 0, 4;
    %load/vec4 v0x141811560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x141811560_0, 0, 32;
    %jmp T_36.8;
T_36.9 ;
    %load/vec4 v0x1418114b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1418114b0_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1407956b0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141812d60_0, 0, 1;
T_37.0 ;
    %delay 5, 0;
    %load/vec4 v0x141812d60_0;
    %inv;
    %store/vec4 v0x141812d60_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_0x1407956b0;
T_38 ;
    %vpi_call/w 4 240 "$dumpfile", "systolic_array.vcd" {0 0 0};
    %vpi_call/w 4 241 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1407956b0 {0 0 0};
    %fork TD_tb_SystolicArray_GEMM_4x4.initialize_matrices, S_0x141811a90;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811c90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811d40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811e10_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811ec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141811f90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141812040_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1418120f0_0, 0, 16;
    %vpi_call/w 4 249 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 250 "$display", "  Systolic Array 4x4 GEMM Testbench" {0 0 0};
    %vpi_call/w 4 251 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 253 "$display", "\012Test Matrix A:" {0 0 0};
    %vpi_call/w 4 254 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812ec0, 0>, &A<v0x141812ec0, 1>, &A<v0x141812ec0, 2>, &A<v0x141812ec0, 3> {0 0 0};
    %vpi_call/w 4 255 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812ec0, 4>, &A<v0x141812ec0, 5>, &A<v0x141812ec0, 6>, &A<v0x141812ec0, 7> {0 0 0};
    %vpi_call/w 4 256 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812ec0, 8>, &A<v0x141812ec0, 9>, &A<v0x141812ec0, 10>, &A<v0x141812ec0, 11> {0 0 0};
    %vpi_call/w 4 257 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812ec0, 12>, &A<v0x141812ec0, 13>, &A<v0x141812ec0, 14>, &A<v0x141812ec0, 15> {0 0 0};
    %vpi_call/w 4 259 "$display", "\012Test Matrix B (Identity):" {0 0 0};
    %vpi_call/w 4 260 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812f50, 0>, &A<v0x141812f50, 1>, &A<v0x141812f50, 2>, &A<v0x141812f50, 3> {0 0 0};
    %vpi_call/w 4 261 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812f50, 4>, &A<v0x141812f50, 5>, &A<v0x141812f50, 6>, &A<v0x141812f50, 7> {0 0 0};
    %vpi_call/w 4 262 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812f50, 8>, &A<v0x141812f50, 9>, &A<v0x141812f50, 10>, &A<v0x141812f50, 11> {0 0 0};
    %vpi_call/w 4 263 "$display", "  [%4d %4d %4d %4d]", &A<v0x141812f50, 12>, &A<v0x141812f50, 13>, &A<v0x141812f50, 14>, &A<v0x141812f50, 15> {0 0 0};
    %vpi_call/w 4 266 "$display", "\012Applying reset..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141812e10_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_38.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.1, 5;
    %jmp/1 T_38.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14180fbb0;
    %jmp T_38.0;
T_38.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141812e10_0, 0, 1;
    %wait E_0x14180fbb0;
    %fork TD_tb_SystolicArray_GEMM_4x4.feed_systolic_data, S_0x141811920;
    %join;
    %vpi_call/w 4 276 "$display", "Waiting for computation to complete..." {0 0 0};
    %pushi/vec4 15, 0, 32;
T_38.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_38.3, 5;
    %jmp/1 T_38.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14180fbb0;
    %jmp T_38.2;
T_38.3 ;
    %pop/vec4 1;
    %fork TD_tb_SystolicArray_GEMM_4x4.display_results, S_0x14180f710;
    %join;
    %vpi_call/w 4 282 "$display", "Simulation completed at time %0t ns\012", $time {0 0 0};
    %vpi_call/w 4 283 "$finish" {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x1407956b0;
T_39 ;
    %delay 5000, 0;
    %vpi_call/w 4 289 "$display", "\012*** ERROR: Simulation timeout! ***\012" {0 0 0};
    %vpi_call/w 4 290 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../generated/assembled_design.sv";
    "test-verilog-tb.sv";
