<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv</a>
time_elapsed: 0.091s
ram usage: 11624 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
 covergroup cg(int cg_lim);
 ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:3</a>: syntax error, unexpected &#39;(&#39;, expecting IDENTIFIER
 covergroup cg(int cg_lim);
               ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:4</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
 coverpoint a;
 ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
 coverpoint b;
 ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
 aXb : cross a, b
       ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:6</a>: syntax error, unexpected IDENTIFIER, expecting assert or assume or cover or restrict
 aXb : cross a, b
             ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:9</a>: syntax error, unexpected int, expecting IDENTIFIER or genvar
   for (int i = 0; i &lt; f_lim; ++i)
        ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
  bins one = myFunc1(cg_lim);
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
  bins two = myFunc2(cg_lim);
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:14</a>: syntax error, unexpected IDENTIFIER, expecting &#39;(&#39; or &#39;;&#39;
  function CrossQueueType myFunc2(logic [31:0] f_lim);
                          ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:15</a>: syntax error, unexpected logic, expecting IDENTIFIER or genvar
   for (logic [31:0] i = 0; i &lt; f_lim; ++i)
        ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
 endgroup
 ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:20</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
 cg cg_inst = new(3);
              ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:22</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
 covergroup yy;
 ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:23</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;cross&#39;
 cross a, b
 ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;ignore_bins&#39;
 ignore_bins ignore = binsof(a) intersect { 5, [1:3] };
 ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;binsof&#39;
 ignore_bins ignore = binsof(a) intersect { 5, [1:3] };
                      ^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;intersect&#39;
 ignore_bins ignore = binsof(a) intersect { 5, [1:3] };
                                ^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p577.sv:27</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
 endgroup
 ^~~~~~~~
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>