Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 3ea4900407484dbd85b7e3c189f95fe1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Top_Power2round_behav xil_defaultlib.tb_Top_Power2round xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Power2round
Compiling module xil_defaultlib.Top_Power2round
Compiling module xil_defaultlib.tb_Top_Power2round
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Built simulation snapshot tb_Top_Power2round_behav
