<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_rsp_xbar_demux_002.vho"
   type="VHDL"
   library="rsp_xbar_demux_002" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="DigitalLock/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="CPU_instruction_master_translator"
   simulator="riviera" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_sysid.vho"
   type="VHDL"
   library="sysid" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_TIMER.vhd"
   type="VHDL"
   library="TIMER" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_SW.vhd"
   type="VHDL"
   library="SW" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_KEY.vhd"
   type="VHDL"
   library="KEY" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_LEDR.vhd"
   type="VHDL"
   library="LEDR" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_LEDG.vhd"
   type="VHDL"
   library="LEDG" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_HEX.vhd"
   type="VHDL"
   library="HEX" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_JTAG_UART.vhd"
   type="VHDL"
   library="JTAG_UART" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_IN_RAM.hex"
   type="HEX"
   library="IN_RAM" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_IN_RAM.vhd"
   type="VHDL"
   library="IN_RAM" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_oci_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="DigitalLock/simulation/submodules/DigitalLock_CPU_test_bench.vhd"
   type="VHDL"
   library="CPU" />
 <file path="DigitalLock/simulation/DigitalLock.vhd" type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_cpu_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_cpu_data_master_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_cpu_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_in_ram_s1_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_jtag_uart_avalon_jtag_slave_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_hex_s1_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_key_s1_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_timer_s1_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_sysid_control_slave_translator.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_rst_controller.vhd"
   type="VHDL" />
 <file
   path="DigitalLock/simulation/digitallock_rst_controller_001.vhd"
   type="VHDL" />
 <topLevel name="DigitalLock" />
 <deviceFamily name="cycloneii" />
 <modelMap controllerPath="DigitalLock.IN_RAM" modelPath="DigitalLock.IN_RAM" />
</simPackage>
