{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690924908225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690924908225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 01 17:21:48 2023 " "Processing started: Tue Aug 01 17:21:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690924908225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690924908225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_pulse_top -c clk_pulse_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk_pulse_top -c clk_pulse_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690924908225 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1690924908428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring4-ring4 " "Found design unit 1: ring4-ring4" {  } { { "ring4.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/ring4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring4 " "Found entity 1: ring4" {  } { { "ring4.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/ring4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690924908725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pulse-clock_pulse " "Found design unit 1: clock_pulse-clock_pulse" {  } { { "clock_pulse.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/clock_pulse.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908727 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pulse " "Found entity 1: clock_pulse" {  } { { "clock_pulse.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/clock_pulse.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690924908727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-clkdiv " "Found design unit 1: clkdiv-clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/clkdiv.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908728 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/clkdiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690924908728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pulse_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_pulse_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_pulse_top-clk_pulse_top " "Found design unit 1: clk_pulse_top-clk_pulse_top" {  } { { "clk_pulse_top.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/clk_pulse_top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908730 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_pulse_top " "Found entity 1: clk_pulse_top" {  } { { "clk_pulse_top.vhd" "" { Text "C:/Users/Aluno/Documents/exp4/clk_pulse_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690924908730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690924908730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_pulse_top " "Elaborating entity \"clk_pulse_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690924908749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:C1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:C1\"" {  } { { "clk_pulse_top.vhd" "C1" { Text "C:/Users/Aluno/Documents/exp4/clk_pulse_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690924908751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pulse clock_pulse:C2 " "Elaborating entity \"clock_pulse\" for hierarchy \"clock_pulse:C2\"" {  } { { "clk_pulse_top.vhd" "C2" { Text "C:/Users/Aluno/Documents/exp4/clk_pulse_top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690924908752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring4 ring4:C3 " "Elaborating entity \"ring4\" for hierarchy \"ring4:C3\"" {  } { { "clk_pulse_top.vhd" "C3" { Text "C:/Users/Aluno/Documents/exp4/clk_pulse_top.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690924908753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1690924909063 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1690924909121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690924909201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690924909201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690924909219 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690924909219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690924909219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690924909219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690924909230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 01 17:21:49 2023 " "Processing ended: Tue Aug 01 17:21:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690924909230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690924909230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690924909230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690924909230 ""}
