// Seed: 2573779020
module module_0 #(
    parameter id_1 = 32'd87,
    parameter id_5 = 32'd0
) ();
  tri _id_1 = -1;
  logic id_2, id_3, id_4;
  parameter id_5 = 1;
  wire [~  (  id_5  ) : id_1] id_6;
  assign id_2 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wand id_5
);
  assign id_0 = id_3 >= id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  assign id_1[-1'b0] = $clog2(29);
  ;
endmodule
