{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523050237264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523050237264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 16:30:37 2018 " "Processing started: Fri Apr 06 16:30:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523050237264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523050237264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523050237264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523050238621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab4.2/lab4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab4.2/lab4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_2 " "Found entity 1: Lab4_2" {  } { { "../Lab4.2/Lab4_2.v" "" { Text "E:/CSE2440/Lab4.2/Lab4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523050238730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523050238730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab9_2.v(9) " "Verilog HDL information at Lab9_2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523050238777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_2/lab9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_2/lab9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_2 " "Found entity 1: Lab9_2" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523050238777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523050238777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_1/lab9_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_1/lab9_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_1 " "Found entity 1: Lab9_1" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523050238824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523050238824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Found entity 1: Lab9" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523050238870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523050238870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9 " "Elaborating entity \"Lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523050238980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_2 Lab4_2:inst3 " "Elaborating entity \"Lab4_2\" for hierarchy \"Lab4_2:inst3\"" {  } { { "Lab9.bdf" "inst3" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 96 984 1160 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523050239011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9_2 Lab9_2:inst2 " "Elaborating entity \"Lab9_2\" for hierarchy \"Lab9_2:inst2\"" {  } { { "Lab9.bdf" "inst2" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 288 800 984 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523050239058 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_2.v(16) " "Verilog HDL Case Statement warning at Lab9_2.v(16): incomplete case statement has no default case item" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab9_2.v(16) " "Verilog HDL Case Statement information at Lab9_2.v(16): all case item expressions in this case statement are onehot" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Lab9_2.v(9) " "Verilog HDL Always Construct warning at Lab9_2.v(9): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S6 Lab9_2.v(9) " "Inferred latch for \"nextstate.S6\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 Lab9_2.v(9) " "Inferred latch for \"nextstate.S5\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 Lab9_2.v(9) " "Inferred latch for \"nextstate.S4\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 Lab9_2.v(9) " "Inferred latch for \"nextstate.S3\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 Lab9_2.v(9) " "Inferred latch for \"nextstate.S2\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 Lab9_2.v(9) " "Inferred latch for \"nextstate.S1\" at Lab9_2.v(9)" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239073 "|Lab9|Lab9_2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9_1 Lab9_1:inst " "Elaborating entity \"Lab9_1\" for hierarchy \"Lab9_1:inst\"" {  } { { "Lab9.bdf" "inst" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 288 520 704 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523050239089 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_1.v(5) " "Verilog HDL Case Statement warning at Lab9_1.v(5): incomplete case statement has no default case item" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op Lab9_1.v(4) " "Verilog HDL Always Construct warning at Lab9_1.v(4): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Lab9_1.v(4) " "Inferred latch for \"op\[0\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Lab9_1.v(4) " "Inferred latch for \"op\[1\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Lab9_1.v(4) " "Inferred latch for \"op\[2\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Lab9_1.v(4) " "Inferred latch for \"op\[3\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Lab9_1.v(4) " "Inferred latch for \"op\[4\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Lab9_1.v(4) " "Inferred latch for \"op\[5\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Lab9_1.v(4) " "Inferred latch for \"op\[6\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Lab9_1.v(4) " "Inferred latch for \"op\[7\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Lab9_1.v(4) " "Inferred latch for \"op\[8\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Lab9_1.v(4) " "Inferred latch for \"op\[9\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239104 "|Lab9|Lab9_1:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Lab9_1.v(4) " "Inferred latch for \"op\[10\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523050239120 "|Lab9|Lab9_1:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_2:inst2\|nextstate.S5_121 " "Latch Lab9_2:inst2\|nextstate.S5_121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab9_1:inst\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab9_1:inst\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_2:inst2\|nextstate.S6_114 " "Latch Lab9_2:inst2\|nextstate.S6_114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab9_1:inst\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal Lab9_1:inst\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[0\] " "Latch Lab9_1:inst\|op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o1 " "Ports D and ENA on the latch are fed by the same signal o1" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 368 112 280 384 "o1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[1\] " "Latch Lab9_1:inst\|op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[2\] " "Latch Lab9_1:inst\|op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[3\] " "Latch Lab9_1:inst\|op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[4\] " "Latch Lab9_1:inst\|op\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240134 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[5\] " "Latch Lab9_1:inst\|op\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240150 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[6\] " "Latch Lab9_1:inst\|op\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o1 " "Ports D and ENA on the latch are fed by the same signal o1" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 368 112 280 384 "o1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240150 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[7\] " "Latch Lab9_1:inst\|op\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240150 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[8\] " "Latch Lab9_1:inst\|op\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240150 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[9\] " "Latch Lab9_1:inst\|op\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240150 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab9_1:inst\|op\[10\] " "Latch Lab9_1:inst\|op\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA o0 " "Ports D and ENA on the latch are fed by the same signal o0" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 352 112 280 368 "o0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523050240150 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523050240150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a3 GND " "Pin \"a3\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1008 1024 80 "a3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|a3"} { "Warning" "WMLS_MLS_STUCK_PIN" "b3 GND " "Pin \"b3\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1024 1040 80 "b3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|b3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1040 1056 80 "c3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3 GND " "Pin \"d3\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1056 1072 80 "d3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "e3 GND " "Pin \"e3\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1072 1088 80 "e3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|e3"} { "Warning" "WMLS_MLS_STUCK_PIN" "f3 GND " "Pin \"f3\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1088 1104 80 "f3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|f3"} { "Warning" "WMLS_MLS_STUCK_PIN" "g3 VCC " "Pin \"g3\" is stuck at VCC" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1104 1120 80 "g3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|g3"} { "Warning" "WMLS_MLS_STUCK_PIN" "b2 GND " "Pin \"b2\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1200 1216 80 "b2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "b1 GND " "Pin \"b1\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1376 1392 80 "b1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|b1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1392 1408 80 "c1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "b0 GND " "Pin \"b0\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1552 1568 80 "b0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|b0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { -96 1568 1584 80 "c0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523050240181 "|Lab9|c0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523050240181 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523050240259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/Lab9/output_files/Lab9.map.smsg " "Generated suppressed messages file E:/CSE2440/Lab9/output_files/Lab9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523050240462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523050241476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523050241476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523050242022 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523050242022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523050242022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523050242022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523050242256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 16:30:42 2018 " "Processing ended: Fri Apr 06 16:30:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523050242256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523050242256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523050242256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523050242256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523050243644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523050243660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 16:30:43 2018 " "Processing started: Fri Apr 06 16:30:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523050243660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523050243660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab9 -c Lab9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523050243660 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523050244393 ""}
{ "Info" "0" "" "Project  = Lab9" {  } {  } 0 0 "Project  = Lab9" 0 0 "Fitter" 0 0 1523050244393 ""}
{ "Info" "0" "" "Revision = Lab9" {  } {  } 0 0 "Revision = Lab9" 0 0 "Fitter" 0 0 1523050244393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1523050244674 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab9 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Lab9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523050244705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523050244736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523050244736 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523050245032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523050245048 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523050245454 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523050245454 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523050245454 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523050245454 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/Lab9/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523050245454 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/Lab9/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523050245454 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/Lab9/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523050245454 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523050245454 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1523050245656 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab9.sdc " "Synopsys Design Constraints File file not found: 'Lab9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523050245672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523050245672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux11~0  from: dataa  to: combout " "Cell: inst\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1523050245672 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1523050245672 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523050245672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab9_2:inst2\|Selector10~1  " "Automatically promoted node Lab9_2:inst2\|Selector10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523050245672 ""}  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab9_2:inst2|Selector10~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/Lab9/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523050245672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab9_2:inst2\|WideNor0  " "Automatically promoted node Lab9_2:inst2\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523050245672 ""}  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lab9_2:inst2|WideNor0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/Lab9/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523050245672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node CLR (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523050245688 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLR } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { { 400 536 704 416 "CLR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CSE2440/Lab9/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523050245688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523050245750 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523050245766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1523050245766 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523050245766 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523050245781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523050246670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523050246748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523050246764 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523050247170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523050247170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523050247232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "E:/CSE2440/Lab9/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523050248293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523050248293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523050248636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523050248636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523050248636 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1523050248636 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523050248652 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a3 0 " "Pin \"a3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b3 0 " "Pin \"b3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c3 0 " "Pin \"c3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3 0 " "Pin \"d3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e3 0 " "Pin \"e3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f3 0 " "Pin \"f3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g3 0 " "Pin \"g3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2 0 " "Pin \"d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f2 0 " "Pin \"f2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g2 0 " "Pin \"g2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1 0 " "Pin \"d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f1 0 " "Pin \"f1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g1 0 " "Pin \"g1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a0 0 " "Pin \"a0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b0 0 " "Pin \"b0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c0 0 " "Pin \"c0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0 0 " "Pin \"d0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e0 0 " "Pin \"e0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f0 0 " "Pin \"f0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g0 0 " "Pin \"g0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523050248652 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1523050248652 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523050248761 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523050248776 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523050248854 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523050249057 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1523050249104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/Lab9/output_files/Lab9.fit.smsg " "Generated suppressed messages file E:/CSE2440/Lab9/output_files/Lab9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523050249322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523050250461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 16:30:50 2018 " "Processing ended: Fri Apr 06 16:30:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523050250461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523050250461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523050250461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523050250461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523050251959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523050251974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 16:30:51 2018 " "Processing started: Fri Apr 06 16:30:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523050251974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523050251974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab9 -c Lab9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523050251974 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523050253254 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523050253347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523050257278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 16:30:57 2018 " "Processing ended: Fri Apr 06 16:30:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523050257278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523050257278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523050257278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523050257278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523050258027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523050258682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523050258698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 16:30:58 2018 " "Processing started: Fri Apr 06 16:30:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523050258698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523050258698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab9 -c Lab9 " "Command: quartus_sta Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523050258698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1523050258776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523050259057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523050259104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523050259104 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1523050259197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab9.sdc " "Synopsys Design Constraints File file not found: 'Lab9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1523050259650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1523050259650 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab9_1:inst\|op\[0\] Lab9_1:inst\|op\[0\] " "create_clock -period 1.000 -name Lab9_1:inst\|op\[0\] Lab9_1:inst\|op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name o0 o0 " "create_clock -period 1.000 -name o0 o0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259650 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259650 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux11~0  from: datac  to: combout " "Cell: inst\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1523050259650 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1523050259665 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1523050259743 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523050259790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.831 " "Worst-case setup slack is -1.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831        -6.863 Lab9_1:inst\|op\[0\]  " "   -1.831        -6.863 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995        -4.703 CLK  " "   -0.995        -4.703 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484        -4.144 o0  " "   -0.484        -4.144 o0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050259821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.257 " "Worst-case hold slack is -2.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.257        -4.506 Lab9_1:inst\|op\[0\]  " "   -2.257        -4.506 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218        -1.916 o0  " "   -0.218        -1.916 o0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430         0.000 CLK  " "    1.430         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050259868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.947 " "Worst-case recovery slack is -0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947        -1.400 Lab9_1:inst\|op\[0\]  " "   -0.947        -1.400 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050259899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.108 " "Worst-case removal slack is -0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.208 Lab9_1:inst\|op\[0\]  " "   -0.108        -0.208 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050259946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 o0  " "   -1.631        -1.631 o0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -10.023 CLK  " "   -1.469       -10.023 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Lab9_1:inst\|op\[0\]  " "    0.500         0.000 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050259977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050259977 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523050261100 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1523050261100 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux11~0  from: datac  to: combout " "Cell: inst\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261116 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1523050261116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523050261116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.274 " "Worst-case setup slack is -0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274        -1.033 CLK  " "   -0.274        -1.033 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109        -0.109 Lab9_1:inst\|op\[0\]  " "   -0.109        -0.109 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 o0  " "    0.150         0.000 o0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050261163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.364 " "Worst-case hold slack is -1.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364        -2.728 Lab9_1:inst\|op\[0\]  " "   -1.364        -2.728 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090        -0.647 o0  " "   -0.090        -0.647 o0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000         0.000 CLK  " "    1.000         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050261210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.172 " "Worst-case recovery slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 Lab9_1:inst\|op\[0\]  " "    0.172         0.000 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050261256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.097 " "Worst-case removal slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 Lab9_1:inst\|op\[0\]  " "    0.097         0.000 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050261303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 o0  " "   -1.380        -1.380 o0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -8.222 CLK  " "   -1.222        -8.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Lab9_1:inst\|op\[0\]  " "    0.500         0.000 Lab9_1:inst\|op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523050261334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523050261334 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523050261849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523050262224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523050262224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523050262801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 16:31:02 2018 " "Processing ended: Fri Apr 06 16:31:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523050262801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523050262801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523050262801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523050262801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523050264189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523050264189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 16:31:04 2018 " "Processing started: Fri Apr 06 16:31:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523050264189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523050264189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab9 -c Lab9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab9 -c Lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523050264189 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Lab9.vho\", \"Lab9_fast.vho Lab9_vhd.sdo Lab9_vhd_fast.sdo E:/CSE2440/Lab9/simulation/modelsim/ simulation " "Generated files \"Lab9.vho\", \"Lab9_fast.vho\", \"Lab9_vhd.sdo\" and \"Lab9_vhd_fast.sdo\" in directory \"E:/CSE2440/Lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1523050265032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523050265266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 16:31:05 2018 " "Processing ended: Fri Apr 06 16:31:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523050265266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523050265266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523050265266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523050265266 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523050265968 ""}
