WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2964772 heartbeat IPC: 3.373 cumulative IPC: 3.373 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2964773 cumulative IPC: 3.373 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2964773 cumulative IPC: 3.373 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 91680225 heartbeat IPC: 0.1127 cumulative IPC: 0.1127 (Simulation time: 00 hr 09 min 54 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 88715453 cumulative IPC: 0.1127 (Simulation time: 00 hr 09 min 54 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 88715453 cumulative IPC: 0.1127 (Simulation time: 00 hr 09 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1127 instructions: 10000000 cycles: 88715453
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 19.22 Average ROB Occupancy at Mispredict: 29.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.001
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:     700234 HIT:     255309 MISS:     444925
LLC LOAD         ACCESS:     240306 HIT:       6437 MISS:     233869
LLC RFO          ACCESS:     134161 HIT:       9426 MISS:     124735
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     228807 HIT:     228599 MISS:        208
LLC TRANSLATION  ACCESS:      96960 HIT:      10847 MISS:      86113
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 854.3 cycles
cpu0_DTLB TOTAL        ACCESS:    3564239 HIT:    3082831 MISS:     481408
cpu0_DTLB LOAD         ACCESS:    3564239 HIT:    3082831 MISS:     481408
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 217 cycles
cpu0_ITLB TOTAL        ACCESS:         24 HIT:         24 MISS:          0
cpu0_ITLB LOAD         ACCESS:         24 HIT:         24 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    4560834 HIT:    3623073 MISS:     937761
cpu0_L1D LOAD         ACCESS:    3395017 HIT:    2732609 MISS:     662408
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     985824 HIT:     839668 MISS:     146156
cpu0_L1D TRANSLATION  ACCESS:     179993 HIT:      50796 MISS:     129197
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 421.8 cycles
cpu0_L1I TOTAL        ACCESS:         31 HIT:         28 MISS:          3
cpu0_L1I LOAD         ACCESS:         31 HIT:         28 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 253.3 cycles
cpu0_L2C TOTAL        ACCESS:     935618 HIT:     464183 MISS:     471435
cpu0_L2C LOAD         ACCESS:     419552 HIT:     179246 MISS:     240306
cpu0_L2C RFO          ACCESS:     145964 HIT:      11803 MISS:     134161
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     241177 HIT:     241169 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:     128925 HIT:      31965 MISS:      96960
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 827.2 cycles
cpu0_STLB TOTAL        ACCESS:     358109 HIT:     199693 MISS:     158416
cpu0_STLB LOAD         ACCESS:     358109 HIT:     199693 MISS:     158416
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 682.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18230
  ROW_BUFFER_MISS:     426400
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        282
  FULL:     218087
