// Seed: 702807341
module module_0 (
    input supply0 id_0
    , id_4,
    output tri0 id_1,
    input wand id_2
);
  assign id_4 = id_0;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
  wire id_5;
  always @(negedge id_5 or posedge 1 & 1) begin : LABEL_0
    id_1 = id_2;
  end
  assign id_1 = id_0;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input supply1 id_2,
    output wand id_3,
    output tri id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7
);
  always
    if (id_5) id_1 <= 1;
    else id_3 = 1'h0;
  or primCall (id_4, id_6, id_2);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5
  );
endmodule
