$date
	Sun Dec  6 20:42:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mu0_mux12_tb $end
$var wire 12 ! Q [11:0] $end
$var reg 12 " A [11:0] $end
$var reg 12 # B [11:0] $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 12 % A [11:0] $end
$var wire 12 & B [11:0] $end
$var wire 1 $ S $end
$var reg 12 ' Q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b111111111111 &
b0 %
0$
b111111111111 #
b0 "
b0 !
$end
#1000
b111111111111 !
b111111111111 '
1$
#2000
