#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr  5 17:42:29 2019
# Process ID: 32020
# Current directory: O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1
# Command line: vivado.exe -log image_dvi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_dvi_top.tcl
# Log file: O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/image_dvi_top.vds
# Journal file: O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source image_dvi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'O:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top image_dvi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 365.254 ; gain = 101.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'image_dvi_top' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:13]
INFO: [Synth 8-3491] module 'clk_148MHz' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/synth/clk_148MHz.vhd:14' bound to instance 'clk_0' of component 'clk_148MHz' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:84]
INFO: [Synth 8-638] synthesizing module 'clk_148MHz' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/synth/clk_148MHz.vhd:25]
INFO: [Synth 8-3491] module 'clk_148MHz_clk_wiz_0_0' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/.Xil/Vivado-32020-DESKTOP-L28RN3T/realtime/clk_148MHz_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_148' of component 'clk_148MHz_clk_wiz_0_0' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/synth/clk_148MHz.vhd:43]
INFO: [Synth 8-638] synthesizing module 'clk_148MHz_clk_wiz_0_0' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/.Xil/Vivado-32020-DESKTOP-L28RN3T/realtime/clk_148MHz_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'clk_148MHz' (1#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/synth/clk_148MHz.vhd:25]
INFO: [Synth 8-3491] module 'picture' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:14' bound to instance 'picture_0' of component 'picture' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'picture' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:26]
INFO: [Synth 8-3491] module 'picture_blk_mem_gen_0_0' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/.Xil/Vivado-32020-DESKTOP-L28RN3T/realtime/picture_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'picture' of component 'picture_blk_mem_gen_0_0' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:47]
INFO: [Synth 8-638] synthesizing module 'picture_blk_mem_gen_0_0' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/.Xil/Vivado-32020-DESKTOP-L28RN3T/realtime/picture_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'picture' (2#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/synth/picture.vhd:26]
INFO: [Synth 8-3491] module 'vga_ctrl_1920_1080' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_1920_1080.vhd:5' bound to instance 'vga_ctrl_0' of component 'vga_ctrl_1920_1080' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl_1920_1080' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_1920_1080.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl_1920_1080' (3#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/vga_ctrl_1920_1080.vhd:16]
INFO: [Synth 8-3491] module 'color_8bit_24bit_1920_1080' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit_1920_1080.vhd:5' bound to instance 'color_8_24_0' of component 'color_8bit_24bit_1920_1080' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'color_8bit_24bit_1920_1080' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit_1920_1080.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'color_8bit_24bit_1920_1080' (4#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/color_8bit_24bit_1920_1080.vhd:17]
INFO: [Synth 8-3491] module 'rgb2dvi' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/rgb2dvi.vhd:62' bound to instance 'rgb2dvi_0' of component 'rgb2dvi' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (5#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (6#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (6#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:97]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.250000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element pLockGained_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (7#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (8#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (9#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (10#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/rgb2dvi.vhd:94]
WARNING: [Synth 8-3848] Net clk_fast_sig in module/entity image_dvi_top does not have driver. [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'image_dvi_top' (11#1) [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:13]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.672 ; gain = 156.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rgb2dvi_0:SerialClk to constant 0 [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/new/image_dvi_top.vhd:110]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.672 ; gain = 156.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.672 ; gain = 156.563
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/ip/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0_in_context.xdc] for cell 'picture_0/picture'
Finished Parsing XDC File [o:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/picture/ip/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0_in_context.xdc] for cell 'picture_0/picture'
Parsing XDC File [o:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/ip/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0_in_context.xdc] for cell 'clk_0/clk_148'
Finished Parsing XDC File [o:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/ip/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0_in_context.xdc] for cell 'clk_0/clk_148'
Parsing XDC File [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc]
Finished Parsing XDC File [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/img_hdmi/new/img_dvi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/image_dvi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/image_dvi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 759.602 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'picture_0/picture' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 759.602 ; gain = 495.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 759.602 ; gain = 495.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  o:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/ip/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  o:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_148MHz/ip/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0/clk_148MHz_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for picture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for picture_0/picture. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_0/clk_148. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 759.602 ; gain = 495.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "counter_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vid" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 759.602 ; gain = 495.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_ctrl_1920_1080 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module color_8bit_24bit_1920_1080 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_1_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_2_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_1_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_2_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_2_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_1_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_2_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_1_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_2_reg' into 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_1_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_2_reg' into 'rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_2_reg' [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_1_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pC1_2_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_1_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[1].DataEncoder/pVde_2_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_1_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC0_2_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_1_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pC1_2_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_1_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element rgb2dvi_0/DataEncoders[2].DataEncoder/pVde_2_reg was removed.  [O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/imports/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-5546] ROM "vga_ctrl_0/vid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design image_dvi_top has unconnected port aRst_n
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[9]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[11]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[10]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[12]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[8]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[5]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[17]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[19]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[18]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[20]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'color_8_24_0/color_24_reg[16]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[0]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_2_reg' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[5]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[4]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pC0_1_reg' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]' (FDS) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]' (FDR) to 'rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]' (FDR) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]' (FDS) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]' (FDR) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]' (FDS) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]' (FDR) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]' (FDR) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]'
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[1]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1d_1_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/q_m_2_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3] )
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[1]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[1]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]) is unused and will be removed from module image_dvi_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 759.602 ; gain = 495.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_0/clk_148/clk_out1' to pin 'clk_0/clk_148/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 759.602 ; gain = 495.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 775.570 ; gain = 511.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1d_1_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[1]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]' (FDS) to 'rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2] )
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1d_1_reg[2]) is unused and will be removed from module image_dvi_top.
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[8]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]' (FD) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[8] )
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]' (FDR) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8] )
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[8]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]) is unused and will be removed from module image_dvi_top.
INFO: [Synth 8-3886] merging instance 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]' (FDS) to 'rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]'
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
WARNING: [Synth 8-3332] Sequential element (rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]) is unused and will be removed from module image_dvi_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |clk_148MHz_clk_wiz_0_0  |         1|
|2     |picture_blk_mem_gen_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_148MHz_clk_wiz_0_0_bbox_0  |     1|
|2     |picture_blk_mem_gen_0_0_bbox_1 |     1|
|3     |CARRY4                         |     8|
|4     |LUT1                           |     6|
|5     |LUT2                           |    34|
|6     |LUT3                           |    19|
|7     |LUT4                           |    17|
|8     |LUT5                           |    19|
|9     |LUT6                           |    29|
|10    |OSERDESE2                      |     4|
|11    |OSERDESE2_1                    |     4|
|12    |PLLE2_ADV                      |     1|
|13    |FDCE                           |     3|
|14    |FDPE                           |     5|
|15    |FDRE                           |   108|
|16    |FDSE                           |     8|
|17    |IBUF                           |     1|
|18    |OBUFDS                         |     4|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |   279|
|2     |  clk_0                              |clk_148MHz                 |     1|
|3     |  picture_0                          |picture                    |     8|
|4     |  color_8_24_0                       |color_8bit_24bit_1920_1080 |    33|
|5     |  rgb2dvi_0                          |rgb2dvi                    |   146|
|6     |    \ClockGenInternal.ClockGenX      |ClockGen                   |    11|
|7     |      LockLostReset                  |ResetBridge_5              |     2|
|8     |        SyncAsyncx                   |SyncAsync_6                |     2|
|9     |      PLL_LockSyncAsync              |SyncAsync__parameterized1  |     2|
|10    |    ClockSerializer                  |OutputSERDES               |     3|
|11    |    \DataEncoders[0].DataEncoder     |TMDS_Encoder               |    55|
|12    |    \DataEncoders[0].DataSerializer  |OutputSERDES_0             |     3|
|13    |    \DataEncoders[1].DataEncoder     |TMDS_Encoder_1             |    29|
|14    |    \DataEncoders[1].DataSerializer  |OutputSERDES_2             |     3|
|15    |    \DataEncoders[2].DataEncoder     |TMDS_Encoder_3             |    37|
|16    |    \DataEncoders[2].DataSerializer  |OutputSERDES_4             |     3|
|17    |    LockLostReset                    |ResetBridge                |     2|
|18    |      SyncAsyncx                     |SyncAsync                  |     2|
|19    |  vga_ctrl_0                         |vga_ctrl_1920_1080         |    90|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 777.324 ; gain = 174.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 777.324 ; gain = 513.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 777.324 ; gain = 519.316
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'O:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.runs/synth_1/image_dvi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_dvi_top_utilization_synth.rpt -pb image_dvi_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 777.324 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 17:43:28 2019...
