# RISCV-CPU
## 目标
Based on the RV32I ISA, aiming to implement the complete functions of the CPU without considering timing and latency.

## 
![](https://github.com/polarlinda6/RISCV-CPU/blob/9b0bca2bcb6889dc2e04dfd790331bd6f71071f5/doc/image/RV32I%20Base%20%20Instruction%20Set.png)
