// Seed: 4241003819
module module_0 (
    input wire id_0,
    input wire id_1
);
  assign id_3 = id_3 | 1'd0;
  tri1 id_4 = 1;
  reg  id_5;
  wire id_6;
  final begin : LABEL_0
    if (1 / id_4) id_5 <= 1;
    else id_4 = 1;
  end
  wire id_7, id_8;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    output wire id_8,
    input supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12
);
  module_0 modCall_1 (
      id_11,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
