# uart-transmitter-verilog
UART Transmitter implemented in SystemVerilog and simulated using EDA Playground. The design uses a finite state machine (FSM) to transmit 8-bit serial data with accurate baud rate control. Includes a working testbench for verification.
