#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 14 17:00:31 2025
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/simulation/PLL_tb.v" has been added to project successfully. 
File "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/simulation/pll_test.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Open IP Compiler ...
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Regenerate IP 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.idf' ...
IP Generator (Version 2022.2-SP6.4 build 146967)
Check out license ...
License checkout: fabric_ipc from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling architecture definition.
Compiling verification operator library.
Start generating at 2025-11-14 17:02
Instance: PLL (E:\User\Files\project_self\OPHW_25H\OPHW_25H_TEST\1_Demo\Basic\03_pll_test\project\ipcore\PLL\PLL.idf)
IP: Pango PLL (1.5)
Part: Logos2-PG2L25H-MBG325--6
Create directory 'rtl' ...
Copy 'ipm2l_pll_wrapper_v1_1.v.xml' ...
Compile file 'ipm2l_pll_wrapper_v1_1.v.xml' to 'PLL.v' ...
Found top module 'PLL' in file 'PLL.v'.
Copy 'ipm2l_pll_wrapper_v1_1_tb.v.xml' ...
Compile file 'ipm2l_pll_wrapper_v1_1_tb.v.xml' to 'PLL_tb.v' ...
Create template file 'PLL_tmpl.v' ...
Create template file 'PLL_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
I: Flow-6003: IP "PLL.idf" regenerate successfully. 
C: Flow-2008: IP file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.idf". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v". 
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Fri Nov 14 17:04:39 2025
Compiling architecture definition.
Analyzing project file 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/03_pll_test.pds'.
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v(line number: 1)] Analyzing module pll_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project} E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.v successfully.
I: Module "pll_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.214s wall, 0.031s user + 0.000s system = 0.031s CPU (2.6%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v(line number: 1)] Elaborating module pll_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/design/pll_test.v(line number: 10)] Elaborating instance PLL_U0
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.v(line number: 306)] Elaborating instance u_gpll
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 14 17:04:41 2025
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.
Customize IP 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.idf' ...
IP Compiler exited.
Parse module hierarchy of project 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/03_pll_test/project/ipcore/PLL/PLL.idf' ...
IP Compiler exited.
