<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer25K_brushless\sample\120degree\impl\gwsynthesis\tangnano25k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer25K_brushless\sample\120degree\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May 11 01:12:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>320</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>317</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>n578_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n578_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>230.017(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>131.341(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n578_15!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n578_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n578_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.381</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n578_15:[F]</td>
<td>5.000</td>
<td>-0.336</td>
<td>3.856</td>
</tr>
<tr>
<td>2</td>
<td>1.654</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n578_15:[F]</td>
<td>5.000</td>
<td>-0.336</td>
<td>3.584</td>
</tr>
<tr>
<td>3</td>
<td>1.685</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n578_15:[F]</td>
<td>5.000</td>
<td>-0.336</td>
<td>3.553</td>
</tr>
<tr>
<td>4</td>
<td>2.386</td>
<td>oldHS_2_s0/Q</td>
<td>oldHS_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.303</td>
</tr>
<tr>
<td>5</td>
<td>2.583</td>
<td>oldHS_2_s0/Q</td>
<td>oldHS_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>7.130</td>
</tr>
<tr>
<td>6</td>
<td>3.046</td>
<td>rotateState_2_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n578_15:[F]</td>
<td>5.000</td>
<td>-0.306</td>
<td>2.161</td>
</tr>
<tr>
<td>7</td>
<td>3.046</td>
<td>rotateState_2_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n578_15:[F]</td>
<td>5.000</td>
<td>-0.306</td>
<td>2.161</td>
</tr>
<tr>
<td>8</td>
<td>3.046</td>
<td>rotateState_2_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n578_15:[F]</td>
<td>5.000</td>
<td>-0.306</td>
<td>2.161</td>
</tr>
<tr>
<td>9</td>
<td>3.087</td>
<td>oldHS_2_s0/Q</td>
<td>oldHS_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.043</td>
<td>6.559</td>
</tr>
<tr>
<td>10</td>
<td>4.019</td>
<td>processCounter_0_s0/Q</td>
<td>CS_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>5.911</td>
</tr>
<tr>
<td>11</td>
<td>4.081</td>
<td>processCounter_0_s0/Q</td>
<td>tacSWpushed_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>5.646</td>
</tr>
<tr>
<td>12</td>
<td>4.142</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_1_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.092</td>
<td>5.358</td>
</tr>
<tr>
<td>13</td>
<td>4.142</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_2_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.092</td>
<td>5.358</td>
</tr>
<tr>
<td>14</td>
<td>4.142</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_3_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.092</td>
<td>5.358</td>
</tr>
<tr>
<td>15</td>
<td>4.142</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_4_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.092</td>
<td>5.358</td>
</tr>
<tr>
<td>16</td>
<td>4.142</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_5_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.092</td>
<td>5.358</td>
</tr>
<tr>
<td>17</td>
<td>4.142</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_6_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.092</td>
<td>5.358</td>
</tr>
<tr>
<td>18</td>
<td>4.239</td>
<td>processCounter_0_s0/Q</td>
<td>CS_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>5.383</td>
</tr>
<tr>
<td>19</td>
<td>4.269</td>
<td>dutyPara_0_s0/Q</td>
<td>dutyCounter_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.111</td>
<td>5.274</td>
</tr>
<tr>
<td>20</td>
<td>4.388</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_7_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.121</td>
<td>5.084</td>
</tr>
<tr>
<td>21</td>
<td>4.388</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_8_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.121</td>
<td>5.084</td>
</tr>
<tr>
<td>22</td>
<td>4.388</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_9_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.121</td>
<td>5.084</td>
</tr>
<tr>
<td>23</td>
<td>4.388</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_10_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.121</td>
<td>5.084</td>
</tr>
<tr>
<td>24</td>
<td>4.388</td>
<td>dutyPara_0_s0/Q</td>
<td>counterB_11_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.121</td>
<td>5.084</td>
</tr>
<tr>
<td>25</td>
<td>4.465</td>
<td>processCounter_0_s0/Q</td>
<td>DIN_s2/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>5.209</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>dutyCounter_0_s0/Q</td>
<td>dutyCounter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>dutyPara_2_s0/Q</td>
<td>dutyPara_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.377</td>
<td>rotateState_0_s1/Q</td>
<td>rotateState_0_s1/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>5</td>
<td>0.440</td>
<td>processCounter_0_s0/Q</td>
<td>processCounter_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>6</td>
<td>0.440</td>
<td>forcedRotationCounter_0_s2/Q</td>
<td>forcedRotationCounter_0_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>7</td>
<td>0.488</td>
<td>counter_11_s0/Q</td>
<td>controlCLK_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.494</td>
</tr>
<tr>
<td>8</td>
<td>0.501</td>
<td>counterB_0_s0/Q</td>
<td>counterB_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.502</td>
</tr>
<tr>
<td>9</td>
<td>0.523</td>
<td>dutyPara_1_s0/Q</td>
<td>dutyPara_1_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.532</td>
<td>counterB_3_s0/Q</td>
<td>counterB_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>11</td>
<td>0.532</td>
<td>counterB_7_s0/Q</td>
<td>counterB_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>12</td>
<td>0.532</td>
<td>counterB_9_s0/Q</td>
<td>counterB_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>13</td>
<td>0.532</td>
<td>dutyCounter_5_s0/Q</td>
<td>dutyCounter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>14</td>
<td>0.532</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>15</td>
<td>0.532</td>
<td>counter_7_s0/Q</td>
<td>counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>16</td>
<td>0.532</td>
<td>counter_9_s0/Q</td>
<td>counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>17</td>
<td>0.533</td>
<td>HSCounter_3_s0/Q</td>
<td>HSCounter_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>18</td>
<td>0.533</td>
<td>forcedRotationCounter_3_s0/Q</td>
<td>forcedRotationCounter_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>19</td>
<td>0.533</td>
<td>HSCounter_7_s0/Q</td>
<td>HSCounter_7_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>20</td>
<td>0.533</td>
<td>HSCounter_9_s0/Q</td>
<td>HSCounter_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>21</td>
<td>0.533</td>
<td>processCounter_7_s0/Q</td>
<td>processCounter_7_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>22</td>
<td>0.533</td>
<td>processCounter_9_s0/Q</td>
<td>processCounter_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>23</td>
<td>0.533</td>
<td>forcedRotationCounter_7_s0/Q</td>
<td>forcedRotationCounter_7_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>24</td>
<td>0.533</td>
<td>forcedRotationCounter_9_s0/Q</td>
<td>forcedRotationCounter_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.509</td>
</tr>
<tr>
<td>25</td>
<td>0.536</td>
<td>processCounter_3_s0/Q</td>
<td>processCounter_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.512</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.945</td>
<td>4.195</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>tacSWpushed_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.945</td>
<td>4.195</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.946</td>
<td>4.196</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.946</td>
<td>4.196</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>accel_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.946</td>
<td>4.196</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.946</td>
<td>4.196</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>accel_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.946</td>
<td>4.196</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>accel_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.947</td>
<td>4.197</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.947</td>
<td>4.197</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.950</td>
<td>4.200</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n578_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.752</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>n567_s7/I0</td>
</tr>
<tr>
<td>3.250</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" background: #97FFFF;">n567_s7/F</td>
</tr>
<tr>
<td>5.521</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n578_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R17C46[3][B]</td>
<td>n578_s8/F</td>
</tr>
<tr>
<td>7.001</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>6.966</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>6.903</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 12.901%; route: 2.976, 77.180%; tC2Q: 0.382, 9.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n578_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.752</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][B]</td>
<td>n565_s8/I1</td>
</tr>
<tr>
<td>3.250</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[3][B]</td>
<td style=" background: #97FFFF;">n565_s8/F</td>
</tr>
<tr>
<td>5.249</td>
<td>1.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n578_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R17C46[3][B]</td>
<td>n578_s8/F</td>
</tr>
<tr>
<td>7.001</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>6.966</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>6.903</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 13.882%; route: 2.704, 75.445%; tC2Q: 0.382, 10.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n578_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.752</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>n569_s7/I1</td>
</tr>
<tr>
<td>3.279</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" background: #97FFFF;">n569_s7/F</td>
</tr>
<tr>
<td>5.218</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n578_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R17C46[3][B]</td>
<td>n578_s8/F</td>
</tr>
<tr>
<td>7.001</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>6.966</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>6.903</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 14.814%; route: 2.644, 74.419%; tC2Q: 0.382, 10.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.001, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>1.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/Q</td>
</tr>
<tr>
<td>4.841</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C43[1][A]</td>
<td>n108_s0/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">n108_s0/COUT</td>
</tr>
<tr>
<td>5.651</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n886_s0/I1</td>
</tr>
<tr>
<td>6.172</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n886_s0/F</td>
</tr>
<tr>
<td>8.983</td>
<td>2.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.680</td>
<td>1.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>11.369</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.077, 14.755%; route: 5.858, 80.212%; tC2Q: 0.368, 5.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.680, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>1.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/Q</td>
</tr>
<tr>
<td>4.841</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C43[1][A]</td>
<td>n108_s0/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">n108_s0/COUT</td>
</tr>
<tr>
<td>5.651</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n886_s0/I1</td>
</tr>
<tr>
<td>6.172</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n886_s0/F</td>
</tr>
<tr>
<td>8.810</td>
<td>2.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.704</td>
<td>1.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>11.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.077, 15.112%; route: 5.685, 79.734%; tC2Q: 0.368, 5.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.704, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n578_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>n566_s24/I0</td>
</tr>
<tr>
<td>3.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td style=" background: #97FFFF;">n566_s24/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n578_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R17C46[3][B]</td>
<td>n578_s8/F</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>6.936</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>6.872</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[1][A]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 23.887%; route: 1.263, 58.415%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n578_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>n570_s23/I0</td>
</tr>
<tr>
<td>3.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td style=" background: #97FFFF;">n570_s23/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n578_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R17C46[3][B]</td>
<td>n578_s8/F</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>6.936</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LT_s0</td>
</tr>
<tr>
<td>6.872</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[0][B]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 23.887%; route: 1.263, 58.415%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n578_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R17C47[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>n568_s23/I2</td>
</tr>
<tr>
<td>3.826</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td style=" background: #97FFFF;">n568_s23/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n578_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R17C46[3][B]</td>
<td>n578_s8/F</td>
</tr>
<tr>
<td>6.971</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>6.936</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LS_s0</td>
</tr>
<tr>
<td>6.872</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C50[0][A]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 23.887%; route: 1.263, 58.415%; tC2Q: 0.382, 17.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.971, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>1.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>2.048</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/Q</td>
</tr>
<tr>
<td>4.841</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C43[1][A]</td>
<td>n108_s0/I0</td>
</tr>
<tr>
<td>5.398</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">n108_s0/COUT</td>
</tr>
<tr>
<td>5.651</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>n886_s0/I1</td>
</tr>
<tr>
<td>6.172</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">n886_s0/F</td>
</tr>
<tr>
<td>8.239</td>
<td>2.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.637</td>
<td>1.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>11.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.680, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.077, 16.428%; route: 5.114, 77.968%; tC2Q: 0.368, 5.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.637, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.596</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.565</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>n1119_s1/I0</td>
</tr>
<tr>
<td>4.062</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">n1119_s1/F</td>
</tr>
<tr>
<td>4.068</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>n1119_s0/I2</td>
</tr>
<tr>
<td>4.483</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">n1119_s0/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][B]</td>
<td>n473_s2/I0</td>
</tr>
<tr>
<td>5.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C43[2][B]</td>
<td style=" background: #97FFFF;">n473_s2/F</td>
</tr>
<tr>
<td>7.576</td>
<td>2.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.659</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>11.596</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 24.339%; route: 4.090, 69.190%; tC2Q: 0.382, 6.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.659, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tacSWpushed_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.787</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>n152_s1/I0</td>
</tr>
<tr>
<td>3.249</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C43[1][A]</td>
<td style=" background: #97FFFF;">n152_s1/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][B]</td>
<td>n152_s0/I2</td>
</tr>
<tr>
<td>3.521</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C43[2][B]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>3.681</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>4.179</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>7.311</td>
<td>3.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">tacSWpushed_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.704</td>
<td>1.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>tacSWpushed_1_s0/CLK</td>
</tr>
<tr>
<td>11.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>tacSWpushed_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.221, 21.629%; route: 4.043, 71.596%; tC2Q: 0.382, 6.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.704, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">counterB_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.599</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>counterB_1_s0/CLK</td>
</tr>
<tr>
<td>11.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_1_s0</td>
</tr>
<tr>
<td>11.192</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>counterB_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.048%; route: 3.419, 63.812%; tC2Q: 0.382, 7.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.673%; route: 0.917, 57.327%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" font-weight:bold;">counterB_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.599</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td>counterB_2_s0/CLK</td>
</tr>
<tr>
<td>11.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_2_s0</td>
</tr>
<tr>
<td>11.192</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[0][B]</td>
<td>counterB_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.048%; route: 3.419, 63.812%; tC2Q: 0.382, 7.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.673%; route: 0.917, 57.327%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">counterB_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.599</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>counterB_3_s0/CLK</td>
</tr>
<tr>
<td>11.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_3_s0</td>
</tr>
<tr>
<td>11.192</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>counterB_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.048%; route: 3.419, 63.812%; tC2Q: 0.382, 7.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.673%; route: 0.917, 57.327%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" font-weight:bold;">counterB_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.599</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>counterB_4_s0/CLK</td>
</tr>
<tr>
<td>11.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_4_s0</td>
</tr>
<tr>
<td>11.192</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[1][B]</td>
<td>counterB_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.048%; route: 3.419, 63.812%; tC2Q: 0.382, 7.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.673%; route: 0.917, 57.327%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" font-weight:bold;">counterB_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.599</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td>counterB_5_s0/CLK</td>
</tr>
<tr>
<td>11.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_5_s0</td>
</tr>
<tr>
<td>11.192</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[2][A]</td>
<td>counterB_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.048%; route: 3.419, 63.812%; tC2Q: 0.382, 7.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.673%; route: 0.917, 57.327%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>7.049</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" font-weight:bold;">counterB_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.599</td>
<td>0.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>counterB_6_s0/CLK</td>
</tr>
<tr>
<td>11.564</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_6_s0</td>
</tr>
<tr>
<td>11.192</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C46[2][B]</td>
<td>counterB_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.048%; route: 3.419, 63.812%; tC2Q: 0.382, 7.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.673%; route: 0.917, 57.327%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.565</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][A]</td>
<td>n1119_s1/I0</td>
</tr>
<tr>
<td>4.062</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[3][A]</td>
<td style=" background: #97FFFF;">n1119_s1/F</td>
</tr>
<tr>
<td>4.068</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[3][B]</td>
<td>n1119_s0/I2</td>
</tr>
<tr>
<td>4.483</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[3][B]</td>
<td style=" background: #97FFFF;">n1119_s0/F</td>
</tr>
<tr>
<td>7.048</td>
<td>2.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.659</td>
<td>1.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>11.287</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.913, 16.953%; route: 4.088, 75.941%; tC2Q: 0.382, 7.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.659, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>6.966</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>dutyCounter_0_s0/CLK</td>
</tr>
<tr>
<td>11.546</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyCounter_0_s0</td>
</tr>
<tr>
<td>11.234</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>dutyCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.111</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 29.509%; route: 3.335, 63.238%; tC2Q: 0.382, 7.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" font-weight:bold;">counterB_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.571</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>counterB_7_s0/CLK</td>
</tr>
<tr>
<td>11.536</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_7_s0</td>
</tr>
<tr>
<td>11.164</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>counterB_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 30.612%; route: 3.145, 61.864%; tC2Q: 0.382, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" font-weight:bold;">counterB_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.571</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td>counterB_8_s0/CLK</td>
</tr>
<tr>
<td>11.536</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_8_s0</td>
</tr>
<tr>
<td>11.164</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[0][B]</td>
<td>counterB_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 30.612%; route: 3.145, 61.864%; tC2Q: 0.382, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">counterB_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.571</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>counterB_9_s0/CLK</td>
</tr>
<tr>
<td>11.536</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_9_s0</td>
</tr>
<tr>
<td>11.164</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>counterB_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 30.612%; route: 3.145, 61.864%; tC2Q: 0.382, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" font-weight:bold;">counterB_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.571</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>counterB_10_s0/CLK</td>
</tr>
<tr>
<td>11.536</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_10_s0</td>
</tr>
<tr>
<td>11.164</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[1][B]</td>
<td>counterB_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 30.612%; route: 3.145, 61.864%; tC2Q: 0.382, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.692</td>
<td>1.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>2.074</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>3.382</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td>n694_s10/I1</td>
</tr>
<tr>
<td>3.843</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">n694_s10/F</td>
</tr>
<tr>
<td>4.347</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td>n694_s5/I3</td>
</tr>
<tr>
<td>4.762</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s5/F</td>
</tr>
<tr>
<td>4.919</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>n694_s2/I0</td>
</tr>
<tr>
<td>5.184</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">n694_s2/F</td>
</tr>
<tr>
<td>5.878</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][B]</td>
<td>n694_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R21C48[3][B]</td>
<td style=" background: #97FFFF;">n694_s0/F</td>
</tr>
<tr>
<td>6.776</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" font-weight:bold;">counterB_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.571</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>counterB_11_s0/CLK</td>
</tr>
<tr>
<td>11.536</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counterB_11_s0</td>
</tr>
<tr>
<td>11.164</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>counterB_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.692, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.556, 30.612%; route: 3.145, 61.864%; tC2Q: 0.382, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.665</td>
<td>1.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.047</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>3.372</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[3][A]</td>
<td>DIN_s7/I0</td>
</tr>
<tr>
<td>3.894</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C44[3][A]</td>
<td style=" background: #97FFFF;">DIN_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td>DIN_s6/I1</td>
</tr>
<tr>
<td>4.311</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C44[3][B]</td>
<td style=" background: #97FFFF;">DIN_s6/F</td>
</tr>
<tr>
<td>6.874</td>
<td>2.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.650</td>
<td>1.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.339</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.665, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 17.975%; route: 3.890, 74.682%; tC2Q: 0.382, 7.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.650, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>dutyCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_0_s0/Q</td>
</tr>
<tr>
<td>1.253</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>n703_s2/I0</td>
</tr>
<tr>
<td>1.445</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">n703_s2/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>dutyCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>dutyCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.038</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>1.222</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>n630_s2/I0</td>
</tr>
<tr>
<td>1.413</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" background: #97FFFF;">n630_s2/F</td>
</tr>
<tr>
<td>1.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.038</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.057%; route: 0.363, 34.943%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.057%; route: 0.363, 34.943%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>1.052</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>n101_s0/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">n101_s0/F</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>0.870</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>dutyPara_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotateState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.839</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>rotateState_0_s1/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">rotateState_0_s1/Q</td>
</tr>
<tr>
<td>1.027</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>n40_s2/I2</td>
</tr>
<tr>
<td>1.218</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>1.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">rotateState_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.839</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>rotateState_0_s1/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>rotateState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.021</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>n68_s2/I0</td>
</tr>
<tr>
<td>1.286</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td style=" background: #97FFFF;">n68_s2/F</td>
</tr>
<tr>
<td>1.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[2][A]</td>
<td>processCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>1.017</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C50[2][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td>n28_s3/I0</td>
</tr>
<tr>
<td>1.282</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td style=" background: #97FFFF;">n28_s3/F</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C50[2][A]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C50[2][A]</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlCLK_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[2][A]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C45[2][A]</td>
<td style=" font-weight:bold;">counter_11_s0/Q</td>
</tr>
<tr>
<td>1.351</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>n617_s41/I3</td>
</tr>
<tr>
<td>1.542</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" background: #97FFFF;">n617_s41/F</td>
</tr>
<tr>
<td>1.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td style=" font-weight:bold;">controlCLK_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.053</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/CLK</td>
</tr>
<tr>
<td>1.054</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.437%; route: 0.373, 35.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 38.734%; route: 0.123, 24.810%; tC2Q: 0.180, 36.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.169%; route: 0.377, 35.831%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>counterB_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>counterB_0_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C48[2][B]</td>
<td style=" font-weight:bold;">counterB_0_s0/Q</td>
</tr>
<tr>
<td>1.255</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>n716_s2/I0</td>
</tr>
<tr>
<td>1.574</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td style=" background: #97FFFF;">n716_s2/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td style=" font-weight:bold;">counterB_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>counterB_0_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>counterB_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 63.433%; route: 0.008, 1.493%; tC2Q: 0.176, 35.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">dutyPara_1_s0/Q</td>
</tr>
<tr>
<td>1.135</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>n102_s0/I2</td>
</tr>
<tr>
<td>1.392</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td style=" background: #97FFFF;">n102_s0/F</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">dutyPara_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
<tr>
<td>0.870</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>dutyPara_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 49.165%; route: 0.090, 17.184%; tC2Q: 0.176, 33.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>counterB_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>counterB_3_s0/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">counterB_3_s0/Q</td>
</tr>
<tr>
<td>1.263</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>n713_s/I1</td>
</tr>
<tr>
<td>1.588</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">n713_s/SUM</td>
</tr>
<tr>
<td>1.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" font-weight:bold;">counterB_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>counterB_3_s0/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[1][A]</td>
<td>counterB_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.608%; route: 0.403, 37.392%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.608%; route: 0.403, 37.392%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>counterB_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>counterB_7_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td style=" font-weight:bold;">counterB_7_s0/Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>n709_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">n709_s/SUM</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" font-weight:bold;">counterB_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>counterB_7_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>counterB_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>counterB_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counterB_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>counterB_9_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">counterB_9_s0/Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>n707_s/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">n707_s/SUM</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" font-weight:bold;">counterB_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>counterB_9_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C47[1][A]</td>
<td>counterB_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.453%; route: 0.389, 36.547%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>dutyCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_5_s0/Q</td>
</tr>
<tr>
<td>1.255</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C48[0][A]</td>
<td>n698_s/I1</td>
</tr>
<tr>
<td>1.580</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td style=" background: #97FFFF;">n698_s/SUM</td>
</tr>
<tr>
<td>1.580</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">dutyCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>dutyCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>dutyCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C44[1][A]</td>
<td>n627_s/I1</td>
</tr>
<tr>
<td>1.552</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">n627_s/SUM</td>
</tr>
<tr>
<td>1.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.020</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.746%; route: 0.368, 35.254%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.746%; route: 0.368, 35.254%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">counter_7_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C45[0][A]</td>
<td>n623_s/I1</td>
</tr>
<tr>
<td>1.557</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" background: #97FFFF;">n623_s/SUM</td>
</tr>
<tr>
<td>1.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.025</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.437%; route: 0.373, 35.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.437%; route: 0.373, 35.563%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.225</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C45[1][A]</td>
<td>n621_s/I1</td>
</tr>
<tr>
<td>1.557</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" background: #97FFFF;">n621_s/SUM</td>
</tr>
<tr>
<td>1.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.025</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[1][A]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.437%; route: 0.373, 35.563%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.437%; route: 0.373, 35.563%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.017</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">HSCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C46[1][A]</td>
<td>n117_s/I1</td>
</tr>
<tr>
<td>1.350</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" background: #97FFFF;">n117_s/SUM</td>
</tr>
<tr>
<td>1.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td style=" font-weight:bold;">HSCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C46[1][A]</td>
<td>HSCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>forcedRotationCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.017</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.025</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C48[1][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>1.350</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>1.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>forcedRotationCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C48[1][A]</td>
<td>forcedRotationCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">From</td>
<td>HSCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>HSCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.022</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">HSCounter_7_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[0][A]</td>
<td>n113_s/I1</td>
</tr>
<tr>
<td>1.355</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" background: #97FFFF;">n113_s/SUM</td>
</tr>
<tr>
<td>1.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">HSCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>HSCounter_7_s0/CLK</td>
</tr>
<tr>
<td>0.822</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>HSCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">From</td>
<td>HSCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HSCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>HSCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.022</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">HSCounter_9_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C47[1][A]</td>
<td>n111_s/I1</td>
</tr>
<tr>
<td>1.355</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">n111_s/SUM</td>
</tr>
<tr>
<td>1.355</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">HSCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.846</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>HSCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.822</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>HSCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>n61_s/I1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">n61_s/SUM</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.840</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>n59_s/I1</td>
</tr>
<tr>
<td>1.372</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">n59_s/SUM</td>
</tr>
<tr>
<td>1.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.840</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.836</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>forcedRotationCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.012</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_7_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C49[0][A]</td>
<td>n21_s/I1</td>
</tr>
<tr>
<td>1.345</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">n21_s/SUM</td>
</tr>
<tr>
<td>1.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.836</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>forcedRotationCounter_7_s0/CLK</td>
</tr>
<tr>
<td>0.812</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.836</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>forcedRotationCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.012</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_9_s0/Q</td>
</tr>
<tr>
<td>1.020</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C49[1][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>1.345</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>1.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.836</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>forcedRotationCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.812</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.882%; route: 0.008, 1.474%; tC2Q: 0.176, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.056</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][A]</td>
<td>n65_s/I1</td>
</tr>
<tr>
<td>1.381</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>1.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">processCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R16C46[0][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 63.415%; route: 0.011, 2.195%; tC2Q: 0.176, 34.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.868, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tacSWpushed_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.681</td>
<td>tNET</td>
<td>FF</td>
<td>tacSWpushed_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>tacSWpushed_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.681</td>
<td>1.681</td>
<td>tNET</td>
<td>FF</td>
<td>oldHS_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.876</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>oldHS_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.678</td>
<td>1.678</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>0.873</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accel_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>accel_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>accel_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accel_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>accel_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>accel_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accel_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.675</td>
<td>tNET</td>
<td>FF</td>
<td>accel_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>accel_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.947</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.672</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.947</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.197</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>recieveADC_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.672</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.869</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.950</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.668</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.868</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>64</td>
<td>AD_CLK_d</td>
<td>1.381</td>
<td>1.814</td>
</tr>
<tr>
<td>32</td>
<td>clk_d</td>
<td>5.652</td>
<td>0.917</td>
</tr>
<tr>
<td>19</td>
<td>n694_3</td>
<td>4.142</td>
<td>0.756</td>
</tr>
<tr>
<td>16</td>
<td>n69_4</td>
<td>2.957</td>
<td>3.133</td>
</tr>
<tr>
<td>15</td>
<td>isRotate</td>
<td>7.791</td>
<td>0.719</td>
</tr>
<tr>
<td>14</td>
<td>processCounter[0]</td>
<td>2.957</td>
<td>1.596</td>
</tr>
<tr>
<td>14</td>
<td>processCounter[2]</td>
<td>3.451</td>
<td>0.649</td>
</tr>
<tr>
<td>13</td>
<td>processCounter[1]</td>
<td>3.707</td>
<td>0.966</td>
</tr>
<tr>
<td>12</td>
<td>n616_8</td>
<td>7.136</td>
<td>0.677</td>
</tr>
<tr>
<td>11</td>
<td>dutyPara[0]</td>
<td>4.142</td>
<td>1.308</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C43</td>
<td>36.11%</td>
</tr>
<tr>
<td>R21C44</td>
<td>30.56%</td>
</tr>
<tr>
<td>R18C47</td>
<td>22.22%</td>
</tr>
<tr>
<td>R18C46</td>
<td>22.22%</td>
</tr>
<tr>
<td>R21C47</td>
<td>22.22%</td>
</tr>
<tr>
<td>R20C44</td>
<td>20.83%</td>
</tr>
<tr>
<td>R22C43</td>
<td>20.83%</td>
</tr>
<tr>
<td>R22C44</td>
<td>20.83%</td>
</tr>
<tr>
<td>R22C47</td>
<td>20.83%</td>
</tr>
<tr>
<td>R22C46</td>
<td>20.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
