ARM GAS  /tmp/ccmp2DrE.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCCEx_PeriphCLKConfig
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB34:
  27              		.file 1 "Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c"
   1:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @file    stm32l0xx_hal_rcc_ex.c
   4:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  10:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright(c) 2016 STMicroelectronics.
  15:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  19:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #include "stm32l0xx_hal.h"
  27:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @addtogroup STM32L0xx_HAL_Driver
  29:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccmp2DrE.s 			page 2


  32:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  33:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  34:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  35:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver
  36:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  37:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  38:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  41:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  43:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  44:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
  45:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** extern const uint8_t PLLMulTable[];
  46:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
  47:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  48:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  49:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  50:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  51:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  52:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  53:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  54:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  55:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  56:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
  57:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  58:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  59:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  61:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  62:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  63:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  64:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  65:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  66:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  67:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  68:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  69:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
  70:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
  71:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  72:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  73:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
  74:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  75:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  76:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     frequencies.
  77:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
  78:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  79:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  80:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  81:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  82:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  83:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
  84:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @{
  85:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  86:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
  87:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
  88:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
ARM GAS  /tmp/ccmp2DrE.s 			page 3


  89:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  90:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  91:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(USART1,USART
  92:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
  93:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval HAL status
  94:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfi
  95:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         to possibly update HSE divider.
  96:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
  97:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
  98:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
  28              		.loc 1 98 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 98 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 0400     		movs	r4, r0
  99:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  41              		.loc 1 99 3 is_stmt 1 view .LVU2
 100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg;
  42              		.loc 1 100 3 view .LVU3
 101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  43              		.loc 1 103 3 view .LVU4
 104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  44              		.loc 1 106 3 view .LVU5
  45              		.loc 1 106 6 is_stmt 0 view .LVU6
  46 0004 0368     		ldr	r3, [r0]
  47 0006 9B06     		lsls	r3, r3, #26
  48 0008 52D5     		bpl	.L2
  49              	.LBB2:
 107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      )
 111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  50              		.loc 1 113 5 is_stmt 1 view .LVU7
 114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  51              		.loc 1 115 7 view .LVU8
 116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
ARM GAS  /tmp/ccmp2DrE.s 			page 4


 122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  52              		.loc 1 125 5 view .LVU9
  53              	.LVL1:
 126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
 128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        power domain is done. */
 129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
  54              		.loc 1 130 5 view .LVU10
  55              		.loc 1 130 8 is_stmt 0 view .LVU11
  56 000a 684B     		ldr	r3, .L28
  57 000c 9B6B     		ldr	r3, [r3, #56]
  58              		.loc 1 130 7 view .LVU12
  59 000e DB00     		lsls	r3, r3, #3
  60 0010 00D5     		bpl	.LCB34
  61 0012 8BE0     		b	.L18	@long jump
  62              	.LCB34:
 131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  63              		.loc 1 132 7 is_stmt 1 view .LVU13
  64 0014 654A     		ldr	r2, .L28
  65 0016 916B     		ldr	r1, [r2, #56]
  66 0018 8023     		movs	r3, #128
  67 001a 5B05     		lsls	r3, r3, #21
  68 001c 0B43     		orrs	r3, r1
  69 001e 9363     		str	r3, [r2, #56]
 133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  70              		.loc 1 133 7 view .LVU14
  71              	.LVL2:
  72              		.loc 1 133 21 is_stmt 0 view .LVU15
  73 0020 0125     		movs	r5, #1
  74              	.LVL3:
  75              	.L3:
 134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  76              		.loc 1 136 5 is_stmt 1 view .LVU16
  77              		.loc 1 136 8 is_stmt 0 view .LVU17
  78 0022 634B     		ldr	r3, .L28+4
  79 0024 1B68     		ldr	r3, [r3]
  80              		.loc 1 136 7 view .LVU18
  81 0026 DB05     		lsls	r3, r3, #23
  82 0028 00D4     		bmi	.LCB55
  83 002a 81E0     		b	.L23	@long jump
  84              	.LCB55:
  85              	.LVL4:
  86              	.L4:
 137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccmp2DrE.s 			page 5


 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
 154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CR & RCC_CR_RTCPRE);
  87              		.loc 1 154 5 is_stmt 1 view .LVU19
  88              		.loc 1 154 20 is_stmt 0 view .LVU20
  89 002c 5F4B     		ldr	r3, .L28
  90 002e 1968     		ldr	r1, [r3]
  91              		.loc 1 154 14 view .LVU21
  92 0030 C023     		movs	r3, #192
  93 0032 9B03     		lsls	r3, r3, #14
  94 0034 1940     		ands	r1, r3
  95              	.LVL5:
 155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
  96              		.loc 1 155 5 is_stmt 1 view .LVU22
  97              		.loc 1 155 36 is_stmt 0 view .LVU23
  98 0036 6268     		ldr	r2, [r4, #4]
  99              		.loc 1 155 56 view .LVU24
 100 0038 1340     		ands	r3, r2
 101              		.loc 1 155 8 view .LVU25
 102 003a 8B42     		cmp	r3, r1
 103 003c 06D0     		beq	.L8
 156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (LCD)
 157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        )
 160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     { /* Check HSE State */
 161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 104              		.loc 1 161 7 is_stmt 1 view .LVU26
 105              		.loc 1 161 45 is_stmt 0 view .LVU27
 106 003e C023     		movs	r3, #192
 107 0040 9B02     		lsls	r3, r3, #10
 108 0042 1100     		movs	r1, r2
 109              	.LVL6:
 110              		.loc 1 161 45 view .LVU28
 111 0044 1940     		ands	r1, r3
 112              		.loc 1 161 10 view .LVU29
 113 0046 9942     		cmp	r1, r3
 114 0048 00D1     		bne	.LCB77
 115 004a 86E0     		b	.L24	@long jump
 116              	.LCB77:
 117              	.L8:
 162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* To update HSE divider, first switch-OFF HSE clock oscillator*/
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           return HAL_ERROR;
 167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccmp2DrE.s 			page 6


 170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 118              		.loc 1 172 5 is_stmt 1 view .LVU30
 119              		.loc 1 172 20 is_stmt 0 view .LVU31
 120 004c 574B     		ldr	r3, .L28
 121 004e 196D     		ldr	r1, [r3, #80]
 122              		.loc 1 172 14 view .LVU32
 123 0050 C023     		movs	r3, #192
 124 0052 9B02     		lsls	r3, r3, #10
 125 0054 0800     		movs	r0, r1
 126 0056 1840     		ands	r0, r3
 127              	.LVL7:
 173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCS
 128              		.loc 1 174 5 is_stmt 1 view .LVU33
 129              		.loc 1 174 7 is_stmt 0 view .LVU34
 130 0058 1942     		tst	r1, r3
 131 005a 16D0     		beq	.L9
 132              		.loc 1 174 86 discriminator 1 view .LVU35
 133 005c 1A40     		ands	r2, r3
 134              		.loc 1 174 34 discriminator 1 view .LVU36
 135 005e 8242     		cmp	r2, r0
 136 0060 13D0     		beq	.L9
 175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 137              		.loc 1 175 7 view .LVU37
 138 0062 2368     		ldr	r3, [r4]
 139 0064 9B06     		lsls	r3, r3, #26
 140 0066 10D5     		bpl	.L9
 176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****      ))
 181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Store the content of CSR register before the reset of Backup Domain */
 183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 141              		.loc 1 183 7 is_stmt 1 view .LVU38
 142              		.loc 1 183 22 is_stmt 0 view .LVU39
 143 0068 504B     		ldr	r3, .L28
 144 006a 186D     		ldr	r0, [r3, #80]
 145              	.LVL8:
 146              		.loc 1 183 16 view .LVU40
 147 006c 514A     		ldr	r2, .L28+8
 148 006e 0240     		ands	r2, r0
 149              	.LVL9:
 184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 150              		.loc 1 186 7 is_stmt 1 view .LVU41
 151 0070 1E6D     		ldr	r6, [r3, #80]
 152 0072 8021     		movs	r1, #128
 153 0074 0903     		lsls	r1, r1, #12
 154 0076 3143     		orrs	r1, r6
 155 0078 1965     		str	r1, [r3, #80]
 187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 156              		.loc 1 187 7 view .LVU42
ARM GAS  /tmp/ccmp2DrE.s 			page 7


 157 007a 196D     		ldr	r1, [r3, #80]
 158 007c 4E4E     		ldr	r6, .L28+12
 159 007e 3140     		ands	r1, r6
 160 0080 1965     		str	r1, [r3, #80]
 188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Restore the Content of CSR register */
 190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       RCC->CSR = temp_reg;
 161              		.loc 1 190 7 view .LVU43
 162              		.loc 1 190 16 is_stmt 0 view .LVU44
 163 0082 1A65     		str	r2, [r3, #80]
 191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 192:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****        /* Wait for LSERDY if LSE was enabled */
 193:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 164              		.loc 1 193 7 is_stmt 1 view .LVU45
 165              		.loc 1 193 10 is_stmt 0 view .LVU46
 166 0084 C305     		lsls	r3, r0, #23
 167 0086 00D5     		bpl	.LCB123
 168 0088 6EE0     		b	.L25	@long jump
 169              	.LCB123:
 170              	.LVL10:
 171              	.L9:
 194:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 195:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Get Start Tick */
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 197:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 198:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 200:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 202:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 204:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 205:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 206:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 207:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 172              		.loc 1 208 5 is_stmt 1 view .LVU47
 173              		.loc 1 208 5 view .LVU48
 174              		.loc 1 208 5 view .LVU49
 175 008a 6368     		ldr	r3, [r4, #4]
 176 008c C022     		movs	r2, #192
 177 008e 9202     		lsls	r2, r2, #10
 178 0090 1900     		movs	r1, r3
 179 0092 1140     		ands	r1, r2
 180 0094 9142     		cmp	r1, r2
 181 0096 00D1     		bne	.LCB136
 182 0098 76E0     		b	.L26	@long jump
 183              	.LCB136:
 184              	.L12:
 185              		.loc 1 208 5 discriminator 3 view .LVU50
 186              		.loc 1 208 5 discriminator 3 view .LVU51
 187 009a 4449     		ldr	r1, .L28
 188 009c 0B6D     		ldr	r3, [r1, #80]
 189 009e C022     		movs	r2, #192
 190 00a0 9202     		lsls	r2, r2, #10
 191 00a2 6068     		ldr	r0, [r4, #4]
 192 00a4 0240     		ands	r2, r0
ARM GAS  /tmp/ccmp2DrE.s 			page 8


 193 00a6 1343     		orrs	r3, r2
 194 00a8 0B65     		str	r3, [r1, #80]
 195              		.loc 1 208 5 discriminator 3 view .LVU52
 209:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 210:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 211:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 196              		.loc 1 211 5 discriminator 3 view .LVU53
 197              		.loc 1 211 7 is_stmt 0 discriminator 3 view .LVU54
 198 00aa 012D     		cmp	r5, #1
 199 00ac 00D1     		bne	.LCB152
 200 00ae 75E0     		b	.L27	@long jump
 201              	.LCB152:
 202              	.LVL11:
 203              	.L2:
 204              		.loc 1 211 7 discriminator 3 view .LVU55
 205              	.LBE2:
 212:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 214:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 215:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 216:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 217:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_USART1SEL)
 218:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------- USART1 Configuration ------------------------*/
 219:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 206              		.loc 1 219 3 is_stmt 1 view .LVU56
 207              		.loc 1 219 5 is_stmt 0 view .LVU57
 208 00b0 2368     		ldr	r3, [r4]
 209 00b2 DB07     		lsls	r3, r3, #31
 210 00b4 06D5     		bpl	.L13
 220:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 221:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 222:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 211              		.loc 1 222 5 is_stmt 1 view .LVU58
 223:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 224:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 225:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 212              		.loc 1 225 5 view .LVU59
 213 00b6 3D4A     		ldr	r2, .L28
 214 00b8 D36C     		ldr	r3, [r2, #76]
 215 00ba 0321     		movs	r1, #3
 216 00bc 8B43     		bics	r3, r1
 217 00be A168     		ldr	r1, [r4, #8]
 218 00c0 0B43     		orrs	r3, r1
 219 00c2 D364     		str	r3, [r2, #76]
 220              	.L13:
 226:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 227:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 228:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 229:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*----------------------------- USART2 Configuration --------------------------*/
 230:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 221              		.loc 1 230 3 view .LVU60
 222              		.loc 1 230 5 is_stmt 0 view .LVU61
 223 00c4 2368     		ldr	r3, [r4]
 224 00c6 9B07     		lsls	r3, r3, #30
 225 00c8 06D5     		bpl	.L14
 231:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 232:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  /tmp/ccmp2DrE.s 			page 9


 233:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 226              		.loc 1 233 5 is_stmt 1 view .LVU62
 234:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 235:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 236:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 227              		.loc 1 236 5 view .LVU63
 228 00ca 384A     		ldr	r2, .L28
 229 00cc D36C     		ldr	r3, [r2, #76]
 230 00ce 0C21     		movs	r1, #12
 231 00d0 8B43     		bics	r3, r1
 232 00d2 E168     		ldr	r1, [r4, #12]
 233 00d4 0B43     		orrs	r3, r1
 234 00d6 D364     		str	r3, [r2, #76]
 235              	.L14:
 237:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 238:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 239:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ LPUART1 Configuration ------------------------*/
 240:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 236              		.loc 1 240 3 view .LVU64
 237              		.loc 1 240 5 is_stmt 0 view .LVU65
 238 00d8 2368     		ldr	r3, [r4]
 239 00da 5B07     		lsls	r3, r3, #29
 240 00dc 06D5     		bpl	.L15
 241:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 242:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 243:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 241              		.loc 1 243 5 is_stmt 1 view .LVU66
 244:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 245:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 246:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 242              		.loc 1 246 5 view .LVU67
 243 00de 334A     		ldr	r2, .L28
 244 00e0 D36C     		ldr	r3, [r2, #76]
 245 00e2 3649     		ldr	r1, .L28+16
 246 00e4 0B40     		ands	r3, r1
 247 00e6 2169     		ldr	r1, [r4, #16]
 248 00e8 0B43     		orrs	r3, r1
 249 00ea D364     		str	r3, [r2, #76]
 250              	.L15:
 247:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 248:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 249:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*------------------------------ I2C1 Configuration ------------------------*/
 250:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 251              		.loc 1 250 3 view .LVU68
 252              		.loc 1 250 5 is_stmt 0 view .LVU69
 253 00ec 2368     		ldr	r3, [r4]
 254 00ee 1B07     		lsls	r3, r3, #28
 255 00f0 06D5     		bpl	.L16
 251:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 252:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 253:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 256              		.loc 1 253 5 is_stmt 1 view .LVU70
 254:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 255:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 256:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 257              		.loc 1 256 5 view .LVU71
 258 00f2 2E4A     		ldr	r2, .L28
ARM GAS  /tmp/ccmp2DrE.s 			page 10


 259 00f4 D36C     		ldr	r3, [r2, #76]
 260 00f6 3249     		ldr	r1, .L28+20
 261 00f8 0B40     		ands	r3, r1
 262 00fa 6169     		ldr	r1, [r4, #20]
 263 00fc 0B43     		orrs	r3, r1
 264 00fe D364     		str	r3, [r2, #76]
 265              	.L16:
 257:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 258:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 259:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (RCC_CCIPR_I2C3SEL)
 260:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /*------------------------------ I2C3 Configuration ------------------------*/
 261:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 262:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 263:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check the parameters */
 264:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 265:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 266:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 267:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 268:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 269:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 270:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 271:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 272:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  /*---------------------------- USB and RNG configuration --------------------*/
 273:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 266              		.loc 1 273 3 view .LVU72
 267              		.loc 1 273 5 is_stmt 0 view .LVU73
 268 0100 2368     		ldr	r3, [r4]
 269 0102 5B06     		lsls	r3, r3, #25
 270 0104 06D5     		bpl	.L17
 274:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 275:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 271              		.loc 1 275 5 is_stmt 1 view .LVU74
 276:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 272              		.loc 1 276 5 view .LVU75
 273 0106 294A     		ldr	r2, .L28
 274 0108 D36C     		ldr	r3, [r2, #76]
 275 010a 2E49     		ldr	r1, .L28+24
 276 010c 0B40     		ands	r3, r1
 277 010e E169     		ldr	r1, [r4, #28]
 278 0110 0B43     		orrs	r3, r1
 279 0112 D364     		str	r3, [r2, #76]
 280              	.L17:
 277:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 278:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 279:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 280:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration ------------------------*/
 281:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 281              		.loc 1 281 3 view .LVU76
 282              		.loc 1 281 5 is_stmt 0 view .LVU77
 283 0114 2368     		ldr	r3, [r4]
 284 0116 1B06     		lsls	r3, r3, #24
 285 0118 46D5     		bpl	.L22
 282:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 283:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 286              		.loc 1 283 5 is_stmt 1 view .LVU78
 284:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 287              		.loc 1 284 5 view .LVU79
ARM GAS  /tmp/ccmp2DrE.s 			page 11


 288 011a 244A     		ldr	r2, .L28
 289 011c D36C     		ldr	r3, [r2, #76]
 290 011e 2A49     		ldr	r1, .L28+28
 291 0120 0B40     		ands	r3, r1
 292 0122 A169     		ldr	r1, [r4, #24]
 293 0124 0B43     		orrs	r3, r1
 294 0126 D364     		str	r3, [r2, #76]
 285:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 286:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return HAL_OK;
 295              		.loc 1 287 10 is_stmt 0 view .LVU80
 296 0128 0020     		movs	r0, #0
 297              	.L6:
 288:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 298              		.loc 1 288 1 view .LVU81
 299              		@ sp needed
 300              	.LVL12:
 301              		.loc 1 288 1 view .LVU82
 302 012a 70BD     		pop	{r4, r5, r6, pc}
 303              	.LVL13:
 304              	.L18:
 305              	.LBB3:
 125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 306              		.loc 1 125 22 view .LVU83
 307 012c 0025     		movs	r5, #0
 308 012e 78E7     		b	.L3
 309              	.LVL14:
 310              	.L23:
 139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 311              		.loc 1 139 7 is_stmt 1 view .LVU84
 312 0130 1F4A     		ldr	r2, .L28+4
 313 0132 1168     		ldr	r1, [r2]
 314 0134 8023     		movs	r3, #128
 315 0136 5B00     		lsls	r3, r3, #1
 316 0138 0B43     		orrs	r3, r1
 317 013a 1360     		str	r3, [r2]
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 318              		.loc 1 142 7 view .LVU85
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 319              		.loc 1 142 19 is_stmt 0 view .LVU86
 320 013c FFF7FEFF 		bl	HAL_GetTick
 321              	.LVL15:
 142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 322              		.loc 1 142 19 view .LVU87
 323 0140 0600     		movs	r6, r0
 324              	.LVL16:
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 325              		.loc 1 144 7 is_stmt 1 view .LVU88
 326              	.L5:
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 327              		.loc 1 144 12 view .LVU89
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 328              		.loc 1 144 13 is_stmt 0 view .LVU90
 329 0142 1B4B     		ldr	r3, .L28+4
 330 0144 1B68     		ldr	r3, [r3]
 144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 331              		.loc 1 144 12 view .LVU91
ARM GAS  /tmp/ccmp2DrE.s 			page 12


 332 0146 DB05     		lsls	r3, r3, #23
 333 0148 00D5     		bpl	.LCB314
 334 014a 6FE7     		b	.L4	@long jump
 335              	.LCB314:
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 336              		.loc 1 146 9 is_stmt 1 view .LVU92
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 337              		.loc 1 146 13 is_stmt 0 view .LVU93
 338 014c FFF7FEFF 		bl	HAL_GetTick
 339              	.LVL17:
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 340              		.loc 1 146 27 view .LVU94
 341 0150 801B     		subs	r0, r0, r6
 146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 342              		.loc 1 146 11 view .LVU95
 343 0152 6428     		cmp	r0, #100
 344 0154 F5D9     		bls	.L5
 148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 345              		.loc 1 148 18 view .LVU96
 346 0156 0320     		movs	r0, #3
 347 0158 E7E7     		b	.L6
 348              	.LVL18:
 349              	.L24:
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 350              		.loc 1 163 9 is_stmt 1 view .LVU97
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 351              		.loc 1 163 13 is_stmt 0 view .LVU98
 352 015a 144B     		ldr	r3, .L28
 353 015c 1B68     		ldr	r3, [r3]
 163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 354              		.loc 1 163 12 view .LVU99
 355 015e 9B03     		lsls	r3, r3, #14
 356 0160 00D4     		bmi	.LCB335
 357 0162 73E7     		b	.L8	@long jump
 358              	.LCB335:
 166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 359              		.loc 1 166 18 view .LVU100
 360 0164 0120     		movs	r0, #1
 361 0166 E0E7     		b	.L6
 362              	.LVL19:
 363              	.L25:
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 364              		.loc 1 196 9 is_stmt 1 view .LVU101
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 365              		.loc 1 196 21 is_stmt 0 view .LVU102
 366 0168 FFF7FEFF 		bl	HAL_GetTick
 367              	.LVL20:
 196:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 368              		.loc 1 196 21 view .LVU103
 369 016c 0600     		movs	r6, r0
 370              	.LVL21:
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 371              		.loc 1 199 9 is_stmt 1 view .LVU104
 372              	.L10:
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 373              		.loc 1 199 14 view .LVU105
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccmp2DrE.s 			page 13


 374              		.loc 1 199 15 is_stmt 0 view .LVU106
 375 016e 0F4B     		ldr	r3, .L28
 376 0170 1B6D     		ldr	r3, [r3, #80]
 199:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 377              		.loc 1 199 14 view .LVU107
 378 0172 9B05     		lsls	r3, r3, #22
 379 0174 00D5     		bpl	.LCB358
 380 0176 88E7     		b	.L9	@long jump
 381              	.LCB358:
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 382              		.loc 1 201 11 is_stmt 1 view .LVU108
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 383              		.loc 1 201 15 is_stmt 0 view .LVU109
 384 0178 FFF7FEFF 		bl	HAL_GetTick
 385              	.LVL22:
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 386              		.loc 1 201 29 view .LVU110
 387 017c 801B     		subs	r0, r0, r6
 201:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 388              		.loc 1 201 13 view .LVU111
 389 017e 134B     		ldr	r3, .L28+32
 390 0180 9842     		cmp	r0, r3
 391 0182 F4D9     		bls	.L10
 203:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 392              		.loc 1 203 20 view .LVU112
 393 0184 0320     		movs	r0, #3
 394 0186 D0E7     		b	.L6
 395              	.LVL23:
 396              	.L26:
 208:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 397              		.loc 1 208 5 is_stmt 1 discriminator 1 view .LVU113
 398 0188 0849     		ldr	r1, .L28
 399 018a 0A68     		ldr	r2, [r1]
 400 018c 1048     		ldr	r0, .L28+36
 401 018e 0240     		ands	r2, r0
 402 0190 C020     		movs	r0, #192
 403 0192 8003     		lsls	r0, r0, #14
 404 0194 0340     		ands	r3, r0
 405 0196 1343     		orrs	r3, r2
 406 0198 0B60     		str	r3, [r1]
 407 019a 7EE7     		b	.L12
 408              	.L27:
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 409              		.loc 1 213 7 view .LVU114
 410 019c 0A00     		movs	r2, r1
 411 019e 8B6B     		ldr	r3, [r1, #56]
 412 01a0 0C49     		ldr	r1, .L28+40
 413 01a2 0B40     		ands	r3, r1
 414 01a4 9363     		str	r3, [r2, #56]
 415 01a6 83E7     		b	.L2
 416              	.LVL24:
 417              	.L22:
 213:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 418              		.loc 1 213 7 is_stmt 0 view .LVU115
 419              	.LBE3:
 287:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 420              		.loc 1 287 10 view .LVU116
ARM GAS  /tmp/ccmp2DrE.s 			page 14


 421 01a8 0020     		movs	r0, #0
 422 01aa BEE7     		b	.L6
 423              	.L29:
 424              		.align	2
 425              	.L28:
 426 01ac 00100240 		.word	1073876992
 427 01b0 00700040 		.word	1073770496
 428 01b4 FFFFFCFF 		.word	-196609
 429 01b8 FFFFF7FF 		.word	-524289
 430 01bc FFF3FFFF 		.word	-3073
 431 01c0 FFCFFFFF 		.word	-12289
 432 01c4 FFFFFFFB 		.word	-67108865
 433 01c8 FFFFF3FF 		.word	-786433
 434 01cc 88130000 		.word	5000
 435 01d0 FFFFCFFF 		.word	-3145729
 436 01d4 FFFFFFEF 		.word	-268435457
 437              		.cfi_endproc
 438              	.LFE34:
 440              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 441              		.align	1
 442              		.global	HAL_RCCEx_GetPeriphCLKConfig
 443              		.syntax unified
 444              		.code	16
 445              		.thumb_func
 447              	HAL_RCCEx_GetPeriphCLKConfig:
 448              	.LVL25:
 449              	.LFB35:
 289:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 290:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 291:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal RCC configuration registers.
 292:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 293:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(USART1,USART2
 294:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         I2C1, I2C3, RTC, USB/RNG  and LPTIM1 clocks).
 295:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 296:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 297:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 298:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 450              		.loc 1 298 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 299:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 455              		.loc 1 299 3 view .LVU118
 300:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 301:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    /* Set all possible values for the extended clock type parameter -----------*/
 302:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Common part first */
 303:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_LPUART1 | \
 456              		.loc 1 303 3 view .LVU119
 457              		.loc 1 303 39 is_stmt 0 view .LVU120
 458 0000 AE23     		movs	r3, #174
 459 0002 0360     		str	r3, [r0]
 304:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_RTC     | \
 305:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1;
 306:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 307:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USART1;
 460              		.loc 1 307 3 is_stmt 1 view .LVU121
ARM GAS  /tmp/ccmp2DrE.s 			page 15


 461              		.loc 1 307 39 is_stmt 0 view .LVU122
 462 0004 0133     		adds	r3, r3, #1
 463 0006 0360     		str	r3, [r0]
 308:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 309:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if  defined(RCC_CCIPR_I2C3SEL)
 310:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3;
 311:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 312:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 313:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 464              		.loc 1 313 3 is_stmt 1 view .LVU123
 465              		.loc 1 313 39 is_stmt 0 view .LVU124
 466 0008 4033     		adds	r3, r3, #64
 467 000a 0360     		str	r3, [r0]
 314:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 315:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 316:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LCD;
 317:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 318:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 319:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC/LCD configuration -----------------------------------------------*/
 320:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 468              		.loc 1 320 3 is_stmt 1 view .LVU125
 469              		.loc 1 320 12 is_stmt 0 view .LVU126
 470 000c 194B     		ldr	r3, .L33
 471 000e 1B6D     		ldr	r3, [r3, #80]
 472              		.loc 1 320 10 view .LVU127
 473 0010 C022     		movs	r2, #192
 474 0012 9202     		lsls	r2, r2, #10
 475 0014 1340     		ands	r3, r2
 476              	.LVL26:
 321:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if (srcclk != RCC_RTCCLKSOURCE_HSE_DIV2)
 477              		.loc 1 321 3 is_stmt 1 view .LVU128
 478              		.loc 1 321 6 is_stmt 0 view .LVU129
 479 0016 9342     		cmp	r3, r2
 480 0018 23D0     		beq	.L31
 322:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 323:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is LSE or LSI*/
 324:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk;
 481              		.loc 1 324 5 is_stmt 1 view .LVU130
 482              		.loc 1 324 38 is_stmt 0 view .LVU131
 483 001a 4360     		str	r3, [r0, #4]
 484              	.LVL27:
 485              	.L32:
 325:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 326:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
 327:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 328:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Source clock is HSE. Need to get the prescaler value*/
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     PeriphClkInit->RTCClockSelection = srcclk | (READ_BIT(RCC->CR, RCC_CR_RTCPRE));
 330:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 331:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 332:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LCDClockSelection = PeriphClkInit->RTCClockSelection;
 333:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 334:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 335:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
 336:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 486              		.loc 1 336 3 is_stmt 1 view .LVU132
 487              		.loc 1 336 42 is_stmt 0 view .LVU133
 488 001c 154B     		ldr	r3, .L33
ARM GAS  /tmp/ccmp2DrE.s 			page 16


 489 001e D96C     		ldr	r1, [r3, #76]
 490 0020 0322     		movs	r2, #3
 491 0022 0A40     		ands	r2, r1
 492              		.loc 1 336 40 view .LVU134
 493 0024 8260     		str	r2, [r0, #8]
 337:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 338:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 339:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 494              		.loc 1 339 3 is_stmt 1 view .LVU135
 495              		.loc 1 339 42 is_stmt 0 view .LVU136
 496 0026 D96C     		ldr	r1, [r3, #76]
 497 0028 0C22     		movs	r2, #12
 498 002a 0A40     		ands	r2, r1
 499              		.loc 1 339 40 view .LVU137
 500 002c C260     		str	r2, [r0, #12]
 340:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source ---------------------------------------------*/
 341:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 501              		.loc 1 341 3 is_stmt 1 view .LVU138
 502              		.loc 1 341 42 is_stmt 0 view .LVU139
 503 002e DA6C     		ldr	r2, [r3, #76]
 504 0030 C021     		movs	r1, #192
 505 0032 0901     		lsls	r1, r1, #4
 506 0034 0A40     		ands	r2, r1
 507              		.loc 1 341 40 view .LVU140
 508 0036 0261     		str	r2, [r0, #16]
 342:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 343:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 509              		.loc 1 343 3 is_stmt 1 view .LVU141
 510              		.loc 1 343 42 is_stmt 0 view .LVU142
 511 0038 DA6C     		ldr	r2, [r3, #76]
 512 003a C021     		movs	r1, #192
 513 003c 8901     		lsls	r1, r1, #6
 514 003e 0A40     		ands	r2, r1
 515              		.loc 1 343 40 view .LVU143
 516 0040 4261     		str	r2, [r0, #20]
 344:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 345:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /* Get the I2C3 clock source -----------------------------------------------*/
 346:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 347:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 348:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source -----------------------------------------------*/
 349:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->LptimClockSelection   = __HAL_RCC_GET_LPTIM1_SOURCE();
 517              		.loc 1 349 3 is_stmt 1 view .LVU144
 518              		.loc 1 349 42 is_stmt 0 view .LVU145
 519 0042 DA6C     		ldr	r2, [r3, #76]
 520 0044 C021     		movs	r1, #192
 521 0046 0903     		lsls	r1, r1, #12
 522 0048 0A40     		ands	r2, r1
 523              		.loc 1 349 40 view .LVU146
 524 004a 8261     		str	r2, [r0, #24]
 350:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the RTC clock source -----------------------------------------------*/
 351:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 525              		.loc 1 351 3 is_stmt 1 view .LVU147
 526              		.loc 1 351 42 is_stmt 0 view .LVU148
 527 004c 1A6D     		ldr	r2, [r3, #80]
 528 004e C021     		movs	r1, #192
 529 0050 8902     		lsls	r1, r1, #10
 530 0052 0A40     		ands	r2, r1
ARM GAS  /tmp/ccmp2DrE.s 			page 17


 531              		.loc 1 351 40 view .LVU149
 532 0054 4260     		str	r2, [r0, #4]
 352:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 353:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the USB/RNG clock source -----------------------------------------------*/
 354:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 533              		.loc 1 354 3 is_stmt 1 view .LVU150
 534              		.loc 1 354 42 is_stmt 0 view .LVU151
 535 0056 DB6C     		ldr	r3, [r3, #76]
 536 0058 8022     		movs	r2, #128
 537 005a D204     		lsls	r2, r2, #19
 538 005c 1340     		ands	r3, r2
 539              		.loc 1 354 40 view .LVU152
 540 005e C361     		str	r3, [r0, #28]
 355:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 356:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 541              		.loc 1 356 1 view .LVU153
 542              		@ sp needed
 543 0060 7047     		bx	lr
 544              	.LVL28:
 545              	.L31:
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 546              		.loc 1 329 5 is_stmt 1 view .LVU154
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 547              		.loc 1 329 50 is_stmt 0 view .LVU155
 548 0062 044A     		ldr	r2, .L33
 549 0064 1268     		ldr	r2, [r2]
 550 0066 C021     		movs	r1, #192
 551 0068 8903     		lsls	r1, r1, #14
 552 006a 0A40     		ands	r2, r1
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 553              		.loc 1 329 47 view .LVU156
 554 006c 1343     		orrs	r3, r2
 555              	.LVL29:
 329:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 556              		.loc 1 329 38 view .LVU157
 557 006e 4360     		str	r3, [r0, #4]
 558 0070 D4E7     		b	.L32
 559              	.L34:
 560 0072 C046     		.align	2
 561              	.L33:
 562 0074 00100240 		.word	1073876992
 563              		.cfi_endproc
 564              	.LFE35:
 566              		.global	__aeabi_uidiv
 567              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 568              		.align	1
 569              		.global	HAL_RCCEx_GetPeriphCLKFreq
 570              		.syntax unified
 571              		.code	16
 572              		.thumb_func
 574              	HAL_RCCEx_GetPeriphCLKFreq:
 575              	.LVL30:
 576              	.LFB36:
 357:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 358:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 359:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency
 360:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock is unknown
ARM GAS  /tmp/ccmp2DrE.s 			page 18


 361:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 362:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 363:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC      RTC peripheral clock
 364:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LCD      LCD peripheral clock (*)
 365:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB or RNG peripheral clock (*)
 366:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1   USART1 peripheral clock (*)
 367:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2   USART2 peripheral clock
 368:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 369:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1     I2C1 peripheral clock
 370:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2     I2C2 peripheral clock (*)
 371:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
 372:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   (*) means that this peripheral is not present on all the devices
 373:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 374:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 375:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 376:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 577              		.loc 1 376 1 is_stmt 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              		.loc 1 376 1 is_stmt 0 view .LVU159
 582 0000 10B5     		push	{r4, lr}
 583              	.LCFI1:
 584              		.cfi_def_cfa_offset 8
 585              		.cfi_offset 4, -8
 586              		.cfi_offset 14, -4
 377:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 587              		.loc 1 377 3 is_stmt 1 view .LVU160
 588              	.LVL31:
 378:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t temp_reg, clkprediv, srcclk;    /* no init needed */
 589              		.loc 1 378 3 view .LVU161
 379:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 380:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t pllmul, plldiv, pllvco;    /* no init needed */
 590              		.loc 1 380 3 view .LVU162
 381:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 382:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 383:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 384:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 591              		.loc 1 384 3 view .LVU163
 385:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   switch (PeriphClk)
 592              		.loc 1 386 3 view .LVU164
 593 0002 2028     		cmp	r0, #32
 594 0004 09D8     		bhi	.L36
 595 0006 0028     		cmp	r0, #0
 596 0008 00D1     		bne	.LCB539
 597 000a 40E1     		b	.L61	@long jump
 598              	.LCB539:
 599 000c 2028     		cmp	r0, #32
 600 000e 00D9     		bls	.LCB541
 601 0010 3FE1     		b	.L62	@long jump
 602              	.LCB541:
 603 0012 8000     		lsls	r0, r0, #2
 604              	.LVL32:
 605              		.loc 1 386 3 is_stmt 0 view .LVU165
 606 0014 A64B     		ldr	r3, .L103
 607 0016 1B58     		ldr	r3, [r3, r0]
ARM GAS  /tmp/ccmp2DrE.s 			page 19


 608 0018 9F46     		mov	pc, r3
 609              		.section	.rodata.HAL_RCCEx_GetPeriphCLKFreq,"a",%progbits
 610              		.align	2
 611              	.L39:
 612 0000 92020000 		.word	.L62
 613 0004 0A010000 		.word	.L44
 614 0008 6A010000 		.word	.L43
 615 000c 92020000 		.word	.L62
 616 0010 C6010000 		.word	.L42
 617 0014 92020000 		.word	.L62
 618 0018 92020000 		.word	.L62
 619 001c 92020000 		.word	.L62
 620 0020 2E020000 		.word	.L41
 621 0024 92020000 		.word	.L62
 622 0028 92020000 		.word	.L62
 623 002c 92020000 		.word	.L62
 624 0030 92020000 		.word	.L62
 625 0034 92020000 		.word	.L62
 626 0038 92020000 		.word	.L62
 627 003c 92020000 		.word	.L62
 628 0040 78020000 		.word	.L40
 629 0044 92020000 		.word	.L62
 630 0048 92020000 		.word	.L62
 631 004c 92020000 		.word	.L62
 632 0050 92020000 		.word	.L62
 633 0054 92020000 		.word	.L62
 634 0058 92020000 		.word	.L62
 635 005c 92020000 		.word	.L62
 636 0060 92020000 		.word	.L62
 637 0064 92020000 		.word	.L62
 638 0068 92020000 		.word	.L62
 639 006c 92020000 		.word	.L62
 640 0070 92020000 		.word	.L62
 641 0074 92020000 		.word	.L62
 642 0078 92020000 		.word	.L62
 643 007c 92020000 		.word	.L62
 644 0080 66000000 		.word	.L38
 645              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq
 646              	.LVL33:
 647              	.L36:
 648              		.loc 1 386 3 view .LVU166
 649 001a 4028     		cmp	r0, #64
 650 001c 21D1     		bne	.L83
 387:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 388:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_RTC:
 389:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(LCD)
 390:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LCD:
 391:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* LCD */
 392:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 393:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get RCC CSR configuration ------------------------------------------------------*/
 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       temp_reg = RCC->CSR;
 395:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 396:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current RTC source */
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_RTC_SOURCE();
 398:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 399:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
ARM GAS  /tmp/ccmp2DrE.s 			page 20


 401:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 403:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 404:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_LSI)
 406:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY))
 408:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 410:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 411:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 412:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSE is ready and if RTC clock selection is HSE */
 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_RTCCLKSOURCE_HSE_DIVX)
 414:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 416:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 417:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get the current HSE clock divider */
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 419:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           switch (clkprediv)
 421:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 422:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_16:  /* HSE DIV16 has been selected */
 423:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 424:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 16U;
 425:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 426:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 427:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_8:   /* HSE DIV8 has been selected  */
 428:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 8U;
 430:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 431:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 432:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             case RCC_RTC_HSE_DIV_4:   /* HSE DIV4 has been selected  */
 433:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 4U;
 435:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 436:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 437:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             default:                  /* HSE DIV2 has been selected  */
 438:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               frequency = HSE_VALUE / 2U;
 440:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 441:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 442:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 443:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 444:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 445:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for RTC */
 446:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 447:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 449:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 450:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 451:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 452:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(USB)
 453:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USB:
 454:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 455:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USB source */
 456:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USB_SOURCE();
 651              		.loc 1 456 7 is_stmt 1 view .LVU167
ARM GAS  /tmp/ccmp2DrE.s 			page 21


 652              		.loc 1 456 16 is_stmt 0 view .LVU168
 653 001e A54B     		ldr	r3, .L103+4
 654 0020 DB6C     		ldr	r3, [r3, #76]
 655              	.LVL34:
 457:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 458:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USBCLKSOURCE_PLL)
 656              		.loc 1 458 7 is_stmt 1 view .LVU169
 657              		.loc 1 458 10 is_stmt 0 view .LVU170
 658 0022 5B01     		lsls	r3, r3, #5
 659 0024 67D4     		bmi	.L48
 660              	.LVL35:
 459:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 460:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 661              		.loc 1 460 9 is_stmt 1 view .LVU171
 662              		.loc 1 460 13 is_stmt 0 view .LVU172
 663 0026 A34B     		ldr	r3, .L103+4
 664 0028 1A68     		ldr	r2, [r3]
 665 002a 8023     		movs	r3, #128
 666 002c 9B04     		lsls	r3, r3, #18
 667 002e 1000     		movs	r0, r2
 668              	.LVL36:
 669              		.loc 1 460 13 view .LVU173
 670 0030 1840     		ands	r0, r3
 671              		.loc 1 460 12 view .LVU174
 672 0032 1A42     		tst	r2, r3
 673 0034 00D1     		bne	.LCB576
 674 0036 2DE1     		b	.L35	@long jump
 675              	.LCB576:
 461:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 462:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Get PLL clock source and multiplication factor ----------------------*/
 463:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 676              		.loc 1 463 11 is_stmt 1 view .LVU175
 677              		.loc 1 463 23 is_stmt 0 view .LVU176
 678 0038 9E4B     		ldr	r3, .L103+4
 679 003a D868     		ldr	r0, [r3, #12]
 680              	.LVL37:
 464:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 681              		.loc 1 464 11 is_stmt 1 view .LVU177
 682              		.loc 1 464 23 is_stmt 0 view .LVU178
 683 003c D968     		ldr	r1, [r3, #12]
 684              	.LVL38:
 465:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 685              		.loc 1 465 11 is_stmt 1 view .LVU179
 686              		.loc 1 465 40 is_stmt 0 view .LVU180
 687 003e 800C     		lsrs	r0, r0, #18
 688              	.LVL39:
 689              		.loc 1 465 40 view .LVU181
 690 0040 0F22     		movs	r2, #15
 691 0042 0240     		ands	r2, r0
 692              		.loc 1 465 31 view .LVU182
 693 0044 9C48     		ldr	r0, .L103+8
 694 0046 805C     		ldrb	r0, [r0, r2]
 695              	.LVL40:
 466:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
 696              		.loc 1 466 11 is_stmt 1 view .LVU183
 697              		.loc 1 466 28 is_stmt 0 view .LVU184
 698 0048 8A0D     		lsrs	r2, r1, #22
ARM GAS  /tmp/ccmp2DrE.s 			page 22


 699 004a 0321     		movs	r1, #3
 700              	.LVL41:
 701              		.loc 1 466 28 view .LVU185
 702 004c 1140     		ands	r1, r2
 703              		.loc 1 466 18 view .LVU186
 704 004e 0131     		adds	r1, r1, #1
 705              	.LVL42:
 467:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 468:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* Compute PLL clock input */
 469:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 706              		.loc 1 469 11 is_stmt 1 view .LVU187
 707              		.loc 1 469 14 is_stmt 0 view .LVU188
 708 0050 DB68     		ldr	r3, [r3, #12]
 709              		.loc 1 469 13 view .LVU189
 710 0052 DB03     		lsls	r3, r3, #15
 711 0054 48D4     		bmi	.L69
 470:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 471:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 712              		.loc 1 471 13 is_stmt 1 view .LVU190
 713              		.loc 1 471 17 is_stmt 0 view .LVU191
 714 0056 974B     		ldr	r3, .L103+4
 715 0058 1B68     		ldr	r3, [r3]
 716              		.loc 1 471 16 view .LVU192
 717 005a DB06     		lsls	r3, r3, #27
 718 005c 49D5     		bpl	.L70
 472:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 473:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  (HSI_VALUE >> 2U);
 719              		.loc 1 473 22 view .LVU193
 720 005e 974B     		ldr	r3, .L103+12
 721 0060 43E0     		b	.L49
 722              	.LVL43:
 723              	.L83:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 724              		.loc 1 386 3 view .LVU194
 725 0062 0020     		movs	r0, #0
 726              	.LVL44:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 727              		.loc 1 386 3 view .LVU195
 728 0064 16E1     		b	.L35
 729              	.L38:
 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 730              		.loc 1 394 7 is_stmt 1 view .LVU196
 394:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 731              		.loc 1 394 16 is_stmt 0 view .LVU197
 732 0066 934B     		ldr	r3, .L103+4
 733 0068 196D     		ldr	r1, [r3, #80]
 734              	.LVL45:
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 735              		.loc 1 397 7 is_stmt 1 view .LVU198
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 736              		.loc 1 397 16 is_stmt 0 view .LVU199
 737 006a 1B6D     		ldr	r3, [r3, #80]
 397:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 738              		.loc 1 397 14 view .LVU200
 739 006c C022     		movs	r2, #192
 740 006e 9202     		lsls	r2, r2, #10
 741 0070 1340     		ands	r3, r2
ARM GAS  /tmp/ccmp2DrE.s 			page 23


 742              	.LVL46:
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 743              		.loc 1 400 7 is_stmt 1 view .LVU201
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 744              		.loc 1 400 10 is_stmt 0 view .LVU202
 745 0072 8022     		movs	r2, #128
 746 0074 5202     		lsls	r2, r2, #9
 747 0076 9342     		cmp	r3, r2
 748 0078 09D0     		beq	.L84
 749              	.L46:
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 750              		.loc 1 405 12 is_stmt 1 view .LVU203
 405:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 751              		.loc 1 405 15 is_stmt 0 view .LVU204
 752 007a 8022     		movs	r2, #128
 753 007c 9202     		lsls	r2, r2, #10
 754 007e 9342     		cmp	r3, r2
 755 0080 0AD0     		beq	.L85
 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 756              		.loc 1 413 12 is_stmt 1 view .LVU205
 413:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 757              		.loc 1 413 15 is_stmt 0 view .LVU206
 758 0082 C022     		movs	r2, #192
 759 0084 9202     		lsls	r2, r2, #10
 760 0086 9342     		cmp	r3, r2
 761 0088 0ED0     		beq	.L86
 448:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 762              		.loc 1 448 19 view .LVU207
 763 008a 0020     		movs	r0, #0
 764 008c 02E1     		b	.L35
 765              	.L84:
 400:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 766              		.loc 1 400 44 discriminator 1 view .LVU208
 767 008e 8A05     		lsls	r2, r1, #22
 768 0090 F3D5     		bpl	.L46
 402:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 769              		.loc 1 402 19 view .LVU209
 770 0092 8020     		movs	r0, #128
 771 0094 0002     		lsls	r0, r0, #8
 772 0096 FDE0     		b	.L35
 773              	.L85:
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 774              		.loc 1 407 9 is_stmt 1 view .LVU210
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 775              		.loc 1 407 13 is_stmt 0 view .LVU211
 776 0098 0223     		movs	r3, #2
 777              	.LVL47:
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 778              		.loc 1 407 13 view .LVU212
 779 009a 1800     		movs	r0, r3
 780 009c 0840     		ands	r0, r1
 407:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 781              		.loc 1 407 12 view .LVU213
 782 009e 0B42     		tst	r3, r1
 783 00a0 00D1     		bne	.LCB674
 784 00a2 F7E0     		b	.L35	@long jump
 785              	.LCB674:
ARM GAS  /tmp/ccmp2DrE.s 			page 24


 409:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 786              		.loc 1 409 21 view .LVU214
 787 00a4 8648     		ldr	r0, .L103+16
 788 00a6 F5E0     		b	.L35
 789              	.LVL48:
 790              	.L86:
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 791              		.loc 1 415 9 is_stmt 1 view .LVU215
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 792              		.loc 1 415 13 is_stmt 0 view .LVU216
 793 00a8 824B     		ldr	r3, .L103+4
 794              	.LVL49:
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 795              		.loc 1 415 13 view .LVU217
 796 00aa 1A68     		ldr	r2, [r3]
 797 00ac 8023     		movs	r3, #128
 798 00ae 9B02     		lsls	r3, r3, #10
 799 00b0 1000     		movs	r0, r2
 800 00b2 1840     		ands	r0, r3
 415:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 801              		.loc 1 415 12 view .LVU218
 802 00b4 1A42     		tst	r2, r3
 803 00b6 00D1     		bne	.LCB691
 804 00b8 ECE0     		b	.L35	@long jump
 805              	.LCB691:
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 806              		.loc 1 418 11 is_stmt 1 view .LVU219
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 807              		.loc 1 418 23 is_stmt 0 view .LVU220
 808 00ba 7E4B     		ldr	r3, .L103+4
 809 00bc 1B68     		ldr	r3, [r3]
 418:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 810              		.loc 1 418 21 view .LVU221
 811 00be C022     		movs	r2, #192
 812 00c0 9203     		lsls	r2, r2, #14
 813 00c2 1340     		ands	r3, r2
 814              	.LVL50:
 420:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 815              		.loc 1 420 11 is_stmt 1 view .LVU222
 816 00c4 8022     		movs	r2, #128
 817 00c6 9203     		lsls	r2, r2, #14
 818 00c8 9342     		cmp	r3, r2
 819 00ca 00D1     		bne	.LCB703
 820 00cc E3E0     		b	.L66	@long jump
 821              	.LCB703:
 822 00ce C022     		movs	r2, #192
 823 00d0 9203     		lsls	r2, r2, #14
 824 00d2 9342     		cmp	r3, r2
 825 00d4 00D1     		bne	.LCB707
 826 00d6 E0E0     		b	.L67	@long jump
 827              	.LCB707:
 828 00d8 8022     		movs	r2, #128
 829 00da 5203     		lsls	r2, r2, #13
 830 00dc 9342     		cmp	r3, r2
 831 00de 01D0     		beq	.L87
 439:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 832              		.loc 1 439 25 is_stmt 0 view .LVU223
ARM GAS  /tmp/ccmp2DrE.s 			page 25


 833 00e0 7648     		ldr	r0, .L103+12
 834 00e2 D7E0     		b	.L35
 835              	.L87:
 434:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 836              		.loc 1 434 25 view .LVU224
 837 00e4 7748     		ldr	r0, .L103+20
 838 00e6 D5E0     		b	.L35
 839              	.LVL51:
 840              	.L69:
 474:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 475:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             else
 476:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             {
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               pllvco =  HSI_VALUE;
 478:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 479:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 480:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else /* HSE source */
 481:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 482:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             pllvco = HSE_VALUE;
 841              		.loc 1 482 20 view .LVU225
 842 00e8 774B     		ldr	r3, .L103+24
 843              	.L49:
 844              	.LVL52:
 483:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 484:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           /* pllvco * pllmul / plldiv */
 485:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           pllvco = (pllvco * pllmul);
 845              		.loc 1 485 11 is_stmt 1 view .LVU226
 846              		.loc 1 485 18 is_stmt 0 view .LVU227
 847 00ea 5843     		muls	r0, r3
 848              	.LVL53:
 486:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = (pllvco/ plldiv);
 849              		.loc 1 486 11 is_stmt 1 view .LVU228
 850              		.loc 1 486 21 is_stmt 0 view .LVU229
 851 00ec FFF7FEFF 		bl	__aeabi_uidiv
 852              	.LVL54:
 853              		.loc 1 486 21 view .LVU230
 854 00f0 D0E0     		b	.L35
 855              	.LVL55:
 856              	.L70:
 477:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             }
 857              		.loc 1 477 22 view .LVU231
 858 00f2 764B     		ldr	r3, .L103+28
 859 00f4 F9E7     		b	.L49
 860              	.LVL56:
 861              	.L48:
 487:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 488:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 489:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USBCLKSOURCE_HSI48)
 862              		.loc 1 489 12 is_stmt 1 view .LVU232
 490:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 491:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY))
 863              		.loc 1 491 9 view .LVU233
 864              		.loc 1 491 13 is_stmt 0 view .LVU234
 865 00f6 6F4B     		ldr	r3, .L103+4
 866 00f8 9B68     		ldr	r3, [r3, #8]
 867 00fa 0222     		movs	r2, #2
 868 00fc 1000     		movs	r0, r2
 869              	.LVL57:
ARM GAS  /tmp/ccmp2DrE.s 			page 26


 870              		.loc 1 491 13 view .LVU235
 871 00fe 1840     		ands	r0, r3
 872              		.loc 1 491 12 view .LVU236
 873 0100 1A42     		tst	r2, r3
 874 0102 00D1     		bne	.LCB765
 875 0104 C6E0     		b	.L35	@long jump
 876              	.LCB765:
 492:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 493:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = HSI48_VALUE;
 877              		.loc 1 493 21 view .LVU237
 878 0106 7248     		ldr	r0, .L103+32
 879 0108 C4E0     		b	.L35
 880              	.L44:
 494:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 495:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 496:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else /* RCC_USBCLKSOURCE_NONE */
 497:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 498:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = 0U;
 499:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 500:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 501:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 502:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* USB */
 503:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART1SEL)
 504:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART1:
 505:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 506:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART1 source */
 507:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART1_SOURCE();
 881              		.loc 1 507 7 is_stmt 1 view .LVU238
 882              		.loc 1 507 16 is_stmt 0 view .LVU239
 883 010a 6A4B     		ldr	r3, .L103+4
 884 010c DB6C     		ldr	r3, [r3, #76]
 885              		.loc 1 507 14 view .LVU240
 886 010e 0322     		movs	r2, #3
 887 0110 1100     		movs	r1, r2
 888 0112 1940     		ands	r1, r3
 889              	.LVL58:
 508:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 509:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is PCLK2 */
 510:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 890              		.loc 1 510 7 is_stmt 1 view .LVU241
 891              		.loc 1 510 10 is_stmt 0 view .LVU242
 892 0114 1A42     		tst	r2, r3
 893 0116 07D0     		beq	.L88
 511:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK2Freq();
 513:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 514:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART1 clock selection is HSI */
 515:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_HSI)
 894              		.loc 1 515 12 is_stmt 1 view .LVU243
 895              		.loc 1 515 15 is_stmt 0 view .LVU244
 896 0118 0229     		cmp	r1, #2
 897 011a 08D0     		beq	.L89
 516:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 518:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 520:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccmp2DrE.s 			page 27


 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 522:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 523:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 524:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 526:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 527:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 528:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 529:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART1 clock selection is SYSCLK */
 530:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 898              		.loc 1 530 12 is_stmt 1 view .LVU245
 899              		.loc 1 530 15 is_stmt 0 view .LVU246
 900 011c 0129     		cmp	r1, #1
 901 011e 15D0     		beq	.L90
 531:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 533:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 534:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART1 clock selection is LSE */
 535:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART1CLKSOURCE_LSE)
 902              		.loc 1 535 12 is_stmt 1 view .LVU247
 903              		.loc 1 535 15 is_stmt 0 view .LVU248
 904 0120 0329     		cmp	r1, #3
 905 0122 16D0     		beq	.L91
 536:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 538:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 540:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 541:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 542:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART1*/
 543:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 544:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 545:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 906              		.loc 1 545 19 view .LVU249
 907 0124 0020     		movs	r0, #0
 908 0126 B5E0     		b	.L35
 909              	.L88:
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 910              		.loc 1 512 9 is_stmt 1 view .LVU250
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 911              		.loc 1 512 21 is_stmt 0 view .LVU251
 912 0128 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 913              	.LVL59:
 512:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 914              		.loc 1 512 21 view .LVU252
 915 012c B2E0     		b	.L35
 916              	.LVL60:
 917              	.L89:
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 918              		.loc 1 517 9 is_stmt 1 view .LVU253
 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 919              		.loc 1 517 13 is_stmt 0 view .LVU254
 920 012e 614B     		ldr	r3, .L103+4
 921 0130 1B68     		ldr	r3, [r3]
 922 0132 0422     		movs	r2, #4
 923 0134 1000     		movs	r0, r2
 924 0136 1840     		ands	r0, r3
ARM GAS  /tmp/ccmp2DrE.s 			page 28


 517:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 925              		.loc 1 517 12 view .LVU255
 926 0138 1A42     		tst	r2, r3
 927 013a 00D1     		bne	.LCB813
 928 013c AAE0     		b	.L35	@long jump
 929              	.LCB813:
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 930              		.loc 1 519 11 is_stmt 1 view .LVU256
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 931              		.loc 1 519 15 is_stmt 0 view .LVU257
 932 013e 5D4B     		ldr	r3, .L103+4
 933 0140 1B68     		ldr	r3, [r3]
 519:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 934              		.loc 1 519 14 view .LVU258
 935 0142 DB06     		lsls	r3, r3, #27
 936 0144 00D4     		bmi	.LCB820
 937 0146 AAE0     		b	.L72	@long jump
 938              	.LCB820:
 521:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 939              		.loc 1 521 23 view .LVU259
 940 0148 5C48     		ldr	r0, .L103+12
 941 014a A3E0     		b	.L35
 942              	.L90:
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 943              		.loc 1 532 9 is_stmt 1 view .LVU260
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 944              		.loc 1 532 21 is_stmt 0 view .LVU261
 945 014c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 946              	.LVL61:
 532:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 947              		.loc 1 532 21 view .LVU262
 948 0150 A0E0     		b	.L35
 949              	.LVL62:
 950              	.L91:
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 951              		.loc 1 537 9 is_stmt 1 view .LVU263
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 952              		.loc 1 537 13 is_stmt 0 view .LVU264
 953 0152 584B     		ldr	r3, .L103+4
 954 0154 1A6D     		ldr	r2, [r3, #80]
 955 0156 8023     		movs	r3, #128
 956 0158 9B00     		lsls	r3, r3, #2
 957 015a 1000     		movs	r0, r2
 958 015c 1840     		ands	r0, r3
 537:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 959              		.loc 1 537 12 view .LVU265
 960 015e 1A42     		tst	r2, r3
 961 0160 00D1     		bne	.LCB844
 962 0162 97E0     		b	.L35	@long jump
 963              	.LCB844:
 539:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 964              		.loc 1 539 21 view .LVU266
 965 0164 8020     		movs	r0, #128
 966 0166 0002     		lsls	r0, r0, #8
 967 0168 94E0     		b	.L35
 968              	.LVL63:
 969              	.L43:
ARM GAS  /tmp/ccmp2DrE.s 			page 29


 546:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 547:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 548:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 549:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART1SEL */
 550:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_USART2:
 551:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 552:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current USART2 source */
 553:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_USART2_SOURCE();
 970              		.loc 1 553 7 is_stmt 1 view .LVU267
 971              		.loc 1 553 16 is_stmt 0 view .LVU268
 972 016a 524B     		ldr	r3, .L103+4
 973 016c DB6C     		ldr	r3, [r3, #76]
 974              		.loc 1 553 14 view .LVU269
 975 016e 0C22     		movs	r2, #12
 976 0170 1100     		movs	r1, r2
 977 0172 1940     		ands	r1, r3
 978              	.LVL64:
 554:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 555:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is PCLK1 */
 556:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 979              		.loc 1 556 7 is_stmt 1 view .LVU270
 980              		.loc 1 556 10 is_stmt 0 view .LVU271
 981 0174 1A42     		tst	r2, r3
 982 0176 07D0     		beq	.L92
 557:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 559:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 560:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if USART2 clock selection is HSI */
 561:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_HSI)
 983              		.loc 1 561 12 is_stmt 1 view .LVU272
 984              		.loc 1 561 15 is_stmt 0 view .LVU273
 985 0178 0829     		cmp	r1, #8
 986 017a 08D0     		beq	.L93
 562:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 564:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 566:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 568:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 569:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 570:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 572:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 573:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 574:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 575:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if USART2 clock selection is SYSCLK */
 576:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 987              		.loc 1 576 12 is_stmt 1 view .LVU274
 988              		.loc 1 576 15 is_stmt 0 view .LVU275
 989 017c 0429     		cmp	r1, #4
 990 017e 14D0     		beq	.L94
 577:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 579:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 580:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if USART2 clock selection is LSE */
 581:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_USART2CLKSOURCE_LSE)
ARM GAS  /tmp/ccmp2DrE.s 			page 30


 991              		.loc 1 581 12 is_stmt 1 view .LVU276
 992              		.loc 1 581 15 is_stmt 0 view .LVU277
 993 0180 0C29     		cmp	r1, #12
 994 0182 15D0     		beq	.L95
 582:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 584:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 586:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 587:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 588:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for USART2*/
 589:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 590:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 591:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 995              		.loc 1 591 19 view .LVU278
 996 0184 0020     		movs	r0, #0
 997 0186 85E0     		b	.L35
 998              	.L92:
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 999              		.loc 1 558 9 is_stmt 1 view .LVU279
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1000              		.loc 1 558 21 is_stmt 0 view .LVU280
 1001 0188 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1002              	.LVL65:
 558:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1003              		.loc 1 558 21 view .LVU281
 1004 018c 82E0     		b	.L35
 1005              	.LVL66:
 1006              	.L93:
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1007              		.loc 1 563 9 is_stmt 1 view .LVU282
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1008              		.loc 1 563 13 is_stmt 0 view .LVU283
 1009 018e 494B     		ldr	r3, .L103+4
 1010 0190 1B68     		ldr	r3, [r3]
 1011 0192 0422     		movs	r2, #4
 1012 0194 1000     		movs	r0, r2
 1013 0196 1840     		ands	r0, r3
 563:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1014              		.loc 1 563 12 view .LVU284
 1015 0198 1A42     		tst	r2, r3
 1016 019a 7BD0     		beq	.L35
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1017              		.loc 1 565 11 is_stmt 1 view .LVU285
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1018              		.loc 1 565 15 is_stmt 0 view .LVU286
 1019 019c 454B     		ldr	r3, .L103+4
 1020 019e 1B68     		ldr	r3, [r3]
 565:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1021              		.loc 1 565 14 view .LVU287
 1022 01a0 DB06     		lsls	r3, r3, #27
 1023 01a2 00D4     		bmi	.LCB900
 1024 01a4 7DE0     		b	.L75	@long jump
 1025              	.LCB900:
 567:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1026              		.loc 1 567 23 view .LVU288
 1027 01a6 4548     		ldr	r0, .L103+12
ARM GAS  /tmp/ccmp2DrE.s 			page 31


 1028 01a8 74E0     		b	.L35
 1029              	.L94:
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1030              		.loc 1 578 9 is_stmt 1 view .LVU289
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1031              		.loc 1 578 21 is_stmt 0 view .LVU290
 1032 01aa FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1033              	.LVL67:
 578:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1034              		.loc 1 578 21 view .LVU291
 1035 01ae 71E0     		b	.L35
 1036              	.LVL68:
 1037              	.L95:
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1038              		.loc 1 583 9 is_stmt 1 view .LVU292
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1039              		.loc 1 583 13 is_stmt 0 view .LVU293
 1040 01b0 404B     		ldr	r3, .L103+4
 1041 01b2 1A6D     		ldr	r2, [r3, #80]
 1042 01b4 8023     		movs	r3, #128
 1043 01b6 9B00     		lsls	r3, r3, #2
 1044 01b8 1000     		movs	r0, r2
 1045 01ba 1840     		ands	r0, r3
 583:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1046              		.loc 1 583 12 view .LVU294
 1047 01bc 1A42     		tst	r2, r3
 1048 01be 69D0     		beq	.L35
 585:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1049              		.loc 1 585 21 view .LVU295
 1050 01c0 8020     		movs	r0, #128
 1051 01c2 0002     		lsls	r0, r0, #8
 1052 01c4 66E0     		b	.L35
 1053              	.LVL69:
 1054              	.L42:
 592:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 593:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 594:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 595:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_LPUART1:
 596:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 597:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current LPUART1 source */
 598:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 1055              		.loc 1 598 7 is_stmt 1 view .LVU296
 1056              		.loc 1 598 16 is_stmt 0 view .LVU297
 1057 01c6 3B4B     		ldr	r3, .L103+4
 1058 01c8 DA6C     		ldr	r2, [r3, #76]
 1059              		.loc 1 598 14 view .LVU298
 1060 01ca C023     		movs	r3, #192
 1061 01cc 1B01     		lsls	r3, r3, #4
 1062 01ce 1100     		movs	r1, r2
 1063 01d0 1940     		ands	r1, r3
 1064              	.LVL70:
 599:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 600:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is PCLK1 */
 601:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 1065              		.loc 1 601 7 is_stmt 1 view .LVU299
 1066              		.loc 1 601 10 is_stmt 0 view .LVU300
 1067 01d2 1A42     		tst	r2, r3
ARM GAS  /tmp/ccmp2DrE.s 			page 32


 1068 01d4 0DD0     		beq	.L96
 602:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 604:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 605:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if LPUART1 clock selection is HSI */
 606:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_HSI)
 1069              		.loc 1 606 12 is_stmt 1 view .LVU301
 1070              		.loc 1 606 15 is_stmt 0 view .LVU302
 1071 01d6 8023     		movs	r3, #128
 1072 01d8 1B01     		lsls	r3, r3, #4
 1073 01da 9942     		cmp	r1, r3
 1074 01dc 0CD0     		beq	.L97
 607:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 609:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 611:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 613:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 614:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 615:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 617:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 618:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 619:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 620:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LPUART1 clock selection is SYSCLK */
 621:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 1075              		.loc 1 621 12 is_stmt 1 view .LVU303
 1076              		.loc 1 621 15 is_stmt 0 view .LVU304
 1077 01de 8023     		movs	r3, #128
 1078 01e0 DB00     		lsls	r3, r3, #3
 1079 01e2 9942     		cmp	r1, r3
 1080 01e4 15D0     		beq	.L98
 622:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 624:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 625:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if LSE is ready  and if LPUART1 clock selection is LSE */
 626:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_LPUART1CLKSOURCE_LSE)
 1081              		.loc 1 626 12 is_stmt 1 view .LVU305
 1082              		.loc 1 626 15 is_stmt 0 view .LVU306
 1083 01e6 C023     		movs	r3, #192
 1084 01e8 1B01     		lsls	r3, r3, #4
 1085 01ea 9942     		cmp	r1, r3
 1086 01ec 14D0     		beq	.L99
 627:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY))
 629:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 631:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 632:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 633:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for LPUART1*/
 634:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 635:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 636:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 1087              		.loc 1 636 19 view .LVU307
 1088 01ee 0020     		movs	r0, #0
 1089 01f0 50E0     		b	.L35
ARM GAS  /tmp/ccmp2DrE.s 			page 33


 1090              	.L96:
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1091              		.loc 1 603 9 is_stmt 1 view .LVU308
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1092              		.loc 1 603 21 is_stmt 0 view .LVU309
 1093 01f2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1094              	.LVL71:
 603:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1095              		.loc 1 603 21 view .LVU310
 1096 01f6 4DE0     		b	.L35
 1097              	.LVL72:
 1098              	.L97:
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1099              		.loc 1 608 9 is_stmt 1 view .LVU311
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1100              		.loc 1 608 13 is_stmt 0 view .LVU312
 1101 01f8 2E4B     		ldr	r3, .L103+4
 1102 01fa 1B68     		ldr	r3, [r3]
 1103 01fc 0422     		movs	r2, #4
 1104 01fe 1000     		movs	r0, r2
 1105 0200 1840     		ands	r0, r3
 608:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1106              		.loc 1 608 12 view .LVU313
 1107 0202 1A42     		tst	r2, r3
 1108 0204 46D0     		beq	.L35
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1109              		.loc 1 610 11 is_stmt 1 view .LVU314
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1110              		.loc 1 610 15 is_stmt 0 view .LVU315
 1111 0206 2B4B     		ldr	r3, .L103+4
 1112 0208 1B68     		ldr	r3, [r3]
 610:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1113              		.loc 1 610 14 view .LVU316
 1114 020a DB06     		lsls	r3, r3, #27
 1115 020c 4BD5     		bpl	.L78
 612:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1116              		.loc 1 612 23 view .LVU317
 1117 020e 2B48     		ldr	r0, .L103+12
 1118 0210 40E0     		b	.L35
 1119              	.L98:
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1120              		.loc 1 623 9 is_stmt 1 view .LVU318
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1121              		.loc 1 623 21 is_stmt 0 view .LVU319
 1122 0212 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1123              	.LVL73:
 623:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1124              		.loc 1 623 21 view .LVU320
 1125 0216 3DE0     		b	.L35
 1126              	.LVL74:
 1127              	.L99:
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1128              		.loc 1 628 9 is_stmt 1 view .LVU321
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1129              		.loc 1 628 13 is_stmt 0 view .LVU322
 1130 0218 264B     		ldr	r3, .L103+4
 1131 021a 1A6D     		ldr	r2, [r3, #80]
ARM GAS  /tmp/ccmp2DrE.s 			page 34


 1132 021c 8023     		movs	r3, #128
 1133 021e 9B00     		lsls	r3, r3, #2
 1134 0220 1000     		movs	r0, r2
 1135 0222 1840     		ands	r0, r3
 628:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1136              		.loc 1 628 12 view .LVU323
 1137 0224 1A42     		tst	r2, r3
 1138 0226 35D0     		beq	.L35
 630:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 1139              		.loc 1 630 21 view .LVU324
 1140 0228 8020     		movs	r0, #128
 1141 022a 0002     		lsls	r0, r0, #8
 1142 022c 32E0     		b	.L35
 1143              	.LVL75:
 1144              	.L41:
 637:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 638:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 639:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C1:
 641:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 642:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C1 source */
 643:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 1145              		.loc 1 643 7 is_stmt 1 view .LVU325
 1146              		.loc 1 643 16 is_stmt 0 view .LVU326
 1147 022e 214B     		ldr	r3, .L103+4
 1148 0230 DA6C     		ldr	r2, [r3, #76]
 1149              		.loc 1 643 14 view .LVU327
 1150 0232 C023     		movs	r3, #192
 1151 0234 9B01     		lsls	r3, r3, #6
 1152 0236 1100     		movs	r1, r2
 1153 0238 1940     		ands	r1, r3
 1154              	.LVL76:
 644:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 645:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is PCLK1 */
 646:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 1155              		.loc 1 646 7 is_stmt 1 view .LVU328
 1156              		.loc 1 646 10 is_stmt 0 view .LVU329
 1157 023a 1A42     		tst	r2, r3
 1158 023c 09D0     		beq	.L100
 647:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 649:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 650:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C1 clock selection is HSI */
 651:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_HSI)
 1159              		.loc 1 651 12 is_stmt 1 view .LVU330
 1160              		.loc 1 651 15 is_stmt 0 view .LVU331
 1161 023e 8023     		movs	r3, #128
 1162 0240 9B01     		lsls	r3, r3, #6
 1163 0242 9942     		cmp	r1, r3
 1164 0244 08D0     		beq	.L101
 652:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 654:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 656:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 658:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccmp2DrE.s 			page 35


 659:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 660:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 662:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 663:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 664:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 665:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C1 clock selection is SYSCLK */
 666:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 1165              		.loc 1 666 12 is_stmt 1 view .LVU332
 1166              		.loc 1 666 15 is_stmt 0 view .LVU333
 1167 0246 8023     		movs	r3, #128
 1168 0248 5B01     		lsls	r3, r3, #5
 1169 024a 9942     		cmp	r1, r3
 1170 024c 11D0     		beq	.L102
 667:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 669:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 670:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C1*/
 671:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 672:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 673:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 1171              		.loc 1 673 19 view .LVU334
 1172 024e 0020     		movs	r0, #0
 674:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 675:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 676:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 677:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(I2C2)
 678:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C2:
 679:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 680:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 681:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C2 on APB1 clock enabled*/
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 683:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 685:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 686:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 687:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 688:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 689:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 690:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 691:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 692:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* I2C2 */
 693:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 694:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C3SEL)
 695:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   case RCC_PERIPHCLK_I2C3:
 696:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 697:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Get the current I2C3 source */
 698:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 699:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 700:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is PCLK1 */
 701:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 702:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 703:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetPCLK1Freq();
 704:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 705:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if HSI is ready and if I2C3 clock selection is HSI */
 706:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_HSI)
 707:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccmp2DrE.s 			page 36


 708:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 709:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 710:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 711:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 712:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  (HSI_VALUE >> 2U);
 713:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 714:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           else
 715:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 716:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             frequency =  HSI_VALUE;
 717:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 718:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         }
 719:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 720:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Check if I2C3 clock selection is SYSCLK */
 721:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 722:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 723:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 724:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 725:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clock not enabled for I2C3*/
 726:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       else
 727:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 728:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         frequency = 0U;
 729:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 730:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 731:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 732:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C3SEL */
 733:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   default:
 734:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 735:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       break;
 736:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 737:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 738:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return(frequency);
 1173              		.loc 1 738 3 is_stmt 1 view .LVU335
 1174              		.loc 1 738 9 is_stmt 0 view .LVU336
 1175 0250 20E0     		b	.L35
 1176              	.L100:
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1177              		.loc 1 648 9 is_stmt 1 view .LVU337
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1178              		.loc 1 648 21 is_stmt 0 view .LVU338
 1179 0252 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1180              	.LVL77:
 648:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1181              		.loc 1 648 21 view .LVU339
 1182 0256 1DE0     		b	.L35
 1183              	.LVL78:
 1184              	.L101:
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1185              		.loc 1 653 9 is_stmt 1 view .LVU340
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1186              		.loc 1 653 13 is_stmt 0 view .LVU341
 1187 0258 164B     		ldr	r3, .L103+4
 1188 025a 1B68     		ldr	r3, [r3]
 1189 025c 0422     		movs	r2, #4
 1190 025e 1000     		movs	r0, r2
 1191 0260 1840     		ands	r0, r3
 653:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         {
 1192              		.loc 1 653 12 view .LVU342
ARM GAS  /tmp/ccmp2DrE.s 			page 37


 1193 0262 1A42     		tst	r2, r3
 1194 0264 16D0     		beq	.L35
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1195              		.loc 1 655 11 is_stmt 1 view .LVU343
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1196              		.loc 1 655 15 is_stmt 0 view .LVU344
 1197 0266 134B     		ldr	r3, .L103+4
 1198 0268 1B68     		ldr	r3, [r3]
 655:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           {
 1199              		.loc 1 655 14 view .LVU345
 1200 026a DB06     		lsls	r3, r3, #27
 1201 026c 1DD5     		bpl	.L81
 657:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1202              		.loc 1 657 23 view .LVU346
 1203 026e 1348     		ldr	r0, .L103+12
 1204 0270 10E0     		b	.L35
 1205              	.L102:
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1206              		.loc 1 668 9 is_stmt 1 view .LVU347
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1207              		.loc 1 668 21 is_stmt 0 view .LVU348
 1208 0272 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1209              	.LVL79:
 668:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1210              		.loc 1 668 21 view .LVU349
 1211 0276 0DE0     		b	.L35
 1212              	.LVL80:
 1213              	.L40:
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1214              		.loc 1 682 7 is_stmt 1 view .LVU350
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1215              		.loc 1 682 11 is_stmt 0 view .LVU351
 1216 0278 0E4B     		ldr	r3, .L103+4
 1217 027a 9A6B     		ldr	r2, [r3, #56]
 1218 027c 8023     		movs	r3, #128
 1219 027e DB03     		lsls	r3, r3, #15
 1220 0280 1000     		movs	r0, r2
 1221 0282 1840     		ands	r0, r3
 682:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 1222              		.loc 1 682 10 view .LVU352
 1223 0284 1A42     		tst	r2, r3
 1224 0286 05D0     		beq	.L35
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1225              		.loc 1 684 9 is_stmt 1 view .LVU353
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1226              		.loc 1 684 21 is_stmt 0 view .LVU354
 1227 0288 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1228              	.LVL81:
 684:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 1229              		.loc 1 684 21 view .LVU355
 1230 028c 02E0     		b	.L35
 1231              	.LVL82:
 1232              	.L61:
 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1233              		.loc 1 386 3 view .LVU356
 1234 028e 0020     		movs	r0, #0
 1235              	.LVL83:
ARM GAS  /tmp/ccmp2DrE.s 			page 38


 386:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1236              		.loc 1 386 3 view .LVU357
 1237 0290 00E0     		b	.L35
 1238              	.L62:
 1239 0292 0020     		movs	r0, #0
 1240              	.LVL84:
 1241              	.L35:
 739:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1242              		.loc 1 739 1 view .LVU358
 1243              		@ sp needed
 1244 0294 10BD     		pop	{r4, pc}
 1245              	.LVL85:
 1246              	.L66:
 429:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               break;
 1247              		.loc 1 429 25 view .LVU359
 1248 0296 0F48     		ldr	r0, .L103+36
 1249 0298 FCE7     		b	.L35
 1250              	.L67:
 1251 029a 0F48     		ldr	r0, .L103+40
 1252 029c FAE7     		b	.L35
 1253              	.LVL86:
 1254              	.L72:
 525:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1255              		.loc 1 525 23 view .LVU360
 1256 029e 0B48     		ldr	r0, .L103+28
 1257 02a0 F8E7     		b	.L35
 1258              	.L75:
 571:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1259              		.loc 1 571 23 view .LVU361
 1260 02a2 0A48     		ldr	r0, .L103+28
 1261 02a4 F6E7     		b	.L35
 1262              	.L78:
 616:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1263              		.loc 1 616 23 view .LVU362
 1264 02a6 0948     		ldr	r0, .L103+28
 1265 02a8 F4E7     		b	.L35
 1266              	.L81:
 661:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           }
 1267              		.loc 1 661 23 view .LVU363
 1268 02aa 0848     		ldr	r0, .L103+28
 1269 02ac F2E7     		b	.L35
 1270              	.L104:
 1271 02ae C046     		.align	2
 1272              	.L103:
 1273 02b0 00000000 		.word	.L39
 1274 02b4 00100240 		.word	1073876992
 1275 02b8 00000000 		.word	PLLMulTable
 1276 02bc 00093D00 		.word	4000000
 1277 02c0 88900000 		.word	37000
 1278 02c4 80841E00 		.word	2000000
 1279 02c8 00127A00 		.word	8000000
 1280 02cc 0024F400 		.word	16000000
 1281 02d0 006CDC02 		.word	48000000
 1282 02d4 40420F00 		.word	1000000
 1283 02d8 20A10700 		.word	500000
 1284              		.cfi_endproc
 1285              	.LFE36:
ARM GAS  /tmp/ccmp2DrE.s 			page 39


 1287              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 1288              		.align	1
 1289              		.global	HAL_RCCEx_EnableLSECSS
 1290              		.syntax unified
 1291              		.code	16
 1292              		.thumb_func
 1294              	HAL_RCCEx_EnableLSECSS:
 1295              	.LFB37:
 740:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 741:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 742:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
 743:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 744:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 745:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
 746:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1296              		.loc 1 746 1 is_stmt 1 view -0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 747:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1301              		.loc 1 747 3 view .LVU365
 1302 0000 034A     		ldr	r2, .L106
 1303 0002 116D     		ldr	r1, [r2, #80]
 1304 0004 8023     		movs	r3, #128
 1305 0006 9B01     		lsls	r3, r3, #6
 1306 0008 0B43     		orrs	r3, r1
 1307 000a 1365     		str	r3, [r2, #80]
 748:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1308              		.loc 1 748 1 is_stmt 0 view .LVU366
 1309              		@ sp needed
 1310 000c 7047     		bx	lr
 1311              	.L107:
 1312 000e C046     		.align	2
 1313              	.L106:
 1314 0010 00100240 		.word	1073876992
 1315              		.cfi_endproc
 1316              	.LFE37:
 1318              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 1319              		.align	1
 1320              		.global	HAL_RCCEx_DisableLSECSS
 1321              		.syntax unified
 1322              		.code	16
 1323              		.thumb_func
 1325              	HAL_RCCEx_DisableLSECSS:
 1326              	.LFB38:
 749:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 750:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 751:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
 752:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   Once enabled this bit cannot be disabled, except after an LSE failure detection
 753:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         (LSECSSD=1). In that case the software MUST disable the LSECSSON bit.
 754:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         Reset by power on reset and RTC software reset (RTCRST bit).
 755:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 756:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 757:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
 758:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1327              		.loc 1 758 1 is_stmt 1 view -0
ARM GAS  /tmp/ccmp2DrE.s 			page 40


 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
 759:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS */
 760:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    CLEAR_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1332              		.loc 1 760 4 view .LVU368
 1333 0000 044B     		ldr	r3, .L109
 1334 0002 1A6D     		ldr	r2, [r3, #80]
 1335 0004 0449     		ldr	r1, .L109+4
 1336 0006 0A40     		ands	r2, r1
 1337 0008 1A65     		str	r2, [r3, #80]
 761:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 762:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT */
 763:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 1338              		.loc 1 763 3 view .LVU369
 1339 000a 1A69     		ldr	r2, [r3, #16]
 1340 000c 8021     		movs	r1, #128
 1341 000e 8A43     		bics	r2, r1
 1342 0010 1A61     		str	r2, [r3, #16]
 764:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1343              		.loc 1 764 1 is_stmt 0 view .LVU370
 1344              		@ sp needed
 1345 0012 7047     		bx	lr
 1346              	.L110:
 1347              		.align	2
 1348              	.L109:
 1349 0014 00100240 		.word	1073876992
 1350 0018 FFDFFFFF 		.word	-8193
 1351              		.cfi_endproc
 1352              	.LFE38:
 1354              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 1355              		.align	1
 1356              		.global	HAL_RCCEx_EnableLSECSS_IT
 1357              		.syntax unified
 1358              		.code	16
 1359              		.thumb_func
 1361              	HAL_RCCEx_EnableLSECSS_IT:
 1362              	.LFB39:
 765:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 766:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 767:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System IT & corresponding EXTI line.
 768:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System IT is mapped on RTC EXTI line 19
 769:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 770:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 771:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
 772:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1363              		.loc 1 772 1 is_stmt 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 0
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367              		@ link register save eliminated.
 773:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 774:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    SET_BIT(RCC->CSR, RCC_CSR_LSECSSON) ;
 1368              		.loc 1 774 4 view .LVU372
 1369 0000 094B     		ldr	r3, .L112
 1370 0002 196D     		ldr	r1, [r3, #80]
ARM GAS  /tmp/ccmp2DrE.s 			page 41


 1371 0004 8022     		movs	r2, #128
 1372 0006 9201     		lsls	r2, r2, #6
 1373 0008 0A43     		orrs	r2, r1
 1374 000a 1A65     		str	r2, [r3, #80]
 775:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 776:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
 777:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 1375              		.loc 1 777 3 view .LVU373
 1376 000c 1A69     		ldr	r2, [r3, #16]
 1377 000e 8021     		movs	r1, #128
 1378 0010 0A43     		orrs	r2, r1
 1379 0012 1A61     		str	r2, [r3, #16]
 778:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 779:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
 780:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 1380              		.loc 1 780 3 view .LVU374
 1381 0014 054B     		ldr	r3, .L112+4
 1382 0016 1968     		ldr	r1, [r3]
 1383 0018 8022     		movs	r2, #128
 1384 001a 1203     		lsls	r2, r2, #12
 1385 001c 1143     		orrs	r1, r2
 1386 001e 1960     		str	r1, [r3]
 781:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 1387              		.loc 1 781 3 view .LVU375
 1388 0020 9968     		ldr	r1, [r3, #8]
 1389 0022 0A43     		orrs	r2, r1
 1390 0024 9A60     		str	r2, [r3, #8]
 782:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1391              		.loc 1 782 1 is_stmt 0 view .LVU376
 1392              		@ sp needed
 1393 0026 7047     		bx	lr
 1394              	.L113:
 1395              		.align	2
 1396              	.L112:
 1397 0028 00100240 		.word	1073876992
 1398 002c 00040140 		.word	1073808384
 1399              		.cfi_endproc
 1400              	.LFE39:
 1402              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 1403              		.align	1
 1404              		.weak	HAL_RCCEx_LSECSS_Callback
 1405              		.syntax unified
 1406              		.code	16
 1407              		.thumb_func
 1409              	HAL_RCCEx_LSECSS_Callback:
 1410              	.LFB41:
 783:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 784:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 785:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
 786:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 787:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 788:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 790:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 792:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 793:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
ARM GAS  /tmp/ccmp2DrE.s 			page 42


 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 795:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 796:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 798:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 800:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 801:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 802:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
 803:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
 804:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 805:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
 806:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1411              		.loc 1 806 1 is_stmt 1 view -0
 1412              		.cfi_startproc
 1413              		@ args = 0, pretend = 0, frame = 0
 1414              		@ frame_needed = 0, uses_anonymous_args = 0
 1415              		@ link register save eliminated.
 807:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 808:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
 809:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
 810:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1416              		.loc 1 810 1 view .LVU378
 1417              		@ sp needed
 1418 0000 7047     		bx	lr
 1419              		.cfi_endproc
 1420              	.LFE41:
 1422              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 1423              		.align	1
 1424              		.global	HAL_RCCEx_LSECSS_IRQHandler
 1425              		.syntax unified
 1426              		.code	16
 1427              		.thumb_func
 1429              	HAL_RCCEx_LSECSS_IRQHandler:
 1430              	.LFB40:
 789:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 1431              		.loc 1 789 1 view -0
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 0
 1434              		@ frame_needed = 0, uses_anonymous_args = 0
 1435 0000 10B5     		push	{r4, lr}
 1436              	.LCFI2:
 1437              		.cfi_def_cfa_offset 8
 1438              		.cfi_offset 4, -8
 1439              		.cfi_offset 14, -4
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1440              		.loc 1 791 3 view .LVU380
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1441              		.loc 1 791 6 is_stmt 0 view .LVU381
 1442 0002 054B     		ldr	r3, .L118
 1443 0004 5B69     		ldr	r3, [r3, #20]
 791:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1444              		.loc 1 791 5 view .LVU382
 1445 0006 1B06     		lsls	r3, r3, #24
 1446 0008 00D4     		bmi	.L117
 1447              	.L115:
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccmp2DrE.s 			page 43


 1448              		.loc 1 799 1 view .LVU383
 1449              		@ sp needed
 1450 000a 10BD     		pop	{r4, pc}
 1451              	.L117:
 794:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1452              		.loc 1 794 5 is_stmt 1 view .LVU384
 1453 000c FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 1454              	.LVL87:
 797:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 1455              		.loc 1 797 5 view .LVU385
 1456 0010 014B     		ldr	r3, .L118
 1457 0012 8022     		movs	r2, #128
 1458 0014 9A61     		str	r2, [r3, #24]
 799:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1459              		.loc 1 799 1 is_stmt 0 view .LVU386
 1460 0016 F8E7     		b	.L115
 1461              	.L119:
 1462              		.align	2
 1463              	.L118:
 1464 0018 00100240 		.word	1073876992
 1465              		.cfi_endproc
 1466              	.LFE40:
 1468              		.section	.text.HAL_RCCEx_EnableHSI48_VREFINT,"ax",%progbits
 1469              		.align	1
 1470              		.global	HAL_RCCEx_EnableHSI48_VREFINT
 1471              		.syntax unified
 1472              		.code	16
 1473              		.thumb_func
 1475              	HAL_RCCEx_EnableHSI48_VREFINT:
 1476              	.LFB42:
 811:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 812:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined(SYSCFG_CFGR3_ENREF_HSI48)
 813:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 814:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Enables Vrefint for the HSI48.
 815:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note  This is functional only if the LOCK is not set
 816:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 817:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 818:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableHSI48_VREFINT(void)
 819:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1477              		.loc 1 819 1 is_stmt 1 view -0
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 0
 1480              		@ frame_needed = 0, uses_anonymous_args = 0
 1481              		@ link register save eliminated.
 820:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable the Buffer for the ADC by setting SYSCFG_CFGR3_ENREF_HSI48 bit in SYSCFG_CFGR3 register
 821:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT (SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 1482              		.loc 1 821 3 view .LVU388
 1483 0000 034A     		ldr	r2, .L121
 1484 0002 116A     		ldr	r1, [r2, #32]
 1485 0004 8023     		movs	r3, #128
 1486 0006 9B01     		lsls	r3, r3, #6
 1487 0008 0B43     		orrs	r3, r1
 1488 000a 1362     		str	r3, [r2, #32]
 822:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1489              		.loc 1 822 1 is_stmt 0 view .LVU389
 1490              		@ sp needed
 1491 000c 7047     		bx	lr
ARM GAS  /tmp/ccmp2DrE.s 			page 44


 1492              	.L122:
 1493 000e C046     		.align	2
 1494              	.L121:
 1495 0010 00000140 		.word	1073807360
 1496              		.cfi_endproc
 1497              	.LFE42:
 1499              		.section	.text.HAL_RCCEx_DisableHSI48_VREFINT,"ax",%progbits
 1500              		.align	1
 1501              		.global	HAL_RCCEx_DisableHSI48_VREFINT
 1502              		.syntax unified
 1503              		.code	16
 1504              		.thumb_func
 1506              	HAL_RCCEx_DisableHSI48_VREFINT:
 1507              	.LFB43:
 823:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 824:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 825:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Disables the Vrefint for the HSI48.
 826:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @note  This is functional only if the LOCK is not set
 827:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 828:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 829:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableHSI48_VREFINT(void)
 830:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1508              		.loc 1 830 1 is_stmt 1 view -0
 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 0
 1511              		@ frame_needed = 0, uses_anonymous_args = 0
 1512              		@ link register save eliminated.
 831:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Disable the Vrefint by resetting SYSCFG_CFGR3_ENREF_HSI48 bit in SYSCFG_CFGR3 register */
 832:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   CLEAR_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_ENREF_HSI48);
 1513              		.loc 1 832 3 view .LVU391
 1514 0000 024A     		ldr	r2, .L124
 1515 0002 136A     		ldr	r3, [r2, #32]
 1516 0004 0249     		ldr	r1, .L124+4
 1517 0006 0B40     		ands	r3, r1
 1518 0008 1362     		str	r3, [r2, #32]
 833:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1519              		.loc 1 833 1 is_stmt 0 view .LVU392
 1520              		@ sp needed
 1521 000a 7047     		bx	lr
 1522              	.L125:
 1523              		.align	2
 1524              	.L124:
 1525 000c 00000140 		.word	1073807360
 1526 0010 FFDFFFFF 		.word	-8193
 1527              		.cfi_endproc
 1528              	.LFE43:
 1530              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 1531              		.align	1
 1532              		.global	HAL_RCCEx_CRSConfig
 1533              		.syntax unified
 1534              		.code	16
 1535              		.thumb_func
 1537              	HAL_RCCEx_CRSConfig:
 1538              	.LVL88:
 1539              	.LFB44:
 834:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 835:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #endif /* SYSCFG_CFGR3_ENREF_HSI48 */
ARM GAS  /tmp/ccmp2DrE.s 			page 45


 836:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 837:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 838:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @}
 839:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 840:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 841:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** #if defined (CRS)
 842:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 843:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
 844:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
 845:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  *
 846:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @verbatim
 847:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
 848:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
 849:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  ===============================================================================
 850:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     [..]
 851:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
 852:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 853:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
 854:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 855:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
 856:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 857:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
 858:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
 859:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
 860:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
 861:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Macro @ref __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
 862:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
 863:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) Call function @ref HAL_RCCEx_CRSConfig which
 864:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Reset CRS registers to their default values.
 865:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Configure CRS registers with synchronization configuration
 866:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Enable automatic calibration and frequency error counter feature
 867:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
 868:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
 869:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
 870:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
 871:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            should be used as SYNC signal.
 872:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 873:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
 874:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) Call function @ref HAL_RCCEx_CRSWaitSynchronization()
 875:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
 876:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                         application if synchronization is OK
 877:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 878:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
 879:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             @ref HAL_RCCEx_CRSGetSynchronizationInfo()
 880:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 881:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
 882:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
 883:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
 884:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
 885:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
 886:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
 887:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 888:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
 889:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           through CRS Handler (RCC_IRQn/RCC_IRQHandler)
 890:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Call function @ref HAL_RCCEx_CRSConfig()
 891:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Enable RCC_IRQn (thanks to NVIC functions)
 892:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (@ref __HAL_RCC_CRS_ENABLE_IT)
ARM GAS  /tmp/ccmp2DrE.s 			page 46


 893:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
 894:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
 895:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_SyncOkCallback()
 896:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_SyncWarnCallback()
 897:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_ExpectedSyncCallback()
 898:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****                    (+++) @ref HAL_RCCEx_CRS_ErrorCallback()
 899:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 900:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function @ref HAL_RCCEx_CRSSoftwareSynchronizatio
 901:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****           This function can be called before calling @ref HAL_RCCEx_CRSConfig (for instance in Syst
 902:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 903:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** @endverbatim
 904:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  * @{
 905:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****  */
 906:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 907:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 908:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
 909:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
 910:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 911:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 912:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
 913:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1540              		.loc 1 913 1 is_stmt 1 view -0
 1541              		.cfi_startproc
 1542              		@ args = 0, pretend = 0, frame = 0
 1543              		@ frame_needed = 0, uses_anonymous_args = 0
 1544              		@ link register save eliminated.
 914:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t value;
 1545              		.loc 1 914 3 view .LVU394
 915:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 916:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameters */
 917:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
 1546              		.loc 1 917 3 view .LVU395
 918:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
 1547              		.loc 1 918 3 view .LVU396
 919:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
 1548              		.loc 1 919 3 view .LVU397
 920:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
 1549              		.loc 1 920 3 view .LVU398
 921:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
 1550              		.loc 1 921 3 view .LVU399
 922:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
 1551              		.loc 1 922 3 view .LVU400
 923:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 924:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* CONFIGURATION */
 925:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 926:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
 927:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 1552              		.loc 1 927 3 view .LVU401
 1553 0000 104B     		ldr	r3, .L127
 1554 0002 996A     		ldr	r1, [r3, #40]
 1555 0004 8022     		movs	r2, #128
 1556 0006 1205     		lsls	r2, r2, #20
 1557 0008 0A43     		orrs	r2, r1
 1558 000a 9A62     		str	r2, [r3, #40]
 928:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 1559              		.loc 1 928 3 view .LVU402
 1560 000c 9A6A     		ldr	r2, [r3, #40]
ARM GAS  /tmp/ccmp2DrE.s 			page 47


 1561 000e 0E49     		ldr	r1, .L127+4
 1562 0010 0A40     		ands	r2, r1
 1563 0012 9A62     		str	r2, [r3, #40]
 929:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 930:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
 931:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
 932:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
 933:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 1564              		.loc 1 933 3 view .LVU403
 1565              		.loc 1 933 29 is_stmt 0 view .LVU404
 1566 0014 0268     		ldr	r2, [r0]
 1567 0016 4368     		ldr	r3, [r0, #4]
 1568 0018 1A43     		orrs	r2, r3
 1569              		.loc 1 933 9 view .LVU405
 1570 001a 8368     		ldr	r3, [r0, #8]
 1571 001c 1A43     		orrs	r2, r3
 1572              	.LVL89:
 934:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
 935:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 1573              		.loc 1 935 3 is_stmt 1 view .LVU406
 1574              		.loc 1 935 9 is_stmt 0 view .LVU407
 1575 001e C368     		ldr	r3, [r0, #12]
 1576 0020 1343     		orrs	r3, r2
 1577              	.LVL90:
 936:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
 937:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 1578              		.loc 1 937 3 is_stmt 1 view .LVU408
 1579              		.loc 1 937 36 is_stmt 0 view .LVU409
 1580 0022 0269     		ldr	r2, [r0, #16]
 1581 0024 1204     		lsls	r2, r2, #16
 1582              		.loc 1 937 9 view .LVU410
 1583 0026 1A43     		orrs	r2, r3
 1584              	.LVL91:
 938:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 1585              		.loc 1 938 3 is_stmt 1 view .LVU411
 1586 0028 084B     		ldr	r3, .L127+8
 1587 002a 5A60     		str	r2, [r3, #4]
 939:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 940:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
 941:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
 942:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 1588              		.loc 1 942 3 view .LVU412
 1589 002c 1A68     		ldr	r2, [r3]
 1590              	.LVL92:
 1591              		.loc 1 942 3 is_stmt 0 view .LVU413
 1592 002e 0849     		ldr	r1, .L127+12
 1593 0030 0A40     		ands	r2, r1
 1594 0032 4169     		ldr	r1, [r0, #20]
 1595 0034 0902     		lsls	r1, r1, #8
 1596 0036 0A43     		orrs	r2, r1
 1597 0038 1A60     		str	r2, [r3]
 1598              	.LVL93:
 943:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 944:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
 945:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 946:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
 947:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
ARM GAS  /tmp/ccmp2DrE.s 			page 48


 1599              		.loc 1 947 3 is_stmt 1 view .LVU414
 1600 003a 1A68     		ldr	r2, [r3]
 1601 003c 6021     		movs	r1, #96
 1602 003e 0A43     		orrs	r2, r1
 1603 0040 1A60     		str	r2, [r3]
 948:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1604              		.loc 1 948 1 is_stmt 0 view .LVU415
 1605              		@ sp needed
 1606 0042 7047     		bx	lr
 1607              	.L128:
 1608              		.align	2
 1609              	.L127:
 1610 0044 00100240 		.word	1073876992
 1611 0048 FFFFFFF7 		.word	-134217729
 1612 004c 006C0040 		.word	1073769472
 1613 0050 FFC0FFFF 		.word	-16129
 1614              		.cfi_endproc
 1615              	.LFE44:
 1617              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 1618              		.align	1
 1619              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 1620              		.syntax unified
 1621              		.code	16
 1622              		.thumb_func
 1624              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 1625              	.LFB45:
 949:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 950:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 951:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
 952:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 953:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 954:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
 955:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1626              		.loc 1 955 1 is_stmt 1 view -0
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 0
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630              		@ link register save eliminated.
 956:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 1631              		.loc 1 956 3 view .LVU417
 1632 0000 024A     		ldr	r2, .L130
 1633 0002 1368     		ldr	r3, [r2]
 1634 0004 8021     		movs	r1, #128
 1635 0006 0B43     		orrs	r3, r1
 1636 0008 1360     		str	r3, [r2]
 957:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1637              		.loc 1 957 1 is_stmt 0 view .LVU418
 1638              		@ sp needed
 1639 000a 7047     		bx	lr
 1640              	.L131:
 1641              		.align	2
 1642              	.L130:
 1643 000c 006C0040 		.word	1073769472
 1644              		.cfi_endproc
 1645              	.LFE45:
 1647              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 1648              		.align	1
ARM GAS  /tmp/ccmp2DrE.s 			page 49


 1649              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 1650              		.syntax unified
 1651              		.code	16
 1652              		.thumb_func
 1654              	HAL_RCCEx_CRSGetSynchronizationInfo:
 1655              	.LVL94:
 1656              	.LFB46:
 958:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 959:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 960:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
 961:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
 962:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
 963:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
 964:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
 965:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1657              		.loc 1 965 1 is_stmt 1 view -0
 1658              		.cfi_startproc
 1659              		@ args = 0, pretend = 0, frame = 0
 1660              		@ frame_needed = 0, uses_anonymous_args = 0
 1661              		@ link register save eliminated.
 966:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check the parameter */
 967:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
 1662              		.loc 1 967 3 view .LVU420
 968:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 969:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get the reload value */
 970:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 1663              		.loc 1 970 3 view .LVU421
 1664              		.loc 1 970 42 is_stmt 0 view .LVU422
 1665 0000 094A     		ldr	r2, .L133
 1666 0002 5368     		ldr	r3, [r2, #4]
 1667              		.loc 1 970 31 view .LVU423
 1668 0004 1B04     		lsls	r3, r3, #16
 1669 0006 1B0C     		lsrs	r3, r3, #16
 1670              		.loc 1 970 29 view .LVU424
 1671 0008 0360     		str	r3, [r0]
 971:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 972:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
 973:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 1672              		.loc 1 973 3 is_stmt 1 view .LVU425
 1673              		.loc 1 973 52 is_stmt 0 view .LVU426
 1674 000a 1168     		ldr	r1, [r2]
 1675              		.loc 1 973 41 view .LVU427
 1676 000c 090A     		lsrs	r1, r1, #8
 1677 000e 3F23     		movs	r3, #63
 1678 0010 0B40     		ands	r3, r1
 1679              		.loc 1 973 39 view .LVU428
 1680 0012 4360     		str	r3, [r0, #4]
 974:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 975:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
 976:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 1681              		.loc 1 976 3 is_stmt 1 view .LVU429
 1682              		.loc 1 976 47 is_stmt 0 view .LVU430
 1683 0014 9368     		ldr	r3, [r2, #8]
 1684              		.loc 1 976 36 view .LVU431
 1685 0016 1B0C     		lsrs	r3, r3, #16
 1686              		.loc 1 976 34 view .LVU432
 1687 0018 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccmp2DrE.s 			page 50


 977:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 978:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
 979:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 1688              		.loc 1 979 3 is_stmt 1 view .LVU433
 1689              		.loc 1 979 49 is_stmt 0 view .LVU434
 1690 001a 9368     		ldr	r3, [r2, #8]
 1691              		.loc 1 979 38 view .LVU435
 1692 001c 8022     		movs	r2, #128
 1693 001e 1202     		lsls	r2, r2, #8
 1694 0020 1340     		ands	r3, r2
 1695              		.loc 1 979 36 view .LVU436
 1696 0022 C360     		str	r3, [r0, #12]
 980:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1697              		.loc 1 980 1 view .LVU437
 1698              		@ sp needed
 1699 0024 7047     		bx	lr
 1700              	.L134:
 1701 0026 C046     		.align	2
 1702              	.L133:
 1703 0028 006C0040 		.word	1073769472
 1704              		.cfi_endproc
 1705              	.LFE46:
 1707              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 1708              		.align	1
 1709              		.global	HAL_RCCEx_CRSWaitSynchronization
 1710              		.syntax unified
 1711              		.code	16
 1712              		.thumb_func
 1714              	HAL_RCCEx_CRSWaitSynchronization:
 1715              	.LVL95:
 1716              	.LFB47:
 981:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 982:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
 983:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
 984:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
 985:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
 986:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *        frequency.
 987:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
 988:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
 989:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
 990:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
 991:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
 992:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
 993:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
 994:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
 995:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
 996:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** */
 997:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
 998:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1717              		.loc 1 998 1 is_stmt 1 view -0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 0
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
 1721              		.loc 1 998 1 is_stmt 0 view .LVU439
 1722 0000 70B5     		push	{r4, r5, r6, lr}
 1723              	.LCFI3:
 1724              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccmp2DrE.s 			page 51


 1725              		.cfi_offset 4, -16
 1726              		.cfi_offset 5, -12
 1727              		.cfi_offset 6, -8
 1728              		.cfi_offset 14, -4
 1729 0002 0500     		movs	r5, r0
 999:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 1730              		.loc 1 999 3 is_stmt 1 view .LVU440
 1731              	.LVL96:
1000:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
 1732              		.loc 1 1000 3 view .LVU441
1001:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1002:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get timeout */
1003:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 1733              		.loc 1 1003 3 view .LVU442
 1734              		.loc 1 1003 15 is_stmt 0 view .LVU443
 1735 0004 FFF7FEFF 		bl	HAL_GetTick
 1736              	.LVL97:
 1737              		.loc 1 1003 15 view .LVU444
 1738 0008 0600     		movs	r6, r0
 1739              	.LVL98:
 999:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t tickstart;
 1740              		.loc 1 999 12 view .LVU445
 1741 000a 0024     		movs	r4, #0
 1742 000c 0FE0     		b	.L143
 1743              	.LVL99:
 1744              	.L147:
1004:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1005:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
1006:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   do
1007:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
1009:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1010:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 1745              		.loc 1 1010 7 is_stmt 1 view .LVU446
 1746              		.loc 1 1010 12 is_stmt 0 view .LVU447
 1747 000e FFF7FEFF 		bl	HAL_GetTick
 1748              	.LVL100:
 1749              		.loc 1 1010 26 view .LVU448
 1750 0012 801B     		subs	r0, r0, r6
 1751              		.loc 1 1010 9 view .LVU449
 1752 0014 A842     		cmp	r0, r5
 1753 0016 03D8     		bhi	.L144
 1754              		.loc 1 1010 50 discriminator 1 view .LVU450
 1755 0018 002D     		cmp	r5, #0
 1756 001a 0AD1     		bne	.L136
1011:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1012:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 1757              		.loc 1 1012 19 view .LVU451
 1758 001c 0124     		movs	r4, #1
 1759              	.LVL101:
 1760              		.loc 1 1012 19 view .LVU452
 1761 001e 08E0     		b	.L136
 1762              	.LVL102:
 1763              	.L144:
 1764              		.loc 1 1012 19 view .LVU453
 1765 0020 0124     		movs	r4, #1
 1766              	.LVL103:
ARM GAS  /tmp/ccmp2DrE.s 			page 52


 1767              		.loc 1 1012 19 view .LVU454
 1768 0022 06E0     		b	.L136
 1769              	.LVL104:
 1770              	.L148:
1013:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1014:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1015:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
1017:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1018:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
1020:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1021:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
1023:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1024:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1025:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
1027:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1028:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
1030:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1031:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
1033:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1034:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1035:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
1037:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1038:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
1040:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1041:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
1043:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1044:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1045:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
1047:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1048:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
1050:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1051:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
1053:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1054:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1055:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
1057:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1058:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
1060:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1061:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
1063:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1064:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1065:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
ARM GAS  /tmp/ccmp2DrE.s 			page 53


1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
1067:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1068:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
1069:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 1771              		.loc 1 1069 7 is_stmt 1 discriminator 2 view .LVU455
 1772              		.loc 1 1069 7 discriminator 2 view .LVU456
 1773              		.loc 1 1069 7 discriminator 2 view .LVU457
 1774 0024 1D4B     		ldr	r3, .L149
 1775 0026 0822     		movs	r2, #8
 1776 0028 DA60     		str	r2, [r3, #12]
 1777              	.L142:
 1778              		.loc 1 1069 7 discriminator 4 view .LVU458
1070:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1071:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 1779              		.loc 1 1071 10 discriminator 4 view .LVU459
 1780              		.loc 1 1071 3 is_stmt 0 discriminator 4 view .LVU460
 1781 002a 002C     		cmp	r4, #0
 1782 002c 33D1     		bne	.L146
 1783              	.LVL105:
 1784              	.L143:
1006:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 1785              		.loc 1 1006 3 is_stmt 1 view .LVU461
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1786              		.loc 1 1008 5 view .LVU462
1008:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1787              		.loc 1 1008 7 is_stmt 0 view .LVU463
 1788 002e 6B1C     		adds	r3, r5, #1
 1789 0030 EDD1     		bne	.L147
 1790              	.LVL106:
 1791              	.L136:
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1792              		.loc 1 1016 5 is_stmt 1 view .LVU464
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1793              		.loc 1 1016 8 is_stmt 0 view .LVU465
 1794 0032 1A4B     		ldr	r3, .L149
 1795 0034 9B68     		ldr	r3, [r3, #8]
1016:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1796              		.loc 1 1016 7 view .LVU466
 1797 0036 DB07     		lsls	r3, r3, #31
 1798 0038 04D5     		bpl	.L137
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1799              		.loc 1 1019 7 is_stmt 1 view .LVU467
1019:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1800              		.loc 1 1019 17 is_stmt 0 view .LVU468
 1801 003a 0223     		movs	r3, #2
 1802 003c 1C43     		orrs	r4, r3
 1803              	.LVL107:
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1804              		.loc 1 1022 7 is_stmt 1 view .LVU469
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1805              		.loc 1 1022 7 view .LVU470
1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1806              		.loc 1 1022 7 view .LVU471
 1807 003e 174B     		ldr	r3, .L149
 1808 0040 0122     		movs	r2, #1
 1809 0042 DA60     		str	r2, [r3, #12]
 1810              	.L137:
ARM GAS  /tmp/ccmp2DrE.s 			page 54


1022:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1811              		.loc 1 1022 7 discriminator 4 view .LVU472
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1812              		.loc 1 1026 5 discriminator 4 view .LVU473
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1813              		.loc 1 1026 8 is_stmt 0 discriminator 4 view .LVU474
 1814 0044 154B     		ldr	r3, .L149
 1815 0046 9B68     		ldr	r3, [r3, #8]
1026:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1816              		.loc 1 1026 7 discriminator 4 view .LVU475
 1817 0048 9B07     		lsls	r3, r3, #30
 1818 004a 04D5     		bpl	.L138
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1819              		.loc 1 1029 7 is_stmt 1 view .LVU476
1029:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1820              		.loc 1 1029 17 is_stmt 0 view .LVU477
 1821 004c 0423     		movs	r3, #4
 1822 004e 1C43     		orrs	r4, r3
 1823              	.LVL108:
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1824              		.loc 1 1032 7 is_stmt 1 view .LVU478
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1825              		.loc 1 1032 7 view .LVU479
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1826              		.loc 1 1032 7 view .LVU480
 1827 0050 124B     		ldr	r3, .L149
 1828 0052 0222     		movs	r2, #2
 1829 0054 DA60     		str	r2, [r3, #12]
 1830              	.L138:
1032:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1831              		.loc 1 1032 7 discriminator 4 view .LVU481
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1832              		.loc 1 1036 5 discriminator 4 view .LVU482
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1833              		.loc 1 1036 8 is_stmt 0 discriminator 4 view .LVU483
 1834 0056 114B     		ldr	r3, .L149
 1835 0058 9B68     		ldr	r3, [r3, #8]
1036:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1836              		.loc 1 1036 7 discriminator 4 view .LVU484
 1837 005a 5B05     		lsls	r3, r3, #21
 1838 005c 04D5     		bpl	.L139
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1839              		.loc 1 1039 7 is_stmt 1 view .LVU485
1039:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1840              		.loc 1 1039 17 is_stmt 0 view .LVU486
 1841 005e 2023     		movs	r3, #32
 1842 0060 1C43     		orrs	r4, r3
 1843              	.LVL109:
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1844              		.loc 1 1042 7 is_stmt 1 view .LVU487
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1845              		.loc 1 1042 7 view .LVU488
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1846              		.loc 1 1042 7 view .LVU489
 1847 0062 0E4B     		ldr	r3, .L149
 1848 0064 0422     		movs	r2, #4
 1849 0066 DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/ccmp2DrE.s 			page 55


 1850              	.L139:
1042:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1851              		.loc 1 1042 7 discriminator 4 view .LVU490
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1852              		.loc 1 1046 5 discriminator 4 view .LVU491
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1853              		.loc 1 1046 8 is_stmt 0 discriminator 4 view .LVU492
 1854 0068 0C4B     		ldr	r3, .L149
 1855 006a 9B68     		ldr	r3, [r3, #8]
1046:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1856              		.loc 1 1046 7 discriminator 4 view .LVU493
 1857 006c DB05     		lsls	r3, r3, #23
 1858 006e 04D5     		bpl	.L140
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1859              		.loc 1 1049 7 is_stmt 1 view .LVU494
1049:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1860              		.loc 1 1049 17 is_stmt 0 view .LVU495
 1861 0070 0823     		movs	r3, #8
 1862 0072 1C43     		orrs	r4, r3
 1863              	.LVL110:
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1864              		.loc 1 1052 7 is_stmt 1 view .LVU496
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1865              		.loc 1 1052 7 view .LVU497
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1866              		.loc 1 1052 7 view .LVU498
 1867 0074 094B     		ldr	r3, .L149
 1868 0076 0422     		movs	r2, #4
 1869 0078 DA60     		str	r2, [r3, #12]
 1870              	.L140:
1052:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1871              		.loc 1 1052 7 discriminator 4 view .LVU499
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1872              		.loc 1 1056 5 discriminator 4 view .LVU500
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1873              		.loc 1 1056 8 is_stmt 0 discriminator 4 view .LVU501
 1874 007a 084B     		ldr	r3, .L149
 1875 007c 9B68     		ldr	r3, [r3, #8]
1056:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1876              		.loc 1 1056 7 discriminator 4 view .LVU502
 1877 007e 9B05     		lsls	r3, r3, #22
 1878 0080 04D5     		bpl	.L141
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1879              		.loc 1 1059 7 is_stmt 1 view .LVU503
1059:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 1880              		.loc 1 1059 17 is_stmt 0 view .LVU504
 1881 0082 1023     		movs	r3, #16
 1882 0084 1C43     		orrs	r4, r3
 1883              	.LVL111:
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1884              		.loc 1 1062 7 is_stmt 1 view .LVU505
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1885              		.loc 1 1062 7 view .LVU506
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1886              		.loc 1 1062 7 view .LVU507
 1887 0086 054B     		ldr	r3, .L149
 1888 0088 0422     		movs	r2, #4
ARM GAS  /tmp/ccmp2DrE.s 			page 56


 1889 008a DA60     		str	r2, [r3, #12]
 1890              	.L141:
1062:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 1891              		.loc 1 1062 7 discriminator 4 view .LVU508
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1892              		.loc 1 1066 5 discriminator 4 view .LVU509
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1893              		.loc 1 1066 8 is_stmt 0 discriminator 4 view .LVU510
 1894 008c 034B     		ldr	r3, .L149
 1895 008e 9B68     		ldr	r3, [r3, #8]
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1896              		.loc 1 1066 7 discriminator 4 view .LVU511
 1897 0090 1B07     		lsls	r3, r3, #28
 1898 0092 CAD5     		bpl	.L142
1066:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 1899              		.loc 1 1066 7 discriminator 4 view .LVU512
 1900 0094 C6E7     		b	.L148
 1901              	.L146:
1072:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1073:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   return crsstatus;
 1902              		.loc 1 1073 3 is_stmt 1 view .LVU513
1074:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1903              		.loc 1 1074 1 is_stmt 0 view .LVU514
 1904 0096 2000     		movs	r0, r4
 1905              		@ sp needed
 1906              	.LVL112:
 1907              	.LVL113:
 1908              	.LVL114:
 1909              		.loc 1 1074 1 view .LVU515
 1910 0098 70BD     		pop	{r4, r5, r6, pc}
 1911              	.L150:
 1912 009a C046     		.align	2
 1913              	.L149:
 1914 009c 006C0040 		.word	1073769472
 1915              		.cfi_endproc
 1916              	.LFE47:
 1918              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 1919              		.align	1
 1920              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 1921              		.syntax unified
 1922              		.code	16
 1923              		.thumb_func
 1925              	HAL_RCCEx_CRS_SyncOkCallback:
 1926              	.LFB49:
1075:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1076:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1077:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
1078:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval None
1079:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1080:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
1081:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
1082:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
1083:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
1086:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1087:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
ARM GAS  /tmp/ccmp2DrE.s 			page 57


1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
1089:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1090:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
1092:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1093:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1094:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
1095:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1096:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
1098:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1099:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
1101:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1102:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
1104:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1105:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
1107:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1108:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
1110:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1111:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     /* user callback */
1112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
1113:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1114:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
1115:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   else
1116:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
1118:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
1120:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
1122:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
1124:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
1126:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
1128:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
1130:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
1131:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1132:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
1133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
1134:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1135:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       /* user error callback */
1136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
1137:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
1138:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
1140:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1141:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1142:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
1143:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1144:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/ccmp2DrE.s 			page 58


1145:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
1146:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1927              		.loc 1 1146 1 is_stmt 1 view -0
 1928              		.cfi_startproc
 1929              		@ args = 0, pretend = 0, frame = 0
 1930              		@ frame_needed = 0, uses_anonymous_args = 0
 1931              		@ link register save eliminated.
1147:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1148:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
1149:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1150:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1932              		.loc 1 1150 1 view .LVU517
 1933              		@ sp needed
 1934 0000 7047     		bx	lr
 1935              		.cfi_endproc
 1936              	.LFE49:
 1938              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 1939              		.align	1
 1940              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 1941              		.syntax unified
 1942              		.code	16
 1943              		.thumb_func
 1945              	HAL_RCCEx_CRS_SyncWarnCallback:
 1946              	.LFB50:
1151:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1152:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1153:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
1154:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1155:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1156:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
1157:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1947              		.loc 1 1157 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951              		@ link register save eliminated.
1158:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1159:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
1160:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1161:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1952              		.loc 1 1161 1 view .LVU519
 1953              		@ sp needed
 1954 0000 7047     		bx	lr
 1955              		.cfi_endproc
 1956              	.LFE50:
 1958              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 1959              		.align	1
 1960              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 1961              		.syntax unified
 1962              		.code	16
 1963              		.thumb_func
 1965              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 1966              	.LFB51:
1162:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1163:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1164:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
1165:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
ARM GAS  /tmp/ccmp2DrE.s 			page 59


1166:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1167:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
1168:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1967              		.loc 1 1168 1 view -0
 1968              		.cfi_startproc
 1969              		@ args = 0, pretend = 0, frame = 0
 1970              		@ frame_needed = 0, uses_anonymous_args = 0
 1971              		@ link register save eliminated.
1169:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1170:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
1171:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1172:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1972              		.loc 1 1172 1 view .LVU521
 1973              		@ sp needed
 1974 0000 7047     		bx	lr
 1975              		.cfi_endproc
 1976              	.LFE51:
 1978              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 1979              		.align	1
 1980              		.weak	HAL_RCCEx_CRS_ErrorCallback
 1981              		.syntax unified
 1982              		.code	16
 1983              		.thumb_func
 1985              	HAL_RCCEx_CRS_ErrorCallback:
 1986              	.LVL115:
 1987              	.LFB52:
1173:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1174:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** /**
1175:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
1176:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
1177:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
1178:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
1179:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
1180:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
1181:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   * @retval none
1182:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   */
1183:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
1184:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** {
 1988              		.loc 1 1184 1 view -0
 1989              		.cfi_startproc
 1990              		@ args = 0, pretend = 0, frame = 0
 1991              		@ frame_needed = 0, uses_anonymous_args = 0
 1992              		@ link register save eliminated.
1185:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1186:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   UNUSED(Error);
 1993              		.loc 1 1186 3 view .LVU523
1187:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
1188:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1189:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
1190:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****    */
1191:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** }
 1994              		.loc 1 1191 1 is_stmt 0 view .LVU524
 1995              		@ sp needed
 1996 0000 7047     		bx	lr
 1997              		.cfi_endproc
 1998              	.LFE52:
 2000              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
ARM GAS  /tmp/ccmp2DrE.s 			page 60


 2001              		.align	1
 2002              		.global	HAL_RCCEx_CRS_IRQHandler
 2003              		.syntax unified
 2004              		.code	16
 2005              		.thumb_func
 2007              	HAL_RCCEx_CRS_IRQHandler:
 2008              	.LFB48:
1081:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 2009              		.loc 1 1081 1 is_stmt 1 view -0
 2010              		.cfi_startproc
 2011              		@ args = 0, pretend = 0, frame = 0
 2012              		@ frame_needed = 0, uses_anonymous_args = 0
 2013 0000 10B5     		push	{r4, lr}
 2014              	.LCFI4:
 2015              		.cfi_def_cfa_offset 8
 2016              		.cfi_offset 4, -8
 2017              		.cfi_offset 14, -4
1082:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
 2018              		.loc 1 1082 3 view .LVU526
 2019              	.LVL116:
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 2020              		.loc 1 1084 3 view .LVU527
1084:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 2021              		.loc 1 1084 12 is_stmt 0 view .LVU528
 2022 0002 1D4A     		ldr	r2, .L167
 2023 0004 9368     		ldr	r3, [r2, #8]
 2024              	.LVL117:
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2025              		.loc 1 1085 3 is_stmt 1 view .LVU529
1085:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2026              		.loc 1 1085 12 is_stmt 0 view .LVU530
 2027 0006 1268     		ldr	r2, [r2]
 2028              	.LVL118:
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2029              		.loc 1 1088 3 is_stmt 1 view .LVU531
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2030              		.loc 1 1088 5 is_stmt 0 view .LVU532
 2031 0008 D907     		lsls	r1, r3, #31
 2032 000a 01D5     		bpl	.L156
1088:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2033              		.loc 1 1088 46 discriminator 1 view .LVU533
 2034 000c D107     		lsls	r1, r2, #31
 2035 000e 20D4     		bmi	.L164
 2036              	.L156:
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2037              		.loc 1 1097 8 is_stmt 1 view .LVU534
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2038              		.loc 1 1097 10 is_stmt 0 view .LVU535
 2039 0010 9907     		lsls	r1, r3, #30
 2040 0012 01D5     		bpl	.L158
1097:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2041              		.loc 1 1097 53 discriminator 1 view .LVU536
 2042 0014 9107     		lsls	r1, r2, #30
 2043 0016 22D4     		bmi	.L165
 2044              	.L158:
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2045              		.loc 1 1106 8 is_stmt 1 view .LVU537
ARM GAS  /tmp/ccmp2DrE.s 			page 61


1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2046              		.loc 1 1106 10 is_stmt 0 view .LVU538
 2047 0018 1907     		lsls	r1, r3, #28
 2048 001a 01D5     		bpl	.L159
1106:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   {
 2049              		.loc 1 1106 50 discriminator 1 view .LVU539
 2050 001c 1107     		lsls	r1, r2, #28
 2051 001e 24D4     		bmi	.L166
 2052              	.L159:
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2053              		.loc 1 1117 5 is_stmt 1 view .LVU540
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2054              		.loc 1 1117 7 is_stmt 0 view .LVU541
 2055 0020 5907     		lsls	r1, r3, #29
 2056 0022 1BD5     		bpl	.L155
1117:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     {
 2057              		.loc 1 1117 45 discriminator 1 view .LVU542
 2058 0024 5207     		lsls	r2, r2, #29
 2059 0026 19D5     		bpl	.L155
 2060              	.LVL119:
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2061              		.loc 1 1119 7 is_stmt 1 view .LVU543
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2062              		.loc 1 1119 19 is_stmt 0 view .LVU544
 2063 0028 8022     		movs	r2, #128
 2064 002a 5200     		lsls	r2, r2, #1
 2065 002c 1800     		movs	r0, r3
 2066 002e 1040     		ands	r0, r2
1119:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2067              		.loc 1 1119 9 view .LVU545
 2068 0030 1342     		tst	r3, r2
 2069 0032 00D0     		beq	.L160
1121:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2070              		.loc 1 1121 18 view .LVU546
 2071 0034 0820     		movs	r0, #8
 2072              	.L160:
 2073              	.LVL120:
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2074              		.loc 1 1123 7 is_stmt 1 view .LVU547
1123:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2075              		.loc 1 1123 9 is_stmt 0 view .LVU548
 2076 0036 9A05     		lsls	r2, r3, #22
 2077 0038 01D5     		bpl	.L161
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2078              		.loc 1 1125 9 is_stmt 1 view .LVU549
1125:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2079              		.loc 1 1125 18 is_stmt 0 view .LVU550
 2080 003a 1022     		movs	r2, #16
 2081 003c 1043     		orrs	r0, r2
 2082              	.LVL121:
 2083              	.L161:
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2084              		.loc 1 1127 7 is_stmt 1 view .LVU551
1127:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       {
 2085              		.loc 1 1127 9 is_stmt 0 view .LVU552
 2086 003e 5B05     		lsls	r3, r3, #21
 2087 0040 01D5     		bpl	.L162
ARM GAS  /tmp/ccmp2DrE.s 			page 62


 2088              	.LVL122:
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2089              		.loc 1 1129 9 is_stmt 1 view .LVU553
1129:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****       }
 2090              		.loc 1 1129 18 is_stmt 0 view .LVU554
 2091 0042 2023     		movs	r3, #32
 2092 0044 1843     		orrs	r0, r3
 2093              	.LVL123:
 2094              	.L162:
1133:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2095              		.loc 1 1133 7 is_stmt 1 view .LVU555
 2096 0046 0C4B     		ldr	r3, .L167
 2097 0048 0422     		movs	r2, #4
 2098 004a DA60     		str	r2, [r3, #12]
1136:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****     }
 2099              		.loc 1 1136 7 view .LVU556
 2100 004c FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
 2101              	.LVL124:
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2102              		.loc 1 1139 1 is_stmt 0 view .LVU557
 2103 0050 04E0     		b	.L155
 2104              	.LVL125:
 2105              	.L164:
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2106              		.loc 1 1091 5 is_stmt 1 view .LVU558
 2107 0052 094B     		ldr	r3, .L167
 2108              	.LVL126:
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2109              		.loc 1 1091 5 is_stmt 0 view .LVU559
 2110 0054 0122     		movs	r2, #1
 2111              	.LVL127:
1091:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2112              		.loc 1 1091 5 view .LVU560
 2113 0056 DA60     		str	r2, [r3, #12]
1094:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 2114              		.loc 1 1094 5 is_stmt 1 view .LVU561
 2115 0058 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 2116              	.LVL128:
 2117              	.L155:
1139:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2118              		.loc 1 1139 1 is_stmt 0 view .LVU562
 2119              		@ sp needed
 2120 005c 10BD     		pop	{r4, pc}
 2121              	.LVL129:
 2122              	.L165:
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2123              		.loc 1 1100 5 is_stmt 1 view .LVU563
 2124 005e 064B     		ldr	r3, .L167
 2125              	.LVL130:
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2126              		.loc 1 1100 5 is_stmt 0 view .LVU564
 2127 0060 0222     		movs	r2, #2
 2128              	.LVL131:
1100:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2129              		.loc 1 1100 5 view .LVU565
 2130 0062 DA60     		str	r2, [r3, #12]
1103:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccmp2DrE.s 			page 63


 2131              		.loc 1 1103 5 is_stmt 1 view .LVU566
 2132 0064 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 2133              	.LVL132:
 2134 0068 F8E7     		b	.L155
 2135              	.LVL133:
 2136              	.L166:
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2137              		.loc 1 1109 5 view .LVU567
 2138 006a 034B     		ldr	r3, .L167
 2139              	.LVL134:
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2140              		.loc 1 1109 5 is_stmt 0 view .LVU568
 2141 006c 0822     		movs	r2, #8
 2142              	.LVL135:
1109:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c **** 
 2143              		.loc 1 1109 5 view .LVU569
 2144 006e DA60     		str	r2, [r3, #12]
1112:Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c ****   }
 2145              		.loc 1 1112 5 is_stmt 1 view .LVU570
 2146 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 2147              	.LVL136:
 2148 0074 F2E7     		b	.L155
 2149              	.L168:
 2150 0076 C046     		.align	2
 2151              	.L167:
 2152 0078 006C0040 		.word	1073769472
 2153              		.cfi_endproc
 2154              	.LFE48:
 2156              		.text
 2157              	.Letext0:
 2158              		.file 2 "/home/thomas/programme/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defa
 2159              		.file 3 "/home/thomas/programme/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h
 2160              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l052xx.h"
 2161              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 2162              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 2163              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 2164              		.file 8 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 2165              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 2166              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
ARM GAS  /tmp/ccmp2DrE.s 			page 64


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_rcc_ex.c
     /tmp/ccmp2DrE.s:18     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccmp2DrE.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccmp2DrE.s:426    .text.HAL_RCCEx_PeriphCLKConfig:00000000000001ac $d
     /tmp/ccmp2DrE.s:441    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccmp2DrE.s:447    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccmp2DrE.s:562    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000074 $d
     /tmp/ccmp2DrE.s:568    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccmp2DrE.s:574    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccmp2DrE.s:610    .rodata.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $d
     /tmp/ccmp2DrE.s:1273   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002b0 $d
     /tmp/ccmp2DrE.s:1288   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccmp2DrE.s:1294   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccmp2DrE.s:1314   .text.HAL_RCCEx_EnableLSECSS:0000000000000010 $d
     /tmp/ccmp2DrE.s:1319   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccmp2DrE.s:1325   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccmp2DrE.s:1349   .text.HAL_RCCEx_DisableLSECSS:0000000000000014 $d
     /tmp/ccmp2DrE.s:1355   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccmp2DrE.s:1361   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccmp2DrE.s:1397   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000028 $d
     /tmp/ccmp2DrE.s:1403   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccmp2DrE.s:1409   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccmp2DrE.s:1423   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccmp2DrE.s:1429   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccmp2DrE.s:1464   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000018 $d
     /tmp/ccmp2DrE.s:1469   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000000 $t
     /tmp/ccmp2DrE.s:1475   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000000 HAL_RCCEx_EnableHSI48_VREFINT
     /tmp/ccmp2DrE.s:1495   .text.HAL_RCCEx_EnableHSI48_VREFINT:0000000000000010 $d
     /tmp/ccmp2DrE.s:1500   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000000 $t
     /tmp/ccmp2DrE.s:1506   .text.HAL_RCCEx_DisableHSI48_VREFINT:0000000000000000 HAL_RCCEx_DisableHSI48_VREFINT
     /tmp/ccmp2DrE.s:1525   .text.HAL_RCCEx_DisableHSI48_VREFINT:000000000000000c $d
     /tmp/ccmp2DrE.s:1531   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/ccmp2DrE.s:1537   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/ccmp2DrE.s:1610   .text.HAL_RCCEx_CRSConfig:0000000000000044 $d
     /tmp/ccmp2DrE.s:1618   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/ccmp2DrE.s:1624   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/ccmp2DrE.s:1643   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000000c $d
     /tmp/ccmp2DrE.s:1648   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/ccmp2DrE.s:1654   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/ccmp2DrE.s:1703   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000028 $d
     /tmp/ccmp2DrE.s:1708   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/ccmp2DrE.s:1714   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/ccmp2DrE.s:1914   .text.HAL_RCCEx_CRSWaitSynchronization:000000000000009c $d
     /tmp/ccmp2DrE.s:1919   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/ccmp2DrE.s:1925   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/ccmp2DrE.s:1939   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/ccmp2DrE.s:1945   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/ccmp2DrE.s:1959   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/ccmp2DrE.s:1965   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/ccmp2DrE.s:1979   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/ccmp2DrE.s:1985   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/ccmp2DrE.s:2001   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/ccmp2DrE.s:2007   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/ccmp2DrE.s:2152   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000078 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccmp2DrE.s 			page 65


HAL_GetTick
__aeabi_uidiv
HAL_RCC_GetPCLK2Freq
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
PLLMulTable
