
../repos/coreutils/src/sync:     file format elf32-littlearm


Disassembly of section .init:

00010d08 <.init>:
   10d08:	push	{r3, lr}
   10d0c:	bl	10fa4 <close@plt+0x48>
   10d10:	pop	{r3, pc}

Disassembly of section .plt:

00010d14 <calloc@plt-0x14>:
   10d14:	push	{lr}		; (str lr, [sp, #-4]!)
   10d18:	ldr	lr, [pc, #4]	; 10d24 <calloc@plt-0x4>
   10d1c:	add	lr, pc, lr
   10d20:	ldr	pc, [lr, #8]!
   10d24:	ldrdeq	r5, [r1], -ip

00010d28 <calloc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #86016	; 0x15000
   10d30:	ldr	pc, [ip, #732]!	; 0x2dc

00010d34 <fputs_unlocked@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #86016	; 0x15000
   10d3c:	ldr	pc, [ip, #724]!	; 0x2d4

00010d40 <fsync@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #86016	; 0x15000
   10d48:	ldr	pc, [ip, #716]!	; 0x2cc

00010d4c <strcmp@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #86016	; 0x15000
   10d54:	ldr	pc, [ip, #708]!	; 0x2c4

00010d58 <fflush@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #86016	; 0x15000
   10d60:	ldr	pc, [ip, #700]!	; 0x2bc

00010d64 <free@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #86016	; 0x15000
   10d6c:	ldr	pc, [ip, #692]!	; 0x2b4

00010d70 <_exit@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #86016	; 0x15000
   10d78:	ldr	pc, [ip, #684]!	; 0x2ac

00010d7c <memcpy@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #86016	; 0x15000
   10d84:	ldr	pc, [ip, #676]!	; 0x2a4

00010d88 <mbsinit@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #86016	; 0x15000
   10d90:	ldr	pc, [ip, #668]!	; 0x29c

00010d94 <memcmp@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #86016	; 0x15000
   10d9c:	ldr	pc, [ip, #660]!	; 0x294

00010da0 <dcgettext@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #86016	; 0x15000
   10da8:	ldr	pc, [ip, #652]!	; 0x28c

00010dac <syncfs@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #86016	; 0x15000
   10db4:	ldr	pc, [ip, #644]!	; 0x284

00010db8 <realloc@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #86016	; 0x15000
   10dc0:	ldr	pc, [ip, #636]!	; 0x27c

00010dc4 <textdomain@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #86016	; 0x15000
   10dcc:	ldr	pc, [ip, #628]!	; 0x274

00010dd0 <iswprint@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #86016	; 0x15000
   10dd8:	ldr	pc, [ip, #620]!	; 0x26c

00010ddc <fwrite@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #86016	; 0x15000
   10de4:	ldr	pc, [ip, #612]!	; 0x264

00010de8 <lseek64@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #86016	; 0x15000
   10df0:	ldr	pc, [ip, #604]!	; 0x25c

00010df4 <__ctype_get_mb_cur_max@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #86016	; 0x15000
   10dfc:	ldr	pc, [ip, #596]!	; 0x254

00010e00 <__fpending@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #86016	; 0x15000
   10e08:	ldr	pc, [ip, #588]!	; 0x24c

00010e0c <mbrtowc@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #86016	; 0x15000
   10e14:	ldr	pc, [ip, #580]!	; 0x244

00010e18 <error@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #86016	; 0x15000
   10e20:	ldr	pc, [ip, #572]!	; 0x23c

00010e24 <open64@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #86016	; 0x15000
   10e2c:	ldr	pc, [ip, #564]!	; 0x234

00010e30 <malloc@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #86016	; 0x15000
   10e38:	ldr	pc, [ip, #556]!	; 0x22c

00010e3c <__libc_start_main@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #86016	; 0x15000
   10e44:	ldr	pc, [ip, #548]!	; 0x224

00010e48 <__freading@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #86016	; 0x15000
   10e50:	ldr	pc, [ip, #540]!	; 0x21c

00010e54 <__gmon_start__@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #86016	; 0x15000
   10e5c:	ldr	pc, [ip, #532]!	; 0x214

00010e60 <getopt_long@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #86016	; 0x15000
   10e68:	ldr	pc, [ip, #524]!	; 0x20c

00010e6c <__ctype_b_loc@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #86016	; 0x15000
   10e74:	ldr	pc, [ip, #516]!	; 0x204

00010e78 <exit@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #86016	; 0x15000
   10e80:	ldr	pc, [ip, #508]!	; 0x1fc

00010e84 <strlen@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #86016	; 0x15000
   10e8c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e90 <__errno_location@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #86016	; 0x15000
   10e98:	ldr	pc, [ip, #492]!	; 0x1ec

00010e9c <__cxa_atexit@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #86016	; 0x15000
   10ea4:	ldr	pc, [ip, #484]!	; 0x1e4

00010ea8 <memset@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #86016	; 0x15000
   10eb0:	ldr	pc, [ip, #476]!	; 0x1dc

00010eb4 <__printf_chk@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #86016	; 0x15000
   10ebc:	ldr	pc, [ip, #468]!	; 0x1d4

00010ec0 <fileno@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #86016	; 0x15000
   10ec8:	ldr	pc, [ip, #460]!	; 0x1cc

00010ecc <__fprintf_chk@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #86016	; 0x15000
   10ed4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ed8 <fclose@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #86016	; 0x15000
   10ee0:	ldr	pc, [ip, #444]!	; 0x1bc

00010ee4 <fseeko64@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #86016	; 0x15000
   10eec:	ldr	pc, [ip, #436]!	; 0x1b4

00010ef0 <fcntl64@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #86016	; 0x15000
   10ef8:	ldr	pc, [ip, #428]!	; 0x1ac

00010efc <setlocale@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #86016	; 0x15000
   10f04:	ldr	pc, [ip, #420]!	; 0x1a4

00010f08 <strrchr@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #86016	; 0x15000
   10f10:	ldr	pc, [ip, #412]!	; 0x19c

00010f14 <nl_langinfo@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #86016	; 0x15000
   10f1c:	ldr	pc, [ip, #404]!	; 0x194

00010f20 <bindtextdomain@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #86016	; 0x15000
   10f28:	ldr	pc, [ip, #396]!	; 0x18c

00010f2c <sync@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #86016	; 0x15000
   10f34:	ldr	pc, [ip, #388]!	; 0x184

00010f38 <strncmp@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #86016	; 0x15000
   10f40:	ldr	pc, [ip, #380]!	; 0x17c

00010f44 <fdatasync@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #86016	; 0x15000
   10f4c:	ldr	pc, [ip, #372]!	; 0x174

00010f50 <abort@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #86016	; 0x15000
   10f58:	ldr	pc, [ip, #364]!	; 0x16c

00010f5c <close@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #86016	; 0x15000
   10f64:	ldr	pc, [ip, #356]!	; 0x164

Disassembly of section .text:

00010f68 <.text>:
   10f68:	mov	fp, #0
   10f6c:	mov	lr, #0
   10f70:	pop	{r1}		; (ldr r1, [sp], #4)
   10f74:	mov	r2, sp
   10f78:	push	{r2}		; (str r2, [sp, #-4]!)
   10f7c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f80:	ldr	ip, [pc, #16]	; 10f98 <close@plt+0x3c>
   10f84:	push	{ip}		; (str ip, [sp, #-4]!)
   10f88:	ldr	r0, [pc, #12]	; 10f9c <close@plt+0x40>
   10f8c:	ldr	r3, [pc, #12]	; 10fa0 <close@plt+0x44>
   10f90:	bl	10e3c <__libc_start_main@plt>
   10f94:	bl	10f50 <abort@plt>
   10f98:	andeq	r4, r1, r8, ror r8
   10f9c:	ldrdeq	r1, [r1], -r4
   10fa0:	andeq	r4, r1, r8, lsl r8
   10fa4:	ldr	r3, [pc, #20]	; 10fc0 <close@plt+0x64>
   10fa8:	ldr	r2, [pc, #20]	; 10fc4 <close@plt+0x68>
   10fac:	add	r3, pc, r3
   10fb0:	ldr	r2, [r3, r2]
   10fb4:	cmp	r2, #0
   10fb8:	bxeq	lr
   10fbc:	b	10e54 <__gmon_start__@plt>
   10fc0:	andeq	r5, r1, ip, asr #32
   10fc4:	andeq	r0, r0, ip, asr #1
   10fc8:	ldr	r0, [pc, #24]	; 10fe8 <close@plt+0x8c>
   10fcc:	ldr	r3, [pc, #24]	; 10fec <close@plt+0x90>
   10fd0:	cmp	r3, r0
   10fd4:	bxeq	lr
   10fd8:	ldr	r3, [pc, #16]	; 10ff0 <close@plt+0x94>
   10fdc:	cmp	r3, #0
   10fe0:	bxeq	lr
   10fe4:	bx	r3
   10fe8:	andeq	r6, r2, r0, lsr #2
   10fec:	andeq	r6, r2, r0, lsr #2
   10ff0:	andeq	r0, r0, r0
   10ff4:	ldr	r0, [pc, #36]	; 11020 <close@plt+0xc4>
   10ff8:	ldr	r1, [pc, #36]	; 11024 <close@plt+0xc8>
   10ffc:	sub	r1, r1, r0
   11000:	asr	r1, r1, #2
   11004:	add	r1, r1, r1, lsr #31
   11008:	asrs	r1, r1, #1
   1100c:	bxeq	lr
   11010:	ldr	r3, [pc, #16]	; 11028 <close@plt+0xcc>
   11014:	cmp	r3, #0
   11018:	bxeq	lr
   1101c:	bx	r3
   11020:	andeq	r6, r2, r0, lsr #2
   11024:	andeq	r6, r2, r0, lsr #2
   11028:	andeq	r0, r0, r0
   1102c:	push	{r4, lr}
   11030:	ldr	r4, [pc, #24]	; 11050 <close@plt+0xf4>
   11034:	ldrb	r3, [r4]
   11038:	cmp	r3, #0
   1103c:	popne	{r4, pc}
   11040:	bl	10fc8 <close@plt+0x6c>
   11044:	mov	r3, #1
   11048:	strb	r3, [r4]
   1104c:	pop	{r4, pc}
   11050:	andeq	r6, r2, r8, lsr r1
   11054:	b	10ff4 <close@plt+0x98>
   11058:	push	{fp, lr}
   1105c:	mov	fp, sp
   11060:	sub	sp, sp, #56	; 0x38
   11064:	mov	r4, r0
   11068:	cmp	r0, #0
   1106c:	bne	11290 <close@plt+0x334>
   11070:	movw	r1, #18635	; 0x48cb
   11074:	mov	r0, #0
   11078:	mov	r2, #5
   1107c:	movt	r1, #1
   11080:	bl	10da0 <dcgettext@plt>
   11084:	mov	r1, r0
   11088:	movw	r0, #24904	; 0x6148
   1108c:	movt	r0, #2
   11090:	ldr	r2, [r0]
   11094:	mov	r0, #1
   11098:	bl	10eb4 <__printf_chk@plt>
   1109c:	movw	r1, #18665	; 0x48e9
   110a0:	mov	r0, #0
   110a4:	mov	r2, #5
   110a8:	movt	r1, #1
   110ac:	bl	10da0 <dcgettext@plt>
   110b0:	movw	r7, #24884	; 0x6134
   110b4:	movt	r7, #2
   110b8:	ldr	r1, [r7]
   110bc:	bl	10d34 <fputs_unlocked@plt>
   110c0:	movw	r1, #18802	; 0x4972
   110c4:	mov	r0, #0
   110c8:	mov	r2, #5
   110cc:	movt	r1, #1
   110d0:	bl	10da0 <dcgettext@plt>
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d34 <fputs_unlocked@plt>
   110dc:	movw	r1, #18870	; 0x49b6
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10da0 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d34 <fputs_unlocked@plt>
   110f8:	movw	r1, #18941	; 0x49fd
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10da0 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d34 <fputs_unlocked@plt>
   11114:	movw	r1, #18986	; 0x4a2a
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10da0 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d34 <fputs_unlocked@plt>
   11130:	movw	r0, #19696	; 0x4cf0
   11134:	mov	r2, #48	; 0x30
   11138:	mov	r6, sp
   1113c:	movw	r5, #19040	; 0x4a60
   11140:	movt	r0, #1
   11144:	movt	r5, #1
   11148:	add	r1, r0, #32
   1114c:	add	r3, r0, #16
   11150:	vld1.64	{d18-d19}, [r0], r2
   11154:	vld1.64	{d16-d17}, [r1]
   11158:	vld1.64	{d20-d21}, [r3]
   1115c:	add	r1, r6, #32
   11160:	vldr	d22, [r0]
   11164:	add	r0, r6, #16
   11168:	vst1.64	{d16-d17}, [r1]
   1116c:	movw	r1, #19197	; 0x4afd
   11170:	vst1.64	{d20-d21}, [r0]
   11174:	mov	r0, r6
   11178:	vst1.64	{d18-d19}, [r0], r2
   1117c:	movt	r1, #1
   11180:	vstr	d22, [r0]
   11184:	mov	r0, r5
   11188:	bl	10d4c <strcmp@plt>
   1118c:	cmp	r0, #0
   11190:	ldrne	r1, [r6, #8]!
   11194:	cmpne	r1, #0
   11198:	bne	11184 <close@plt+0x228>
   1119c:	ldr	r6, [r6, #4]
   111a0:	movw	r1, #19292	; 0x4b5c
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10da0 <dcgettext@plt>
   111b4:	movw	r2, #19072	; 0x4a80
   111b8:	movw	r3, #19315	; 0x4b73
   111bc:	mov	r1, r0
   111c0:	mov	r0, #1
   111c4:	movt	r2, #1
   111c8:	movt	r3, #1
   111cc:	bl	10eb4 <__printf_chk@plt>
   111d0:	cmp	r6, #0
   111d4:	mov	r0, #5
   111d8:	mov	r1, #0
   111dc:	moveq	r6, r5
   111e0:	bl	10efc <setlocale@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	11220 <close@plt+0x2c4>
   111ec:	movw	r1, #19355	; 0x4b9b
   111f0:	mov	r2, #3
   111f4:	movt	r1, #1
   111f8:	bl	10f38 <strncmp@plt>
   111fc:	cmp	r0, #0
   11200:	beq	11220 <close@plt+0x2c4>
   11204:	movw	r1, #19359	; 0x4b9f
   11208:	mov	r0, #0
   1120c:	mov	r2, #5
   11210:	movt	r1, #1
   11214:	bl	10da0 <dcgettext@plt>
   11218:	ldr	r1, [r7]
   1121c:	bl	10d34 <fputs_unlocked@plt>
   11220:	movw	r1, #19430	; 0x4be6
   11224:	mov	r0, #0
   11228:	mov	r2, #5
   1122c:	movt	r1, #1
   11230:	bl	10da0 <dcgettext@plt>
   11234:	movw	r2, #19315	; 0x4b73
   11238:	mov	r1, r0
   1123c:	mov	r0, #1
   11240:	mov	r3, r5
   11244:	movt	r2, #1
   11248:	bl	10eb4 <__printf_chk@plt>
   1124c:	movw	r1, #19457	; 0x4c01
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10da0 <dcgettext@plt>
   11260:	movw	r3, #18801	; 0x4971
   11264:	mov	r1, r0
   11268:	movw	r0, #19225	; 0x4b19
   1126c:	cmp	r6, r5
   11270:	mov	r2, r6
   11274:	movt	r0, #1
   11278:	movt	r3, #1
   1127c:	moveq	r3, r0
   11280:	mov	r0, #1
   11284:	bl	10eb4 <__printf_chk@plt>
   11288:	mov	r0, r4
   1128c:	bl	10e78 <exit@plt>
   11290:	movw	r0, #24880	; 0x6130
   11294:	movw	r1, #18596	; 0x48a4
   11298:	mov	r2, #5
   1129c:	movt	r0, #2
   112a0:	movt	r1, #1
   112a4:	ldr	r5, [r0]
   112a8:	mov	r0, #0
   112ac:	bl	10da0 <dcgettext@plt>
   112b0:	mov	r2, r0
   112b4:	movw	r0, #24904	; 0x6148
   112b8:	mov	r1, #1
   112bc:	movt	r0, #2
   112c0:	ldr	r3, [r0]
   112c4:	mov	r0, r5
   112c8:	bl	10ecc <__fprintf_chk@plt>
   112cc:	mov	r0, r4
   112d0:	bl	10e78 <exit@plt>
   112d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   112d8:	add	fp, sp, #28
   112dc:	sub	sp, sp, #20
   112e0:	mov	r9, r0
   112e4:	ldr	r0, [r1]
   112e8:	str	r1, [sp, #16]
   112ec:	bl	11954 <close@plt+0x9f8>
   112f0:	movw	r1, #18801	; 0x4971
   112f4:	mov	r0, #6
   112f8:	movt	r1, #1
   112fc:	bl	10efc <setlocale@plt>
   11300:	movw	r6, #19076	; 0x4a84
   11304:	movw	r1, #19045	; 0x4a65
   11308:	movt	r6, #1
   1130c:	movt	r1, #1
   11310:	mov	r0, r6
   11314:	bl	10f20 <bindtextdomain@plt>
   11318:	mov	r0, r6
   1131c:	bl	10dc4 <textdomain@plt>
   11320:	movw	r0, #5772	; 0x168c
   11324:	movt	r0, #1
   11328:	bl	1487c <close@plt+0x3920>
   1132c:	movw	r6, #19069	; 0x4a7d
   11330:	movw	r7, #19616	; 0x4ca0
   11334:	mov	r8, #0
   11338:	mov	r4, #0
   1133c:	mov	r5, #0
   11340:	movt	r6, #1
   11344:	movt	r7, #1
   11348:	b	11350 <close@plt+0x3f4>
   1134c:	mov	r4, #1
   11350:	ldr	r1, [sp, #16]
   11354:	mov	r0, r9
   11358:	mov	r2, r6
   1135c:	mov	r3, r7
   11360:	str	r8, [sp]
   11364:	bl	10e60 <getopt_long@plt>
   11368:	cmp	r0, #99	; 0x63
   1136c:	ble	11388 <close@plt+0x42c>
   11370:	cmp	r0, #100	; 0x64
   11374:	beq	1134c <close@plt+0x3f0>
   11378:	mov	r5, #1
   1137c:	cmp	r0, #102	; 0x66
   11380:	beq	11350 <close@plt+0x3f4>
   11384:	b	11664 <close@plt+0x708>
   11388:	cmn	r0, #1
   1138c:	bne	115c8 <close@plt+0x66c>
   11390:	movw	r0, #24872	; 0x6128
   11394:	eor	r1, r4, #1
   11398:	movt	r0, #2
   1139c:	tst	r1, #1
   113a0:	ldr	r0, [r0]
   113a4:	eoreq	r2, r5, #1
   113a8:	tsteq	r2, #1
   113ac:	beq	11634 <close@plt+0x6d8>
   113b0:	mov	r2, #0
   113b4:	cmp	r0, r9
   113b8:	movwlt	r2, #1
   113bc:	orr	r1, r2, r1
   113c0:	tst	r1, #1
   113c4:	beq	11640 <close@plt+0x6e4>
   113c8:	cmp	r0, r9
   113cc:	bge	115b8 <close@plt+0x65c>
   113d0:	and	r1, r4, #1
   113d4:	tst	r5, #1
   113d8:	mov	sl, #1
   113dc:	movwne	r1, #2
   113e0:	str	r1, [sp, #12]
   113e4:	ldr	r1, [sp, #16]
   113e8:	ldr	r6, [r1, r0, lsl #2]
   113ec:	mov	r1, #2048	; 0x800
   113f0:	mov	r0, r6
   113f4:	bl	10e24 <open64@plt>
   113f8:	mov	r8, r0
   113fc:	cmn	r0, #1
   11400:	bgt	11424 <close@plt+0x4c8>
   11404:	bl	10e90 <__errno_location@plt>
   11408:	ldr	r4, [r0]
   1140c:	mov	r0, r6
   11410:	movw	r1, #2049	; 0x801
   11414:	bl	10e24 <open64@plt>
   11418:	mov	r8, r0
   1141c:	cmn	r0, #1
   11420:	ble	114bc <close@plt+0x560>
   11424:	mov	r0, r8
   11428:	mov	r1, #3
   1142c:	bl	11774 <close@plt+0x818>
   11430:	cmn	r0, #1
   11434:	beq	11478 <close@plt+0x51c>
   11438:	bic	r2, r0, #2048	; 0x800
   1143c:	mov	r0, r8
   11440:	mov	r1, #4
   11444:	bl	11774 <close@plt+0x818>
   11448:	cmn	r0, #1
   1144c:	ble	11478 <close@plt+0x51c>
   11450:	ldr	r0, [sp, #12]
   11454:	cmp	r0, #0
   11458:	beq	114dc <close@plt+0x580>
   1145c:	cmp	r0, #2
   11460:	beq	114d0 <close@plt+0x574>
   11464:	cmp	r0, #1
   11468:	bne	114f0 <close@plt+0x594>
   1146c:	mov	r0, r8
   11470:	bl	10f44 <fdatasync@plt>
   11474:	b	114e4 <close@plt+0x588>
   11478:	bl	10e90 <__errno_location@plt>
   1147c:	ldr	r7, [r0]
   11480:	movw	r1, #19543	; 0x4c57
   11484:	mov	r0, #0
   11488:	mov	r2, #5
   1148c:	mov	r5, #0
   11490:	movt	r1, #1
   11494:	bl	10da0 <dcgettext@plt>
   11498:	mov	r4, r0
   1149c:	mov	r0, #4
   114a0:	mov	r1, r6
   114a4:	bl	13060 <close@plt+0x2104>
   114a8:	mov	r3, r0
   114ac:	mov	r0, #0
   114b0:	mov	r1, r7
   114b4:	mov	r2, r4
   114b8:	b	11530 <close@plt+0x5d4>
   114bc:	movw	r1, #19526	; 0x4c46
   114c0:	mov	r5, #0
   114c4:	mov	r0, #0
   114c8:	movt	r1, #1
   114cc:	b	1155c <close@plt+0x600>
   114d0:	mov	r0, r8
   114d4:	bl	10dac <syncfs@plt>
   114d8:	b	114e4 <close@plt+0x588>
   114dc:	mov	r0, r8
   114e0:	bl	10d40 <fsync@plt>
   114e4:	mov	r5, #1
   114e8:	cmn	r0, #1
   114ec:	bgt	11534 <close@plt+0x5d8>
   114f0:	bl	10e90 <__errno_location@plt>
   114f4:	ldr	r4, [r0]
   114f8:	movw	r1, #19579	; 0x4c7b
   114fc:	mov	r0, #0
   11500:	mov	r2, #5
   11504:	mov	r5, #0
   11508:	movt	r1, #1
   1150c:	bl	10da0 <dcgettext@plt>
   11510:	mov	r7, r0
   11514:	mov	r0, #4
   11518:	mov	r1, r6
   1151c:	bl	13060 <close@plt+0x2104>
   11520:	mov	r3, r0
   11524:	mov	r0, #0
   11528:	mov	r1, r4
   1152c:	mov	r2, r7
   11530:	bl	10e18 <error@plt>
   11534:	mov	r0, r8
   11538:	bl	10f5c <close@plt>
   1153c:	cmn	r0, #1
   11540:	bgt	11588 <close@plt+0x62c>
   11544:	bl	10e90 <__errno_location@plt>
   11548:	ldr	r4, [r0]
   1154c:	movw	r1, #19596	; 0x4c8c
   11550:	mov	r5, #0
   11554:	mov	r0, #0
   11558:	movt	r1, #1
   1155c:	mov	r2, #5
   11560:	bl	10da0 <dcgettext@plt>
   11564:	mov	r7, r0
   11568:	mov	r0, #4
   1156c:	mov	r1, r6
   11570:	bl	13060 <close@plt+0x2104>
   11574:	mov	r3, r0
   11578:	mov	r0, #0
   1157c:	mov	r1, r4
   11580:	mov	r2, r7
   11584:	bl	10e18 <error@plt>
   11588:	movw	r0, #24872	; 0x6128
   1158c:	and	sl, sl, r5
   11590:	movt	r0, #2
   11594:	mov	r1, r0
   11598:	ldr	r0, [r0]
   1159c:	add	r0, r0, #1
   115a0:	cmp	r0, r9
   115a4:	str	r0, [r1]
   115a8:	blt	113e4 <close@plt+0x488>
   115ac:	eor	r0, sl, #1
   115b0:	sub	sp, fp, #28
   115b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115b8:	bl	10f2c <sync@plt>
   115bc:	mov	r0, #0
   115c0:	sub	sp, fp, #28
   115c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115c8:	cmn	r0, #3
   115cc:	bne	11624 <close@plt+0x6c8>
   115d0:	movw	r0, #24792	; 0x60d8
   115d4:	movw	r2, #19099	; 0x4a9b
   115d8:	mov	r1, #0
   115dc:	movw	r7, #19086	; 0x4a8e
   115e0:	movt	r0, #2
   115e4:	movt	r2, #1
   115e8:	str	r1, [sp, #8]
   115ec:	movw	r1, #19040	; 0x4a60
   115f0:	movt	r7, #1
   115f4:	ldr	r3, [r0]
   115f8:	movw	r0, #24884	; 0x6134
   115fc:	str	r2, [sp, #4]
   11600:	movw	r2, #19072	; 0x4a80
   11604:	movt	r1, #1
   11608:	str	r7, [sp]
   1160c:	movt	r0, #2
   11610:	movt	r2, #1
   11614:	ldr	r0, [r0]
   11618:	bl	13b44 <close@plt+0x2be8>
   1161c:	mov	r0, #0
   11620:	bl	10e78 <exit@plt>
   11624:	cmn	r0, #2
   11628:	bne	11664 <close@plt+0x708>
   1162c:	mov	r0, #0
   11630:	bl	11058 <close@plt+0xfc>
   11634:	movw	r1, #19117	; 0x4aad
   11638:	movt	r1, #1
   1163c:	b	11648 <close@plt+0x6ec>
   11640:	movw	r1, #19162	; 0x4ada
   11644:	movt	r1, #1
   11648:	mov	r0, #0
   1164c:	mov	r2, #5
   11650:	bl	10da0 <dcgettext@plt>
   11654:	mov	r2, r0
   11658:	mov	r0, #1
   1165c:	mov	r1, #0
   11660:	bl	10e18 <error@plt>
   11664:	mov	r0, #1
   11668:	bl	11058 <close@plt+0xfc>
   1166c:	movw	r1, #24892	; 0x613c
   11670:	movt	r1, #2
   11674:	str	r0, [r1]
   11678:	bx	lr
   1167c:	movw	r1, #24896	; 0x6140
   11680:	movt	r1, #2
   11684:	strb	r0, [r1]
   11688:	bx	lr
   1168c:	push	{r4, r5, r6, sl, fp, lr}
   11690:	add	fp, sp, #16
   11694:	sub	sp, sp, #8
   11698:	movw	r0, #24884	; 0x6134
   1169c:	movt	r0, #2
   116a0:	ldr	r0, [r0]
   116a4:	bl	143f4 <close@plt+0x3498>
   116a8:	cmp	r0, #0
   116ac:	beq	116d4 <close@plt+0x778>
   116b0:	movw	r0, #24896	; 0x6140
   116b4:	movt	r0, #2
   116b8:	ldrb	r0, [r0]
   116bc:	cmp	r0, #0
   116c0:	beq	116f4 <close@plt+0x798>
   116c4:	bl	10e90 <__errno_location@plt>
   116c8:	ldr	r0, [r0]
   116cc:	cmp	r0, #32
   116d0:	bne	116f4 <close@plt+0x798>
   116d4:	movw	r0, #24880	; 0x6130
   116d8:	movt	r0, #2
   116dc:	ldr	r0, [r0]
   116e0:	bl	143f4 <close@plt+0x3498>
   116e4:	cmp	r0, #0
   116e8:	subeq	sp, fp, #16
   116ec:	popeq	{r4, r5, r6, sl, fp, pc}
   116f0:	b	11764 <close@plt+0x808>
   116f4:	movw	r1, #19767	; 0x4d37
   116f8:	mov	r0, #0
   116fc:	mov	r2, #5
   11700:	movt	r1, #1
   11704:	bl	10da0 <dcgettext@plt>
   11708:	mov	r4, r0
   1170c:	movw	r0, #24892	; 0x613c
   11710:	movt	r0, #2
   11714:	ldr	r6, [r0]
   11718:	bl	10e90 <__errno_location@plt>
   1171c:	ldr	r5, [r0]
   11720:	cmp	r6, #0
   11724:	bne	11740 <close@plt+0x7e4>
   11728:	movw	r2, #19783	; 0x4d47
   1172c:	mov	r0, #0
   11730:	mov	r1, r5
   11734:	mov	r3, r4
   11738:	movt	r2, #1
   1173c:	b	11760 <close@plt+0x804>
   11740:	mov	r0, r6
   11744:	bl	13200 <close@plt+0x22a4>
   11748:	movw	r2, #19779	; 0x4d43
   1174c:	mov	r3, r0
   11750:	str	r4, [sp]
   11754:	mov	r0, #0
   11758:	mov	r1, r5
   1175c:	movt	r2, #1
   11760:	bl	10e18 <error@plt>
   11764:	movw	r0, #24796	; 0x60dc
   11768:	movt	r0, #2
   1176c:	ldr	r0, [r0]
   11770:	bl	10d70 <_exit@plt>
   11774:	sub	sp, sp, #8
   11778:	push	{r4, r5, r6, r7, fp, lr}
   1177c:	add	fp, sp, #16
   11780:	sub	sp, sp, #8
   11784:	mov	r5, r0
   11788:	add	r0, fp, #8
   1178c:	cmp	r1, #11
   11790:	str	r3, [fp, #12]
   11794:	str	r2, [fp, #8]
   11798:	str	r0, [sp, #4]
   1179c:	bhi	117d8 <close@plt+0x87c>
   117a0:	mov	r0, #1
   117a4:	movw	r2, #1300	; 0x514
   117a8:	tst	r2, r0, lsl r1
   117ac:	bne	11898 <close@plt+0x93c>
   117b0:	movw	r2, #2570	; 0xa0a
   117b4:	tst	r2, r0, lsl r1
   117b8:	bne	11800 <close@plt+0x8a4>
   117bc:	cmp	r1, #0
   117c0:	bne	117d8 <close@plt+0x87c>
   117c4:	ldr	r0, [sp, #4]
   117c8:	add	r1, r0, #4
   117cc:	str	r1, [sp, #4]
   117d0:	mov	r1, #0
   117d4:	b	118a4 <close@plt+0x948>
   117d8:	sub	r0, r1, #1024	; 0x400
   117dc:	cmp	r0, #10
   117e0:	bhi	11898 <close@plt+0x93c>
   117e4:	mov	r2, #1
   117e8:	movw	r3, #645	; 0x285
   117ec:	tst	r3, r2, lsl r0
   117f0:	bne	11898 <close@plt+0x93c>
   117f4:	movw	r3, #1282	; 0x502
   117f8:	tst	r3, r2, lsl r0
   117fc:	beq	1180c <close@plt+0x8b0>
   11800:	mov	r0, r5
   11804:	bl	10ef0 <fcntl64@plt>
   11808:	b	118b0 <close@plt+0x954>
   1180c:	cmp	r0, #6
   11810:	bne	11898 <close@plt+0x93c>
   11814:	ldr	r0, [sp, #4]
   11818:	movw	r7, #24900	; 0x6144
   1181c:	movt	r7, #2
   11820:	add	r1, r0, #4
   11824:	str	r1, [sp, #4]
   11828:	ldr	r6, [r0]
   1182c:	ldr	r0, [r7]
   11830:	cmp	r0, #0
   11834:	blt	118d4 <close@plt+0x978>
   11838:	mov	r0, r5
   1183c:	movw	r1, #1030	; 0x406
   11840:	mov	r2, r6
   11844:	bl	10ef0 <fcntl64@plt>
   11848:	mov	r4, r0
   1184c:	cmn	r0, #1
   11850:	bgt	118c8 <close@plt+0x96c>
   11854:	bl	10e90 <__errno_location@plt>
   11858:	ldr	r0, [r0]
   1185c:	cmp	r0, #22
   11860:	bne	118c8 <close@plt+0x96c>
   11864:	mov	r0, r5
   11868:	mov	r1, #0
   1186c:	mov	r2, r6
   11870:	bl	10ef0 <fcntl64@plt>
   11874:	mov	r4, r0
   11878:	cmp	r0, #0
   1187c:	blt	118b4 <close@plt+0x958>
   11880:	mvn	r0, #0
   11884:	str	r0, [r7]
   11888:	mov	r0, #1
   1188c:	cmp	r0, #0
   11890:	bne	11900 <close@plt+0x9a4>
   11894:	b	118b4 <close@plt+0x958>
   11898:	ldr	r0, [sp, #4]
   1189c:	add	r2, r0, #4
   118a0:	str	r2, [sp, #4]
   118a4:	ldr	r2, [r0]
   118a8:	mov	r0, r5
   118ac:	bl	10ef0 <fcntl64@plt>
   118b0:	mov	r4, r0
   118b4:	mov	r0, r4
   118b8:	sub	sp, fp, #16
   118bc:	pop	{r4, r5, r6, r7, fp, lr}
   118c0:	add	sp, sp, #8
   118c4:	bx	lr
   118c8:	mov	r0, #1
   118cc:	str	r0, [r7]
   118d0:	b	118b4 <close@plt+0x958>
   118d4:	mov	r0, r5
   118d8:	mov	r1, #0
   118dc:	mov	r2, r6
   118e0:	bl	10ef0 <fcntl64@plt>
   118e4:	mov	r4, r0
   118e8:	ldr	r0, [r7]
   118ec:	add	r0, r0, #1
   118f0:	clz	r0, r0
   118f4:	lsr	r0, r0, #5
   118f8:	cmp	r0, #0
   118fc:	beq	118b4 <close@plt+0x958>
   11900:	cmp	r4, #0
   11904:	blt	118b4 <close@plt+0x958>
   11908:	mov	r0, r4
   1190c:	mov	r1, #1
   11910:	bl	10ef0 <fcntl64@plt>
   11914:	cmp	r0, #0
   11918:	blt	11934 <close@plt+0x9d8>
   1191c:	orr	r2, r0, #1
   11920:	mov	r0, r4
   11924:	mov	r1, #2
   11928:	bl	10ef0 <fcntl64@plt>
   1192c:	cmn	r0, #1
   11930:	bne	118b4 <close@plt+0x958>
   11934:	bl	10e90 <__errno_location@plt>
   11938:	ldr	r6, [r0]
   1193c:	mov	r5, r0
   11940:	mov	r0, r4
   11944:	bl	10f5c <close@plt>
   11948:	str	r6, [r5]
   1194c:	mvn	r4, #0
   11950:	b	118b4 <close@plt+0x958>
   11954:	push	{r4, r5, fp, lr}
   11958:	add	fp, sp, #8
   1195c:	cmp	r0, #0
   11960:	beq	119f4 <close@plt+0xa98>
   11964:	mov	r1, #47	; 0x2f
   11968:	mov	r4, r0
   1196c:	bl	10f08 <strrchr@plt>
   11970:	cmp	r0, #0
   11974:	mov	r5, r4
   11978:	addne	r5, r0, #1
   1197c:	sub	r0, r5, r4
   11980:	cmp	r0, #7
   11984:	blt	119d8 <close@plt+0xa7c>
   11988:	movw	r1, #19842	; 0x4d82
   1198c:	sub	r0, r5, #7
   11990:	mov	r2, #7
   11994:	movt	r1, #1
   11998:	bl	10f38 <strncmp@plt>
   1199c:	cmp	r0, #0
   119a0:	bne	119d8 <close@plt+0xa7c>
   119a4:	movw	r1, #19850	; 0x4d8a
   119a8:	mov	r0, r5
   119ac:	mov	r2, #3
   119b0:	movt	r1, #1
   119b4:	bl	10f38 <strncmp@plt>
   119b8:	cmp	r0, #0
   119bc:	beq	119c8 <close@plt+0xa6c>
   119c0:	mov	r4, r5
   119c4:	b	119d8 <close@plt+0xa7c>
   119c8:	movw	r0, #24864	; 0x6120
   119cc:	add	r4, r5, #3
   119d0:	movt	r0, #2
   119d4:	str	r4, [r0]
   119d8:	movw	r0, #24868	; 0x6124
   119dc:	movt	r0, #2
   119e0:	str	r4, [r0]
   119e4:	movw	r0, #24904	; 0x6148
   119e8:	movt	r0, #2
   119ec:	str	r4, [r0]
   119f0:	pop	{r4, r5, fp, pc}
   119f4:	movw	r0, #24880	; 0x6130
   119f8:	mov	r1, #55	; 0x37
   119fc:	mov	r2, #1
   11a00:	movt	r0, #2
   11a04:	ldr	r3, [r0]
   11a08:	movw	r0, #19786	; 0x4d4a
   11a0c:	movt	r0, #1
   11a10:	bl	10ddc <fwrite@plt>
   11a14:	bl	10f50 <abort@plt>
   11a18:	push	{r4, r5, r6, sl, fp, lr}
   11a1c:	add	fp, sp, #16
   11a20:	mov	r4, r0
   11a24:	movw	r0, #24912	; 0x6150
   11a28:	movt	r0, #2
   11a2c:	cmp	r4, #0
   11a30:	moveq	r4, r0
   11a34:	bl	10e90 <__errno_location@plt>
   11a38:	ldr	r6, [r0]
   11a3c:	mov	r5, r0
   11a40:	mov	r0, r4
   11a44:	mov	r1, #48	; 0x30
   11a48:	bl	141d8 <close@plt+0x327c>
   11a4c:	str	r6, [r5]
   11a50:	pop	{r4, r5, r6, sl, fp, pc}
   11a54:	movw	r1, #24912	; 0x6150
   11a58:	cmp	r0, #0
   11a5c:	movt	r1, #2
   11a60:	movne	r1, r0
   11a64:	ldr	r0, [r1]
   11a68:	bx	lr
   11a6c:	movw	r2, #24912	; 0x6150
   11a70:	cmp	r0, #0
   11a74:	movt	r2, #2
   11a78:	movne	r2, r0
   11a7c:	str	r1, [r2]
   11a80:	bx	lr
   11a84:	movw	r3, #24912	; 0x6150
   11a88:	cmp	r0, #0
   11a8c:	movt	r3, #2
   11a90:	movne	r3, r0
   11a94:	ubfx	r0, r1, #5, #3
   11a98:	and	r1, r1, #31
   11a9c:	add	r0, r3, r0, lsl #2
   11aa0:	ldr	r3, [r0, #8]
   11aa4:	eor	r2, r2, r3, lsr r1
   11aa8:	and	r2, r2, #1
   11aac:	eor	r2, r3, r2, lsl r1
   11ab0:	str	r2, [r0, #8]
   11ab4:	mov	r0, #1
   11ab8:	and	r0, r0, r3, lsr r1
   11abc:	bx	lr
   11ac0:	movw	r2, #24912	; 0x6150
   11ac4:	cmp	r0, #0
   11ac8:	movt	r2, #2
   11acc:	movne	r2, r0
   11ad0:	ldr	r0, [r2, #4]
   11ad4:	str	r1, [r2, #4]
   11ad8:	bx	lr
   11adc:	movw	r3, #24912	; 0x6150
   11ae0:	cmp	r0, #0
   11ae4:	movt	r3, #2
   11ae8:	movne	r3, r0
   11aec:	cmp	r1, #0
   11af0:	mov	r0, #10
   11af4:	cmpne	r2, #0
   11af8:	str	r0, [r3]
   11afc:	bne	11b0c <close@plt+0xbb0>
   11b00:	push	{fp, lr}
   11b04:	mov	fp, sp
   11b08:	bl	10f50 <abort@plt>
   11b0c:	str	r1, [r3, #40]	; 0x28
   11b10:	str	r2, [r3, #44]	; 0x2c
   11b14:	bx	lr
   11b18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b1c:	add	fp, sp, #28
   11b20:	sub	sp, sp, #20
   11b24:	mov	r7, r0
   11b28:	ldr	r0, [fp, #8]
   11b2c:	movw	r5, #24912	; 0x6150
   11b30:	mov	r8, r3
   11b34:	mov	r9, r2
   11b38:	mov	sl, r1
   11b3c:	movt	r5, #2
   11b40:	cmp	r0, #0
   11b44:	movne	r5, r0
   11b48:	bl	10e90 <__errno_location@plt>
   11b4c:	mov	r4, r0
   11b50:	ldm	r5, {r0, r1}
   11b54:	ldr	r2, [r5, #40]	; 0x28
   11b58:	ldr	r3, [r5, #44]	; 0x2c
   11b5c:	add	r5, r5, #8
   11b60:	ldr	r6, [r4]
   11b64:	stm	sp, {r0, r1, r5}
   11b68:	str	r2, [sp, #12]
   11b6c:	str	r3, [sp, #16]
   11b70:	mov	r0, r7
   11b74:	mov	r1, sl
   11b78:	mov	r2, r9
   11b7c:	mov	r3, r8
   11b80:	bl	11b90 <close@plt+0xc34>
   11b84:	str	r6, [r4]
   11b88:	sub	sp, fp, #28
   11b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b94:	add	fp, sp, #28
   11b98:	sub	sp, sp, #156	; 0x9c
   11b9c:	str	r0, [sp, #80]	; 0x50
   11ba0:	ldr	r0, [fp, #12]
   11ba4:	mov	r6, r1
   11ba8:	mov	r9, r3
   11bac:	str	r2, [fp, #-84]	; 0xffffffac
   11bb0:	and	r1, r0, #4
   11bb4:	str	r1, [sp, #32]
   11bb8:	and	r1, r0, #1
   11bbc:	str	r1, [sp, #36]	; 0x24
   11bc0:	ubfx	r4, r0, #1, #1
   11bc4:	bl	10df4 <__ctype_get_mb_cur_max@plt>
   11bc8:	str	r0, [sp, #40]	; 0x28
   11bcc:	ldr	r0, [fp, #24]
   11bd0:	ldr	r7, [fp, #8]
   11bd4:	mov	r1, #0
   11bd8:	mov	r5, #1
   11bdc:	str	r1, [fp, #-56]	; 0xffffffc8
   11be0:	mov	r1, #0
   11be4:	str	r1, [sp, #60]	; 0x3c
   11be8:	str	r0, [sp, #76]	; 0x4c
   11bec:	ldr	r0, [fp, #20]
   11bf0:	str	r0, [sp, #72]	; 0x48
   11bf4:	mov	r0, #0
   11bf8:	str	r0, [sp, #56]	; 0x38
   11bfc:	mov	r0, #0
   11c00:	str	r0, [sp, #92]	; 0x5c
   11c04:	mov	r0, #0
   11c08:	str	r0, [fp, #-76]	; 0xffffffb4
   11c0c:	mov	r0, #0
   11c10:	cmp	r7, #10
   11c14:	bhi	12b94 <close@plt+0x1c38>
   11c18:	add	r1, pc, #28
   11c1c:	mov	sl, r6
   11c20:	ldr	r6, [sp, #80]	; 0x50
   11c24:	ldr	ip, [fp, #-84]	; 0xffffffac
   11c28:	mov	r8, #0
   11c2c:	mov	r2, #1
   11c30:	mov	r3, #0
   11c34:	mov	lr, r9
   11c38:	ldr	pc, [r1, r7, lsl #2]
   11c3c:	andeq	r1, r1, r0, lsr #26
   11c40:	andeq	r1, r1, ip, asr #26
   11c44:	andeq	r1, r1, r0, lsl sp
   11c48:	andeq	r1, r1, r8, lsl #26
   11c4c:	andeq	r1, r1, r0, asr #26
   11c50:	muleq	r1, r4, sp
   11c54:	andeq	r1, r1, r0, lsr sp
   11c58:	strdeq	r1, [r1], -r0
   11c5c:	andeq	r1, r1, r8, ror #24
   11c60:	andeq	r1, r1, r8, ror #24
   11c64:	muleq	r1, r0, ip
   11c68:	movw	r0, #19932	; 0x4ddc
   11c6c:	mov	r1, r7
   11c70:	movt	r0, #1
   11c74:	bl	135a0 <close@plt+0x2644>
   11c78:	str	r0, [sp, #72]	; 0x48
   11c7c:	movw	r0, #19934	; 0x4dde
   11c80:	mov	r1, r7
   11c84:	movt	r0, #1
   11c88:	bl	135a0 <close@plt+0x2644>
   11c8c:	str	r0, [sp, #76]	; 0x4c
   11c90:	str	r5, [fp, #-48]	; 0xffffffd0
   11c94:	mov	r8, #0
   11c98:	mov	r5, r7
   11c9c:	tst	r4, #1
   11ca0:	bne	11cd8 <close@plt+0xd7c>
   11ca4:	ldr	r0, [sp, #72]	; 0x48
   11ca8:	ldrb	r0, [r0]
   11cac:	cmp	r0, #0
   11cb0:	beq	11cd8 <close@plt+0xd7c>
   11cb4:	ldr	r1, [sp, #72]	; 0x48
   11cb8:	mov	r8, #0
   11cbc:	add	r1, r1, #1
   11cc0:	cmp	r8, sl
   11cc4:	strbcc	r0, [r6, r8]
   11cc8:	ldrb	r0, [r1, r8]
   11ccc:	add	r8, r8, #1
   11cd0:	cmp	r0, #0
   11cd4:	bne	11cc0 <close@plt+0xd64>
   11cd8:	ldr	r7, [sp, #76]	; 0x4c
   11cdc:	mov	r0, r7
   11ce0:	bl	10e84 <strlen@plt>
   11ce4:	str	r7, [sp, #92]	; 0x5c
   11ce8:	mov	r7, r5
   11cec:	ldr	ip, [fp, #-84]	; 0xffffffac
   11cf0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   11cf4:	str	r0, [fp, #-76]	; 0xffffffb4
   11cf8:	mov	r2, #1
   11cfc:	mov	r3, r4
   11d00:	mov	lr, r9
   11d04:	b	11df0 <close@plt+0xe94>
   11d08:	mov	r0, #1
   11d0c:	b	11d4c <close@plt+0xdf0>
   11d10:	tst	r4, #1
   11d14:	bne	11d4c <close@plt+0xdf0>
   11d18:	mov	r2, r0
   11d1c:	b	11d74 <close@plt+0xe18>
   11d20:	mov	r7, #0
   11d24:	mov	r8, #0
   11d28:	mov	r2, r0
   11d2c:	b	11dec <close@plt+0xe90>
   11d30:	mov	r0, #1
   11d34:	mov	r8, #0
   11d38:	mov	r7, #5
   11d3c:	b	11da8 <close@plt+0xe4c>
   11d40:	mov	r2, #1
   11d44:	tst	r4, #1
   11d48:	beq	11d74 <close@plt+0xe18>
   11d4c:	mov	r1, #1
   11d50:	mov	r8, #0
   11d54:	mov	r7, #2
   11d58:	mov	r2, r0
   11d5c:	mov	r3, #1
   11d60:	str	r1, [fp, #-76]	; 0xffffffb4
   11d64:	movw	r1, #19934	; 0x4dde
   11d68:	movt	r1, #1
   11d6c:	str	r1, [sp, #92]	; 0x5c
   11d70:	b	11df0 <close@plt+0xe94>
   11d74:	cmp	sl, #0
   11d78:	mov	r8, #1
   11d7c:	mov	r7, #2
   11d80:	movne	r0, #39	; 0x27
   11d84:	strbne	r0, [r6]
   11d88:	movw	r0, #19934	; 0x4dde
   11d8c:	movt	r0, #1
   11d90:	b	11de0 <close@plt+0xe84>
   11d94:	mov	r7, #5
   11d98:	tst	r4, #1
   11d9c:	beq	11dc4 <close@plt+0xe68>
   11da0:	mov	r0, #1
   11da4:	mov	r8, #0
   11da8:	str	r0, [fp, #-76]	; 0xffffffb4
   11dac:	movw	r0, #19930	; 0x4dda
   11db0:	mov	r2, #1
   11db4:	mov	r3, #1
   11db8:	movt	r0, #1
   11dbc:	str	r0, [sp, #92]	; 0x5c
   11dc0:	b	11df0 <close@plt+0xe94>
   11dc4:	cmp	sl, #0
   11dc8:	mov	r8, #1
   11dcc:	mov	r2, #1
   11dd0:	movne	r0, #34	; 0x22
   11dd4:	strbne	r0, [r6]
   11dd8:	movw	r0, #19930	; 0x4dda
   11ddc:	movt	r0, #1
   11de0:	str	r0, [sp, #92]	; 0x5c
   11de4:	mov	r0, #1
   11de8:	str	r0, [fp, #-76]	; 0xffffffb4
   11dec:	mov	r3, #0
   11df0:	ldr	r0, [fp, #16]
   11df4:	str	r3, [fp, #-72]	; 0xffffffb8
   11df8:	str	r7, [fp, #-64]	; 0xffffffc0
   11dfc:	str	r2, [sp, #84]	; 0x54
   11e00:	cmp	r0, #0
   11e04:	movwne	r0, #1
   11e08:	and	r0, r0, r3
   11e0c:	str	r0, [fp, #-88]	; 0xffffffa8
   11e10:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11e14:	cmp	r0, #0
   11e18:	movwne	r0, #1
   11e1c:	subs	r4, r7, #2
   11e20:	mov	r7, #0
   11e24:	and	r1, r0, r3
   11e28:	str	r4, [fp, #-80]	; 0xffffffb0
   11e2c:	and	r1, r2, r1
   11e30:	str	r1, [sp, #48]	; 0x30
   11e34:	clz	r1, r4
   11e38:	lsr	r1, r1, #5
   11e3c:	and	r1, r1, r3
   11e40:	eor	r3, r3, #1
   11e44:	str	r1, [sp, #64]	; 0x40
   11e48:	mov	r1, r4
   11e4c:	str	r3, [sp, #88]	; 0x58
   11e50:	movwne	r1, #1
   11e54:	orr	r3, r1, r3
   11e58:	and	r1, r1, r2
   11e5c:	and	r0, r0, r1
   11e60:	str	r3, [sp, #68]	; 0x44
   11e64:	str	r1, [fp, #-68]	; 0xffffffbc
   11e68:	str	r0, [fp, #-60]	; 0xffffffc4
   11e6c:	eor	r0, r2, #1
   11e70:	str	r0, [sp, #52]	; 0x34
   11e74:	cmn	lr, #1
   11e78:	beq	11e88 <close@plt+0xf2c>
   11e7c:	cmp	r7, lr
   11e80:	bne	11e94 <close@plt+0xf38>
   11e84:	b	129bc <close@plt+0x1a60>
   11e88:	ldrb	r0, [ip, r7]
   11e8c:	cmp	r0, #0
   11e90:	beq	129c4 <close@plt+0x1a68>
   11e94:	ldr	r0, [fp, #-60]	; 0xffffffc4
   11e98:	mov	r9, #0
   11e9c:	str	r5, [fp, #-48]	; 0xffffffd0
   11ea0:	cmp	r0, #0
   11ea4:	beq	11ed8 <close@plt+0xf7c>
   11ea8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11eac:	add	r4, r7, r0
   11eb0:	cmp	r0, #2
   11eb4:	bcc	11ed0 <close@plt+0xf74>
   11eb8:	cmn	lr, #1
   11ebc:	bne	11ed0 <close@plt+0xf74>
   11ec0:	mov	r0, ip
   11ec4:	bl	10e84 <strlen@plt>
   11ec8:	ldr	ip, [fp, #-84]	; 0xffffffac
   11ecc:	mov	lr, r0
   11ed0:	cmp	r4, lr
   11ed4:	bls	11ee0 <close@plt+0xf84>
   11ed8:	mov	r0, #0
   11edc:	b	11f20 <close@plt+0xfc4>
   11ee0:	ldr	r1, [sp, #92]	; 0x5c
   11ee4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   11ee8:	add	r0, ip, r7
   11eec:	mov	r4, lr
   11ef0:	bl	10d94 <memcmp@plt>
   11ef4:	ldr	r2, [sp, #88]	; 0x58
   11ef8:	cmp	r0, #0
   11efc:	mov	r1, r0
   11f00:	movwne	r1, #1
   11f04:	orr	r1, r1, r2
   11f08:	tst	r1, #1
   11f0c:	beq	12a54 <close@plt+0x1af8>
   11f10:	ldr	ip, [fp, #-84]	; 0xffffffac
   11f14:	clz	r0, r0
   11f18:	mov	lr, r4
   11f1c:	lsr	r0, r0, #5
   11f20:	str	r0, [fp, #-52]	; 0xffffffcc
   11f24:	ldrb	r5, [ip, r7]
   11f28:	cmp	r5, #126	; 0x7e
   11f2c:	bhi	122e4 <close@plt+0x1388>
   11f30:	add	r3, pc, #16
   11f34:	mov	r4, #1
   11f38:	mov	r2, #110	; 0x6e
   11f3c:	mov	r0, #97	; 0x61
   11f40:	mov	r1, #0
   11f44:	ldr	pc, [r3, r5, lsl #2]
   11f48:	andeq	r2, r1, r0, ror #3
   11f4c:	andeq	r2, r1, r4, ror #5
   11f50:	andeq	r2, r1, r4, ror #5
   11f54:	andeq	r2, r1, r4, ror #5
   11f58:	andeq	r2, r1, r4, ror #5
   11f5c:	andeq	r2, r1, r4, ror #5
   11f60:	andeq	r2, r1, r4, ror #5
   11f64:	muleq	r1, r8, r3
   11f68:	andeq	r2, r1, r0, asr #3
   11f6c:			; <UNDEFINED> instruction: 0x000121b8
   11f70:	andeq	r2, r1, ip, asr #3
   11f74:	andeq	r2, r1, ip, asr #4
   11f78:			; <UNDEFINED> instruction: 0x000121b0
   11f7c:	andeq	r2, r1, r8, asr #3
   11f80:	andeq	r2, r1, r4, ror #5
   11f84:	andeq	r2, r1, r4, ror #5
   11f88:	andeq	r2, r1, r4, ror #5
   11f8c:	andeq	r2, r1, r4, ror #5
   11f90:	andeq	r2, r1, r4, ror #5
   11f94:	andeq	r2, r1, r4, ror #5
   11f98:	andeq	r2, r1, r4, ror #5
   11f9c:	andeq	r2, r1, r4, ror #5
   11fa0:	andeq	r2, r1, r4, ror #5
   11fa4:	andeq	r2, r1, r4, ror #5
   11fa8:	andeq	r2, r1, r4, ror #5
   11fac:	andeq	r2, r1, r4, ror #5
   11fb0:	andeq	r2, r1, r4, ror #5
   11fb4:	andeq	r2, r1, r4, ror #5
   11fb8:	andeq	r2, r1, r4, ror #5
   11fbc:	andeq	r2, r1, r4, ror #5
   11fc0:	andeq	r2, r1, r4, ror #5
   11fc4:	andeq	r2, r1, r4, ror #5
   11fc8:	andeq	r2, r1, r0, asr r3
   11fcc:	andeq	r2, r1, r4, asr r3
   11fd0:	andeq	r2, r1, r4, asr r3
   11fd4:	andeq	r2, r1, r8, asr r1
   11fd8:	andeq	r2, r1, r4, asr r3
   11fdc:	andeq	r2, r1, r4, asr #2
   11fe0:	andeq	r2, r1, r4, asr r3
   11fe4:	andeq	r2, r1, r4, asr r2
   11fe8:	andeq	r2, r1, r4, asr r3
   11fec:	andeq	r2, r1, r4, asr r3
   11ff0:	andeq	r2, r1, r4, asr r3
   11ff4:	andeq	r2, r1, r4, asr #2
   11ff8:	andeq	r2, r1, r4, asr #2
   11ffc:	andeq	r2, r1, r4, asr #2
   12000:	andeq	r2, r1, r4, asr #2
   12004:	andeq	r2, r1, r4, asr #2
   12008:	andeq	r2, r1, r4, asr #2
   1200c:	andeq	r2, r1, r4, asr #2
   12010:	andeq	r2, r1, r4, asr #2
   12014:	andeq	r2, r1, r4, asr #2
   12018:	andeq	r2, r1, r4, asr #2
   1201c:	andeq	r2, r1, r4, asr #2
   12020:	andeq	r2, r1, r4, asr #2
   12024:	andeq	r2, r1, r4, asr #2
   12028:	andeq	r2, r1, r4, asr #2
   1202c:	andeq	r2, r1, r4, asr #2
   12030:	andeq	r2, r1, r4, asr #2
   12034:	andeq	r2, r1, r4, asr r3
   12038:	andeq	r2, r1, r4, asr r3
   1203c:	andeq	r2, r1, r4, asr r3
   12040:	andeq	r2, r1, r4, asr r3
   12044:	andeq	r2, r1, r0, lsr #4
   12048:	andeq	r2, r1, r4, ror #5
   1204c:	andeq	r2, r1, r4, asr #2
   12050:	andeq	r2, r1, r4, asr #2
   12054:	andeq	r2, r1, r4, asr #2
   12058:	andeq	r2, r1, r4, asr #2
   1205c:	andeq	r2, r1, r4, asr #2
   12060:	andeq	r2, r1, r4, asr #2
   12064:	andeq	r2, r1, r4, asr #2
   12068:	andeq	r2, r1, r4, asr #2
   1206c:	andeq	r2, r1, r4, asr #2
   12070:	andeq	r2, r1, r4, asr #2
   12074:	andeq	r2, r1, r4, asr #2
   12078:	andeq	r2, r1, r4, asr #2
   1207c:	andeq	r2, r1, r4, asr #2
   12080:	andeq	r2, r1, r4, asr #2
   12084:	andeq	r2, r1, r4, asr #2
   12088:	andeq	r2, r1, r4, asr #2
   1208c:	andeq	r2, r1, r4, asr #2
   12090:	andeq	r2, r1, r4, asr #2
   12094:	andeq	r2, r1, r4, asr #2
   12098:	andeq	r2, r1, r4, asr #2
   1209c:	andeq	r2, r1, r4, asr #2
   120a0:	andeq	r2, r1, r4, asr #2
   120a4:	andeq	r2, r1, r4, asr #2
   120a8:	andeq	r2, r1, r4, asr #2
   120ac:	andeq	r2, r1, r4, asr #2
   120b0:	andeq	r2, r1, r4, asr #2
   120b4:	andeq	r2, r1, r4, asr r3
   120b8:	andeq	r2, r1, ip, lsl #3
   120bc:	andeq	r2, r1, r4, asr #2
   120c0:	andeq	r2, r1, r4, asr r3
   120c4:	andeq	r2, r1, r4, asr #2
   120c8:	andeq	r2, r1, r4, asr r3
   120cc:	andeq	r2, r1, r4, asr #2
   120d0:	andeq	r2, r1, r4, asr #2
   120d4:	andeq	r2, r1, r4, asr #2
   120d8:	andeq	r2, r1, r4, asr #2
   120dc:	andeq	r2, r1, r4, asr #2
   120e0:	andeq	r2, r1, r4, asr #2
   120e4:	andeq	r2, r1, r4, asr #2
   120e8:	andeq	r2, r1, r4, asr #2
   120ec:	andeq	r2, r1, r4, asr #2
   120f0:	andeq	r2, r1, r4, asr #2
   120f4:	andeq	r2, r1, r4, asr #2
   120f8:	andeq	r2, r1, r4, asr #2
   120fc:	andeq	r2, r1, r4, asr #2
   12100:	andeq	r2, r1, r4, asr #2
   12104:	andeq	r2, r1, r4, asr #2
   12108:	andeq	r2, r1, r4, asr #2
   1210c:	andeq	r2, r1, r4, asr #2
   12110:	andeq	r2, r1, r4, asr #2
   12114:	andeq	r2, r1, r4, asr #2
   12118:	andeq	r2, r1, r4, asr #2
   1211c:	andeq	r2, r1, r4, asr #2
   12120:	andeq	r2, r1, r4, asr #2
   12124:	andeq	r2, r1, r4, asr #2
   12128:	andeq	r2, r1, r4, asr #2
   1212c:	andeq	r2, r1, r4, asr #2
   12130:	andeq	r2, r1, r4, asr #2
   12134:	andeq	r2, r1, ip, ror #2
   12138:	andeq	r2, r1, r4, asr r3
   1213c:	andeq	r2, r1, ip, ror #2
   12140:	andeq	r2, r1, r8, asr r1
   12144:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12148:	cmp	r0, #0
   1214c:	beq	123ac <close@plt+0x1450>
   12150:	ldr	r0, [fp, #16]
   12154:	b	123b0 <close@plt+0x1454>
   12158:	mov	r4, #0
   1215c:	cmp	r7, #0
   12160:	beq	12350 <close@plt+0x13f4>
   12164:	mov	r9, #0
   12168:	b	12144 <close@plt+0x11e8>
   1216c:	mov	r4, #0
   12170:	cmn	lr, #1
   12174:	beq	12334 <close@plt+0x13d8>
   12178:	cmp	r7, #0
   1217c:	bne	12164 <close@plt+0x1208>
   12180:	cmp	lr, #1
   12184:	beq	12350 <close@plt+0x13f4>
   12188:	b	12164 <close@plt+0x1208>
   1218c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12190:	cmp	r0, #2
   12194:	bne	12374 <close@plt+0x1418>
   12198:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1219c:	tst	r0, #1
   121a0:	bne	12a70 <close@plt+0x1b14>
   121a4:	mov	r9, #0
   121a8:	mov	r0, #92	; 0x5c
   121ac:	b	12388 <close@plt+0x142c>
   121b0:	mov	r0, #102	; 0x66
   121b4:	b	12398 <close@plt+0x143c>
   121b8:	mov	r2, #116	; 0x74
   121bc:	b	121cc <close@plt+0x1270>
   121c0:	mov	r0, #98	; 0x62
   121c4:	b	12398 <close@plt+0x143c>
   121c8:	mov	r2, #114	; 0x72
   121cc:	ldr	r0, [sp, #68]	; 0x44
   121d0:	tst	r0, #1
   121d4:	mov	r0, r2
   121d8:	bne	12398 <close@plt+0x143c>
   121dc:	b	12a70 <close@plt+0x1b14>
   121e0:	ldr	r0, [sp, #84]	; 0x54
   121e4:	tst	r0, #1
   121e8:	beq	12488 <close@plt+0x152c>
   121ec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   121f0:	tst	r0, #1
   121f4:	bne	12b80 <close@plt+0x1c24>
   121f8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   121fc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12200:	cmp	r0, #2
   12204:	ldr	r0, [fp, #-80]	; 0xffffffb0
   12208:	movwne	r0, #1
   1220c:	orr	r0, r0, r2
   12210:	tst	r0, #1
   12214:	beq	12858 <close@plt+0x18fc>
   12218:	mov	r0, r8
   1221c:	b	1288c <close@plt+0x1930>
   12220:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12224:	mov	r9, #0
   12228:	mov	r5, #63	; 0x3f
   1222c:	cmp	r0, #5
   12230:	beq	1263c <close@plt+0x16e0>
   12234:	cmp	r0, #2
   12238:	bne	126e0 <close@plt+0x1784>
   1223c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12240:	tst	r0, #1
   12244:	beq	126e4 <close@plt+0x1788>
   12248:	b	12a70 <close@plt+0x1b14>
   1224c:	mov	r0, #118	; 0x76
   12250:	b	12398 <close@plt+0x143c>
   12254:	mov	r0, #1
   12258:	mov	r5, #39	; 0x27
   1225c:	str	r0, [sp, #60]	; 0x3c
   12260:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12264:	cmp	r0, #2
   12268:	bne	122dc <close@plt+0x1380>
   1226c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12270:	tst	r0, #1
   12274:	bne	12a70 <close@plt+0x1b14>
   12278:	ldr	r2, [sp, #56]	; 0x38
   1227c:	clz	r1, sl
   12280:	mov	r9, #0
   12284:	lsr	r1, r1, #5
   12288:	cmp	r2, #0
   1228c:	mov	r0, r2
   12290:	movwne	r0, #1
   12294:	orrs	r0, r0, r1
   12298:	moveq	r2, sl
   1229c:	moveq	sl, r0
   122a0:	cmp	r8, sl
   122a4:	str	r2, [sp, #56]	; 0x38
   122a8:	movcc	r0, #39	; 0x27
   122ac:	strbcc	r0, [r6, r8]
   122b0:	add	r0, r8, #1
   122b4:	cmp	r0, sl
   122b8:	movcc	r1, #92	; 0x5c
   122bc:	strbcc	r1, [r6, r0]
   122c0:	add	r0, r8, #2
   122c4:	add	r8, r8, #3
   122c8:	cmp	r0, sl
   122cc:	movcc	r1, #39	; 0x27
   122d0:	strbcc	r1, [r6, r0]
   122d4:	mov	r0, #0
   122d8:	str	r0, [fp, #-56]	; 0xffffffc8
   122dc:	mov	r4, #1
   122e0:	b	12144 <close@plt+0x11e8>
   122e4:	ldr	r0, [sp, #40]	; 0x28
   122e8:	cmp	r0, #1
   122ec:	bne	124b4 <close@plt+0x1558>
   122f0:	str	lr, [sp, #28]
   122f4:	bl	10e6c <__ctype_b_loc@plt>
   122f8:	ldr	r0, [r0]
   122fc:	ldr	ip, [fp, #-84]	; 0xffffffac
   12300:	mov	r1, #1
   12304:	add	r0, r0, r5, lsl #1
   12308:	ldrb	r0, [r0, #1]
   1230c:	ubfx	r4, r0, #6, #1
   12310:	ldr	r0, [sp, #52]	; 0x34
   12314:	mov	r2, r1
   12318:	cmp	r1, #1
   1231c:	orr	r0, r4, r0
   12320:	bhi	126ec <close@plt+0x1790>
   12324:	tst	r0, #1
   12328:	beq	126ec <close@plt+0x1790>
   1232c:	ldr	lr, [sp, #28]
   12330:	b	12144 <close@plt+0x11e8>
   12334:	cmp	r7, #0
   12338:	ldrbeq	r0, [ip, #1]
   1233c:	cmpeq	r0, #0
   12340:	beq	12350 <close@plt+0x13f4>
   12344:	mvn	lr, #0
   12348:	mov	r9, #0
   1234c:	b	12144 <close@plt+0x11e8>
   12350:	mov	r1, #1
   12354:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12358:	cmp	r0, #2
   1235c:	bne	1236c <close@plt+0x1410>
   12360:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12364:	tst	r0, #1
   12368:	bne	12a70 <close@plt+0x1b14>
   1236c:	mov	r4, r1
   12370:	b	12144 <close@plt+0x11e8>
   12374:	ldr	r1, [sp, #48]	; 0x30
   12378:	mov	r9, #0
   1237c:	mov	r0, #92	; 0x5c
   12380:	cmp	r1, #0
   12384:	beq	12398 <close@plt+0x143c>
   12388:	mov	r4, #0
   1238c:	cmp	r9, #0
   12390:	beq	12924 <close@plt+0x19c8>
   12394:	b	12960 <close@plt+0x1a04>
   12398:	ldr	r1, [sp, #84]	; 0x54
   1239c:	mov	r4, #0
   123a0:	mov	r9, #0
   123a4:	tst	r1, #1
   123a8:	bne	123e8 <close@plt+0x148c>
   123ac:	ldr	r0, [fp, #-88]	; 0xffffffa8
   123b0:	cmp	r0, #0
   123b4:	mov	r0, r5
   123b8:	beq	123dc <close@plt+0x1480>
   123bc:	ldr	r1, [fp, #16]
   123c0:	ubfx	r0, r5, #5, #3
   123c4:	mov	r2, #1
   123c8:	ldr	r0, [r1, r0, lsl #2]
   123cc:	and	r1, r5, #31
   123d0:	tst	r0, r2, lsl r1
   123d4:	mov	r0, r5
   123d8:	bne	123e8 <close@plt+0x148c>
   123dc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   123e0:	cmp	r1, #0
   123e4:	beq	1291c <close@plt+0x19c0>
   123e8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   123ec:	tst	r1, #1
   123f0:	bne	12a48 <close@plt+0x1aec>
   123f4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   123f8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   123fc:	cmp	r1, #2
   12400:	ldr	r1, [fp, #-80]	; 0xffffffb0
   12404:	movwne	r1, #1
   12408:	orr	r1, r1, r2
   1240c:	tst	r1, #1
   12410:	beq	1241c <close@plt+0x14c0>
   12414:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12418:	b	12458 <close@plt+0x14fc>
   1241c:	cmp	r8, sl
   12420:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12424:	movcc	r1, #39	; 0x27
   12428:	strbcc	r1, [r6, r8]
   1242c:	add	r1, r8, #1
   12430:	cmp	r1, sl
   12434:	movcc	r2, #36	; 0x24
   12438:	strbcc	r2, [r6, r1]
   1243c:	add	r1, r8, #2
   12440:	add	r8, r8, #3
   12444:	cmp	r1, sl
   12448:	movcc	r2, #39	; 0x27
   1244c:	strbcc	r2, [r6, r1]
   12450:	mov	r1, #1
   12454:	str	r1, [fp, #-56]	; 0xffffffc8
   12458:	cmp	r8, sl
   1245c:	movcc	r1, #92	; 0x5c
   12460:	strbcc	r1, [r6, r8]
   12464:	add	r8, r8, #1
   12468:	cmp	r8, sl
   1246c:	and	r5, r5, r4
   12470:	add	r7, r7, #1
   12474:	strbcc	r0, [r6, r8]
   12478:	add	r8, r8, #1
   1247c:	cmn	lr, #1
   12480:	bne	11e7c <close@plt+0xf20>
   12484:	b	11e88 <close@plt+0xf2c>
   12488:	ldr	r0, [sp, #36]	; 0x24
   1248c:	mov	r4, #0
   12490:	mov	r9, #0
   12494:	mov	r5, #0
   12498:	cmp	r0, #0
   1249c:	beq	123ac <close@plt+0x1450>
   124a0:	ldr	r5, [fp, #-48]	; 0xffffffd0
   124a4:	add	r7, r7, #1
   124a8:	cmn	lr, #1
   124ac:	bne	11e7c <close@plt+0xf20>
   124b0:	b	11e88 <close@plt+0xf2c>
   124b4:	mov	r0, #0
   124b8:	cmn	lr, #1
   124bc:	str	r0, [fp, #-36]	; 0xffffffdc
   124c0:	str	r0, [fp, #-40]	; 0xffffffd8
   124c4:	bne	124d8 <close@plt+0x157c>
   124c8:	mov	r0, ip
   124cc:	bl	10e84 <strlen@plt>
   124d0:	ldr	ip, [fp, #-84]	; 0xffffffac
   124d4:	mov	lr, r0
   124d8:	add	r0, ip, r7
   124dc:	mov	r4, #1
   124e0:	mov	r6, #0
   124e4:	str	lr, [sp, #28]
   124e8:	str	r0, [sp, #24]
   124ec:	sub	r0, fp, #40	; 0x28
   124f0:	mov	r3, r0
   124f4:	str	r6, [sp, #44]	; 0x2c
   124f8:	add	r6, r6, r7
   124fc:	sub	r0, fp, #44	; 0x2c
   12500:	add	r1, ip, r6
   12504:	sub	r2, lr, r6
   12508:	bl	14674 <close@plt+0x3718>
   1250c:	cmp	r0, #0
   12510:	beq	129a8 <close@plt+0x1a4c>
   12514:	cmn	r0, #1
   12518:	beq	12968 <close@plt+0x1a0c>
   1251c:	ldr	lr, [sp, #28]
   12520:	cmn	r0, #2
   12524:	beq	12970 <close@plt+0x1a14>
   12528:	ldr	r2, [sp, #64]	; 0x40
   1252c:	cmp	r0, #2
   12530:	mov	r1, #0
   12534:	movwcc	r1, #1
   12538:	eor	r2, r2, #1
   1253c:	orrs	r1, r2, r1
   12540:	bne	12600 <close@plt+0x16a4>
   12544:	ldr	r1, [sp, #44]	; 0x2c
   12548:	ldr	r2, [sp, #24]
   1254c:	add	r1, r2, r1
   12550:	mov	r2, #1
   12554:	ldrb	r3, [r1, r2]
   12558:	sub	r3, r3, #91	; 0x5b
   1255c:	cmp	r3, #33	; 0x21
   12560:	bhi	125f4 <close@plt+0x1698>
   12564:	add	r6, pc, #0
   12568:	ldr	pc, [r6, r3, lsl #2]
   1256c:	andeq	r2, r1, r8, ror #20
   12570:	andeq	r2, r1, r8, ror #20
   12574:	strdeq	r2, [r1], -r4
   12578:	andeq	r2, r1, r8, ror #20
   1257c:	strdeq	r2, [r1], -r4
   12580:	andeq	r2, r1, r8, ror #20
   12584:	strdeq	r2, [r1], -r4
   12588:	strdeq	r2, [r1], -r4
   1258c:	strdeq	r2, [r1], -r4
   12590:	strdeq	r2, [r1], -r4
   12594:	strdeq	r2, [r1], -r4
   12598:	strdeq	r2, [r1], -r4
   1259c:	strdeq	r2, [r1], -r4
   125a0:	strdeq	r2, [r1], -r4
   125a4:	strdeq	r2, [r1], -r4
   125a8:	strdeq	r2, [r1], -r4
   125ac:	strdeq	r2, [r1], -r4
   125b0:	strdeq	r2, [r1], -r4
   125b4:	strdeq	r2, [r1], -r4
   125b8:	strdeq	r2, [r1], -r4
   125bc:	strdeq	r2, [r1], -r4
   125c0:	strdeq	r2, [r1], -r4
   125c4:	strdeq	r2, [r1], -r4
   125c8:	strdeq	r2, [r1], -r4
   125cc:	strdeq	r2, [r1], -r4
   125d0:	strdeq	r2, [r1], -r4
   125d4:	strdeq	r2, [r1], -r4
   125d8:	strdeq	r2, [r1], -r4
   125dc:	strdeq	r2, [r1], -r4
   125e0:	strdeq	r2, [r1], -r4
   125e4:	strdeq	r2, [r1], -r4
   125e8:	strdeq	r2, [r1], -r4
   125ec:	strdeq	r2, [r1], -r4
   125f0:	andeq	r2, r1, r8, ror #20
   125f4:	add	r2, r2, #1
   125f8:	cmp	r2, r0
   125fc:	bcc	12554 <close@plt+0x15f8>
   12600:	ldr	r6, [sp, #44]	; 0x2c
   12604:	add	r6, r0, r6
   12608:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1260c:	bl	10dd0 <iswprint@plt>
   12610:	cmp	r0, #0
   12614:	movwne	r0, #1
   12618:	and	r4, r4, r0
   1261c:	sub	r0, fp, #40	; 0x28
   12620:	bl	10d88 <mbsinit@plt>
   12624:	ldr	lr, [sp, #28]
   12628:	ldr	ip, [fp, #-84]	; 0xffffffac
   1262c:	sub	r3, fp, #40	; 0x28
   12630:	cmp	r0, #0
   12634:	beq	124f4 <close@plt+0x1598>
   12638:	b	129b0 <close@plt+0x1a54>
   1263c:	ldr	r0, [sp, #32]
   12640:	cmp	r0, #0
   12644:	beq	126e0 <close@plt+0x1784>
   12648:	add	r0, r7, #2
   1264c:	cmp	r0, lr
   12650:	bcs	126e0 <close@plt+0x1784>
   12654:	add	r1, ip, r7
   12658:	ldrb	r1, [r1, #1]
   1265c:	cmp	r1, #63	; 0x3f
   12660:	bne	126e0 <close@plt+0x1784>
   12664:	ldrb	r5, [ip, r0]
   12668:	sub	r1, r5, #33	; 0x21
   1266c:	cmp	r1, #29
   12670:	bhi	126e0 <close@plt+0x1784>
   12674:	movw	r3, #20929	; 0x51c1
   12678:	mov	r2, #1
   1267c:	movt	r3, #14336	; 0x3800
   12680:	tst	r3, r2, lsl r1
   12684:	beq	126e0 <close@plt+0x1784>
   12688:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1268c:	tst	r1, #1
   12690:	bne	12b88 <close@plt+0x1c2c>
   12694:	cmp	r8, sl
   12698:	mov	r7, r0
   1269c:	mov	r4, #0
   126a0:	movcc	r1, #63	; 0x3f
   126a4:	strbcc	r1, [r6, r8]
   126a8:	add	r1, r8, #1
   126ac:	cmp	r1, sl
   126b0:	movcc	r2, #34	; 0x22
   126b4:	strbcc	r2, [r6, r1]
   126b8:	add	r1, r8, #2
   126bc:	cmp	r1, sl
   126c0:	movcc	r2, #34	; 0x22
   126c4:	strbcc	r2, [r6, r1]
   126c8:	add	r1, r8, #3
   126cc:	add	r8, r8, #4
   126d0:	cmp	r1, sl
   126d4:	movcc	r2, #63	; 0x3f
   126d8:	strbcc	r2, [r6, r1]
   126dc:	b	12144 <close@plt+0x11e8>
   126e0:	mov	r5, #63	; 0x3f
   126e4:	mov	r4, #0
   126e8:	b	12144 <close@plt+0x11e8>
   126ec:	add	r1, r2, r7
   126f0:	ldr	lr, [sp, #28]
   126f4:	mov	r3, #0
   126f8:	str	r1, [sp, #44]	; 0x2c
   126fc:	add	r1, r7, #1
   12700:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12704:	tst	r0, #1
   12708:	bne	127dc <close@plt+0x1880>
   1270c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12710:	tst	r2, #1
   12714:	bne	12ad0 <close@plt+0x1b74>
   12718:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1271c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12720:	cmp	r7, #2
   12724:	movwne	r3, #1
   12728:	orr	r3, r3, r2
   1272c:	tst	r3, #1
   12730:	bne	1276c <close@plt+0x1810>
   12734:	cmp	r8, sl
   12738:	add	r3, r8, #1
   1273c:	movcc	r2, #39	; 0x27
   12740:	strbcc	r2, [r6, r8]
   12744:	cmp	r3, sl
   12748:	movcc	r2, #36	; 0x24
   1274c:	strbcc	r2, [r6, r3]
   12750:	add	r3, r8, #2
   12754:	add	r8, r8, #3
   12758:	cmp	r3, sl
   1275c:	movcc	r2, #39	; 0x27
   12760:	strbcc	r2, [r6, r3]
   12764:	mov	r2, #1
   12768:	str	r2, [fp, #-56]	; 0xffffffc8
   1276c:	cmp	r8, sl
   12770:	movcc	r3, #92	; 0x5c
   12774:	strbcc	r3, [r6, r8]
   12778:	add	r3, r8, #1
   1277c:	cmp	r3, sl
   12780:	andcc	r7, r5, #192	; 0xc0
   12784:	movcc	r2, #48	; 0x30
   12788:	orrcc	r7, r2, r7, lsr #6
   1278c:	strbcc	r7, [r6, r3]
   12790:	add	r3, r8, #2
   12794:	add	r8, r8, #3
   12798:	cmp	r3, sl
   1279c:	lsrcc	r7, r5, #3
   127a0:	movcc	r2, #6
   127a4:	bficc	r7, r2, #3, #29
   127a8:	mov	r2, #6
   127ac:	strbcc	r7, [r6, r3]
   127b0:	bfi	r5, r2, #3, #29
   127b4:	mov	r3, #1
   127b8:	b	12800 <close@plt+0x18a4>
   127bc:	cmp	r8, sl
   127c0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   127c4:	strbcc	r5, [r6, r8]
   127c8:	add	r8, r8, #1
   127cc:	ldrb	r5, [ip, r1]
   127d0:	add	r1, r1, #1
   127d4:	tst	r0, #1
   127d8:	beq	1270c <close@plt+0x17b0>
   127dc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   127e0:	tst	r2, #1
   127e4:	beq	127f8 <close@plt+0x189c>
   127e8:	cmp	r8, sl
   127ec:	movcc	r7, #92	; 0x5c
   127f0:	strbcc	r7, [r6, r8]
   127f4:	add	r8, r8, #1
   127f8:	mov	r2, #0
   127fc:	str	r2, [fp, #-52]	; 0xffffffcc
   12800:	ldr	r2, [sp, #44]	; 0x2c
   12804:	and	r9, r3, #1
   12808:	cmp	r2, r1
   1280c:	bls	1290c <close@plt+0x19b0>
   12810:	ldr	r2, [fp, #-56]	; 0xffffffc8
   12814:	cmp	r9, #0
   12818:	movwne	r9, #1
   1281c:	mvn	r7, r2
   12820:	orr	r7, r7, r9
   12824:	tst	r7, #1
   12828:	bne	127bc <close@plt+0x1860>
   1282c:	cmp	r8, sl
   12830:	movcc	r7, #39	; 0x27
   12834:	strbcc	r7, [r6, r8]
   12838:	add	r7, r8, #1
   1283c:	add	r8, r8, #2
   12840:	cmp	r7, sl
   12844:	movcc	r2, #39	; 0x27
   12848:	strbcc	r2, [r6, r7]
   1284c:	mov	r2, #0
   12850:	str	r2, [fp, #-56]	; 0xffffffc8
   12854:	b	127bc <close@plt+0x1860>
   12858:	cmp	r8, sl
   1285c:	mov	r2, #1
   12860:	movcc	r0, #39	; 0x27
   12864:	strbcc	r0, [r6, r8]
   12868:	add	r0, r8, #1
   1286c:	cmp	r0, sl
   12870:	movcc	r1, #36	; 0x24
   12874:	strbcc	r1, [r6, r0]
   12878:	add	r0, r8, #2
   1287c:	cmp	r0, sl
   12880:	movcc	r1, #39	; 0x27
   12884:	strbcc	r1, [r6, r0]
   12888:	add	r0, r8, #3
   1288c:	cmp	r0, sl
   12890:	add	r8, r0, #1
   12894:	str	r2, [fp, #-56]	; 0xffffffc8
   12898:	movcc	r1, #92	; 0x5c
   1289c:	strbcc	r1, [r6, r0]
   128a0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   128a4:	cmp	r1, #2
   128a8:	beq	128fc <close@plt+0x19a0>
   128ac:	add	r1, r7, #1
   128b0:	mov	r4, #0
   128b4:	mov	r9, #1
   128b8:	mov	r5, #48	; 0x30
   128bc:	cmp	r1, lr
   128c0:	bcs	12144 <close@plt+0x11e8>
   128c4:	ldrb	r1, [ip, r1]
   128c8:	sub	r1, r1, #48	; 0x30
   128cc:	uxtb	r1, r1
   128d0:	cmp	r1, #9
   128d4:	bhi	12144 <close@plt+0x11e8>
   128d8:	cmp	r8, sl
   128dc:	movcc	r1, #48	; 0x30
   128e0:	strbcc	r1, [r6, r8]
   128e4:	add	r1, r0, #2
   128e8:	add	r8, r0, #3
   128ec:	cmp	r1, sl
   128f0:	movcc	r2, #48	; 0x30
   128f4:	strbcc	r2, [r6, r1]
   128f8:	b	12144 <close@plt+0x11e8>
   128fc:	mov	r0, #48	; 0x30
   12900:	mov	r9, #1
   12904:	mov	r4, #0
   12908:	b	123dc <close@plt+0x1480>
   1290c:	cmp	r9, #0
   12910:	sub	r7, r1, #1
   12914:	mov	r0, r5
   12918:	movwne	r9, #1
   1291c:	cmp	r9, #0
   12920:	bne	12960 <close@plt+0x1a04>
   12924:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12928:	tst	r1, #1
   1292c:	beq	12960 <close@plt+0x1a04>
   12930:	cmp	r8, sl
   12934:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12938:	movcc	r1, #39	; 0x27
   1293c:	strbcc	r1, [r6, r8]
   12940:	add	r1, r8, #1
   12944:	add	r8, r8, #2
   12948:	cmp	r1, sl
   1294c:	movcc	r2, #39	; 0x27
   12950:	strbcc	r2, [r6, r1]
   12954:	mov	r1, #0
   12958:	str	r1, [fp, #-56]	; 0xffffffc8
   1295c:	b	12468 <close@plt+0x150c>
   12960:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12964:	b	12468 <close@plt+0x150c>
   12968:	mov	r4, #0
   1296c:	b	129a8 <close@plt+0x1a4c>
   12970:	mov	r4, #0
   12974:	cmp	lr, r6
   12978:	bls	129a8 <close@plt+0x1a4c>
   1297c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12980:	ldr	r6, [sp, #44]	; 0x2c
   12984:	ldr	r0, [sp, #24]
   12988:	ldrb	r0, [r0, r6]
   1298c:	cmp	r0, #0
   12990:	beq	129b0 <close@plt+0x1a54>
   12994:	add	r6, r6, #1
   12998:	add	r0, r7, r6
   1299c:	cmp	r0, lr
   129a0:	bcc	12984 <close@plt+0x1a28>
   129a4:	b	129b0 <close@plt+0x1a54>
   129a8:	ldr	ip, [fp, #-84]	; 0xffffffac
   129ac:	ldr	r6, [sp, #44]	; 0x2c
   129b0:	mov	r1, r6
   129b4:	ldr	r6, [sp, #80]	; 0x50
   129b8:	b	12310 <close@plt+0x13b4>
   129bc:	mov	lr, r7
   129c0:	b	129c8 <close@plt+0x1a6c>
   129c4:	mvn	lr, #0
   129c8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   129cc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   129d0:	eor	r0, r7, #2
   129d4:	orr	r0, r0, r8
   129d8:	clz	r0, r0
   129dc:	lsr	r0, r0, #5
   129e0:	tst	r1, r0
   129e4:	bne	12a70 <close@plt+0x1b14>
   129e8:	mov	r0, r1
   129ec:	ldr	r1, [fp, #-80]	; 0xffffffb0
   129f0:	cmp	r7, #2
   129f4:	movwne	r1, #1
   129f8:	orr	r0, r0, r1
   129fc:	tst	r0, #1
   12a00:	ldreq	r0, [sp, #60]	; 0x3c
   12a04:	eoreq	r0, r0, #1
   12a08:	tsteq	r0, #1
   12a0c:	bne	12b1c <close@plt+0x1bc0>
   12a10:	mov	r9, lr
   12a14:	tst	r5, #1
   12a18:	bne	12ad8 <close@plt+0x1b7c>
   12a1c:	ldr	r6, [sp, #56]	; 0x38
   12a20:	mov	r4, #0
   12a24:	cmp	r6, #0
   12a28:	beq	12b14 <close@plt+0x1bb8>
   12a2c:	ldr	r0, [sp, #84]	; 0x54
   12a30:	mov	r1, #0
   12a34:	cmp	sl, #0
   12a38:	mov	r5, #0
   12a3c:	str	r1, [fp, #-72]	; 0xffffffb8
   12a40:	beq	11c10 <close@plt+0xcb4>
   12a44:	b	12b1c <close@plt+0x1bc0>
   12a48:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12a4c:	ldr	r2, [sp, #84]	; 0x54
   12a50:	b	12a78 <close@plt+0x1b1c>
   12a54:	ldr	ip, [fp, #-84]	; 0xffffffac
   12a58:	mov	r2, #1
   12a5c:	mov	lr, r4
   12a60:	ldr	r7, [fp, #-64]	; 0xffffffc0
   12a64:	b	12a78 <close@plt+0x1b1c>
   12a68:	ldr	r6, [sp, #80]	; 0x50
   12a6c:	ldr	ip, [fp, #-84]	; 0xffffffac
   12a70:	ldr	r2, [sp, #84]	; 0x54
   12a74:	mov	r7, #2
   12a78:	mov	r0, #0
   12a7c:	ldr	r1, [fp, #12]
   12a80:	tst	r2, #1
   12a84:	mov	r2, r7
   12a88:	mov	r3, lr
   12a8c:	str	r0, [sp, #8]
   12a90:	ldr	r0, [sp, #72]	; 0x48
   12a94:	movwne	r2, #4
   12a98:	cmp	r7, #2
   12a9c:	movne	r2, r7
   12aa0:	str	r2, [sp]
   12aa4:	mov	r2, ip
   12aa8:	bic	r1, r1, #2
   12aac:	str	r0, [sp, #12]
   12ab0:	ldr	r0, [sp, #76]	; 0x4c
   12ab4:	str	r1, [sp, #4]
   12ab8:	mov	r1, sl
   12abc:	str	r0, [sp, #16]
   12ac0:	mov	r0, r6
   12ac4:	bl	11b90 <close@plt+0xc34>
   12ac8:	mov	r8, r0
   12acc:	b	12b74 <close@plt+0x1c18>
   12ad0:	ldr	r2, [sp, #84]	; 0x54
   12ad4:	b	12a78 <close@plt+0x1b1c>
   12ad8:	mov	r0, #5
   12adc:	ldr	r1, [sp, #56]	; 0x38
   12ae0:	ldr	r2, [fp, #-84]	; 0xffffffac
   12ae4:	mov	r3, r9
   12ae8:	str	r0, [sp]
   12aec:	ldr	r0, [fp, #12]
   12af0:	str	r0, [sp, #4]
   12af4:	ldr	r0, [fp, #16]
   12af8:	str	r0, [sp, #8]
   12afc:	ldr	r0, [sp, #72]	; 0x48
   12b00:	str	r0, [sp, #12]
   12b04:	ldr	r0, [sp, #76]	; 0x4c
   12b08:	str	r0, [sp, #16]
   12b0c:	ldr	r0, [sp, #80]	; 0x50
   12b10:	b	12ac4 <close@plt+0x1b68>
   12b14:	mov	r0, #0
   12b18:	str	r0, [fp, #-72]	; 0xffffffb8
   12b1c:	ldr	r1, [sp, #92]	; 0x5c
   12b20:	cmp	r1, #0
   12b24:	beq	12b64 <close@plt+0x1c08>
   12b28:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12b2c:	ldr	r2, [sp, #80]	; 0x50
   12b30:	tst	r0, #1
   12b34:	bne	12b68 <close@plt+0x1c0c>
   12b38:	ldrb	r0, [r1]
   12b3c:	cmp	r0, #0
   12b40:	beq	12b68 <close@plt+0x1c0c>
   12b44:	add	r1, r1, #1
   12b48:	cmp	r8, sl
   12b4c:	strbcc	r0, [r2, r8]
   12b50:	add	r8, r8, #1
   12b54:	ldrb	r0, [r1], #1
   12b58:	cmp	r0, #0
   12b5c:	bne	12b48 <close@plt+0x1bec>
   12b60:	b	12b68 <close@plt+0x1c0c>
   12b64:	ldr	r2, [sp, #80]	; 0x50
   12b68:	cmp	r8, sl
   12b6c:	movcc	r0, #0
   12b70:	strbcc	r0, [r2, r8]
   12b74:	mov	r0, r8
   12b78:	sub	sp, fp, #28
   12b7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b80:	mov	r2, #1
   12b84:	b	12a60 <close@plt+0x1b04>
   12b88:	ldr	r2, [sp, #84]	; 0x54
   12b8c:	mov	r7, #5
   12b90:	b	12a78 <close@plt+0x1b1c>
   12b94:	bl	10f50 <abort@plt>
   12b98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b9c:	add	fp, sp, #28
   12ba0:	sub	sp, sp, #28
   12ba4:	movw	r5, #24912	; 0x6150
   12ba8:	cmp	r2, #0
   12bac:	mov	r4, r1
   12bb0:	mov	r7, r0
   12bb4:	str	r0, [sp, #20]
   12bb8:	movt	r5, #2
   12bbc:	movne	r5, r2
   12bc0:	bl	10e90 <__errno_location@plt>
   12bc4:	mov	sl, r0
   12bc8:	ldm	r5, {r0, r1}
   12bcc:	ldr	r2, [r5, #40]	; 0x28
   12bd0:	ldr	r3, [r5, #44]	; 0x2c
   12bd4:	add	r9, r5, #8
   12bd8:	ldr	r6, [sl]
   12bdc:	orr	r8, r1, #1
   12be0:	mov	r1, #0
   12be4:	str	r6, [sp, #24]
   12be8:	stm	sp, {r0, r8, r9}
   12bec:	str	r2, [sp, #12]
   12bf0:	str	r3, [sp, #16]
   12bf4:	mov	r0, #0
   12bf8:	mov	r2, r7
   12bfc:	mov	r3, r4
   12c00:	mov	r6, r4
   12c04:	bl	11b90 <close@plt+0xc34>
   12c08:	add	r7, r0, #1
   12c0c:	mov	r0, r7
   12c10:	bl	13da8 <close@plt+0x2e4c>
   12c14:	mov	r4, r0
   12c18:	ldr	r0, [r5]
   12c1c:	ldr	r2, [r5, #44]	; 0x2c
   12c20:	ldr	r1, [r5, #40]	; 0x28
   12c24:	mov	r3, r6
   12c28:	stm	sp, {r0, r8, r9}
   12c2c:	str	r2, [sp, #16]
   12c30:	str	r1, [sp, #12]
   12c34:	mov	r0, r4
   12c38:	mov	r1, r7
   12c3c:	ldr	r2, [sp, #20]
   12c40:	bl	11b90 <close@plt+0xc34>
   12c44:	ldr	r0, [sp, #24]
   12c48:	str	r0, [sl]
   12c4c:	mov	r0, r4
   12c50:	sub	sp, fp, #28
   12c54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c5c:	add	fp, sp, #28
   12c60:	sub	sp, sp, #36	; 0x24
   12c64:	movw	r8, #24912	; 0x6150
   12c68:	cmp	r3, #0
   12c6c:	mov	r4, r2
   12c70:	str	r2, [sp, #24]
   12c74:	mov	r5, r1
   12c78:	mov	r6, r0
   12c7c:	str	r0, [sp, #20]
   12c80:	movt	r8, #2
   12c84:	movne	r8, r3
   12c88:	bl	10e90 <__errno_location@plt>
   12c8c:	str	r0, [sp, #28]
   12c90:	cmp	r4, #0
   12c94:	add	sl, r8, #8
   12c98:	ldm	r8, {r3, r9}
   12c9c:	ldr	r7, [r0]
   12ca0:	ldr	r1, [r8, #40]	; 0x28
   12ca4:	ldr	r2, [r8, #44]	; 0x2c
   12ca8:	mov	r0, #0
   12cac:	orreq	r9, r9, #1
   12cb0:	str	r7, [sp, #32]
   12cb4:	mov	r7, r5
   12cb8:	stm	sp, {r3, r9, sl}
   12cbc:	str	r1, [sp, #12]
   12cc0:	str	r2, [sp, #16]
   12cc4:	mov	r1, #0
   12cc8:	mov	r2, r6
   12ccc:	mov	r3, r5
   12cd0:	bl	11b90 <close@plt+0xc34>
   12cd4:	add	r4, r0, #1
   12cd8:	mov	r5, r0
   12cdc:	mov	r0, r4
   12ce0:	bl	13da8 <close@plt+0x2e4c>
   12ce4:	mov	r6, r0
   12ce8:	ldr	r0, [r8]
   12cec:	ldr	r2, [r8, #44]	; 0x2c
   12cf0:	ldr	r1, [r8, #40]	; 0x28
   12cf4:	mov	r3, r7
   12cf8:	stm	sp, {r0, r9, sl}
   12cfc:	str	r2, [sp, #16]
   12d00:	str	r1, [sp, #12]
   12d04:	mov	r0, r6
   12d08:	mov	r1, r4
   12d0c:	ldr	r2, [sp, #20]
   12d10:	bl	11b90 <close@plt+0xc34>
   12d14:	ldr	r0, [sp, #24]
   12d18:	ldr	r1, [sp, #32]
   12d1c:	ldr	r2, [sp, #28]
   12d20:	cmp	r0, #0
   12d24:	str	r1, [r2]
   12d28:	strne	r5, [r0]
   12d2c:	mov	r0, r6
   12d30:	sub	sp, fp, #28
   12d34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d38:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12d3c:	add	fp, sp, #24
   12d40:	movw	r5, #24804	; 0x60e4
   12d44:	movw	r8, #24800	; 0x60e0
   12d48:	movt	r5, #2
   12d4c:	movt	r8, #2
   12d50:	ldr	r0, [r5]
   12d54:	ldr	r4, [r8]
   12d58:	cmp	r0, #2
   12d5c:	blt	12d88 <close@plt+0x1e2c>
   12d60:	add	r7, r4, #12
   12d64:	mov	r6, #0
   12d68:	ldr	r0, [r7, r6, lsl #3]
   12d6c:	bl	14570 <close@plt+0x3614>
   12d70:	ldr	r1, [r5]
   12d74:	add	r2, r6, #2
   12d78:	add	r0, r6, #1
   12d7c:	mov	r6, r0
   12d80:	cmp	r2, r1
   12d84:	blt	12d68 <close@plt+0x1e0c>
   12d88:	ldr	r0, [r4, #4]
   12d8c:	movw	r7, #24960	; 0x6180
   12d90:	movt	r7, #2
   12d94:	cmp	r0, r7
   12d98:	beq	12db0 <close@plt+0x1e54>
   12d9c:	bl	14570 <close@plt+0x3614>
   12da0:	movw	r0, #24808	; 0x60e8
   12da4:	mov	r6, #256	; 0x100
   12da8:	movt	r0, #2
   12dac:	strd	r6, [r0]
   12db0:	movw	r6, #24808	; 0x60e8
   12db4:	movt	r6, #2
   12db8:	cmp	r4, r6
   12dbc:	beq	12dcc <close@plt+0x1e70>
   12dc0:	mov	r0, r4
   12dc4:	bl	14570 <close@plt+0x3614>
   12dc8:	str	r6, [r8]
   12dcc:	mov	r0, #1
   12dd0:	str	r0, [r5]
   12dd4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12dd8:	movw	r3, #24912	; 0x6150
   12ddc:	mvn	r2, #0
   12de0:	movt	r3, #2
   12de4:	b	12de8 <close@plt+0x1e8c>
   12de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dec:	add	fp, sp, #28
   12df0:	sub	sp, sp, #44	; 0x2c
   12df4:	mov	r7, r3
   12df8:	str	r2, [sp, #36]	; 0x24
   12dfc:	str	r1, [sp, #32]
   12e00:	mov	r5, r0
   12e04:	bl	10e90 <__errno_location@plt>
   12e08:	cmp	r5, #0
   12e0c:	blt	12f78 <close@plt+0x201c>
   12e10:	cmn	r5, #-2147483647	; 0x80000001
   12e14:	beq	12f78 <close@plt+0x201c>
   12e18:	movw	r8, #24804	; 0x60e4
   12e1c:	movw	r4, #24800	; 0x60e0
   12e20:	str	r0, [sp, #28]
   12e24:	ldr	r0, [r0]
   12e28:	movt	r8, #2
   12e2c:	movt	r4, #2
   12e30:	ldr	r1, [r8]
   12e34:	ldr	r6, [r4]
   12e38:	str	r0, [sp, #24]
   12e3c:	cmp	r1, r5
   12e40:	ble	12e4c <close@plt+0x1ef0>
   12e44:	mov	sl, r6
   12e48:	b	12eb4 <close@plt+0x1f58>
   12e4c:	movw	r9, #24808	; 0x60e8
   12e50:	mov	r0, #8
   12e54:	add	r2, r5, #1
   12e58:	str	r1, [fp, #-32]	; 0xffffffe0
   12e5c:	mvn	r3, #-2147483648	; 0x80000000
   12e60:	movt	r9, #2
   12e64:	str	r0, [sp]
   12e68:	sub	r2, r2, r1
   12e6c:	sub	r1, fp, #32
   12e70:	subs	r0, r6, r9
   12e74:	movne	r0, r6
   12e78:	bl	13fa8 <close@plt+0x304c>
   12e7c:	cmp	r6, r9
   12e80:	mov	sl, r0
   12e84:	str	r0, [r4]
   12e88:	ldrdeq	r0, [r9]
   12e8c:	stmeq	sl, {r0, r1}
   12e90:	ldr	r1, [r8]
   12e94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12e98:	add	r0, sl, r1, lsl #3
   12e9c:	sub	r1, r2, r1
   12ea0:	lsl	r2, r1, #3
   12ea4:	mov	r1, #0
   12ea8:	bl	10ea8 <memset@plt>
   12eac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12eb0:	str	r0, [r8]
   12eb4:	mov	r9, sl
   12eb8:	ldr	r6, [r9, r5, lsl #3]!
   12ebc:	ldr	r4, [r9, #4]!
   12ec0:	ldm	r7, {r0, r1}
   12ec4:	ldr	r2, [r7, #40]	; 0x28
   12ec8:	ldr	r3, [r7, #44]	; 0x2c
   12ecc:	orr	r8, r1, #1
   12ed0:	add	r1, r7, #8
   12ed4:	stm	sp, {r0, r8}
   12ed8:	add	r0, sp, #8
   12edc:	str	r1, [sp, #20]
   12ee0:	stm	r0, {r1, r2, r3}
   12ee4:	mov	r0, r4
   12ee8:	mov	r1, r6
   12eec:	ldr	r2, [sp, #32]
   12ef0:	ldr	r3, [sp, #36]	; 0x24
   12ef4:	bl	11b90 <close@plt+0xc34>
   12ef8:	cmp	r6, r0
   12efc:	bhi	12f60 <close@plt+0x2004>
   12f00:	add	r6, r0, #1
   12f04:	movw	r0, #24960	; 0x6180
   12f08:	movt	r0, #2
   12f0c:	str	r6, [sl, r5, lsl #3]
   12f10:	cmp	r4, r0
   12f14:	beq	12f20 <close@plt+0x1fc4>
   12f18:	mov	r0, r4
   12f1c:	bl	14570 <close@plt+0x3614>
   12f20:	mov	r0, r6
   12f24:	bl	13da8 <close@plt+0x2e4c>
   12f28:	str	r0, [r9]
   12f2c:	mov	r4, r0
   12f30:	add	r3, sp, #8
   12f34:	ldr	r0, [r7]
   12f38:	ldr	r1, [r7, #40]	; 0x28
   12f3c:	ldr	r2, [r7, #44]	; 0x2c
   12f40:	stm	sp, {r0, r8}
   12f44:	ldr	r0, [sp, #20]
   12f48:	stm	r3, {r0, r1, r2}
   12f4c:	mov	r0, r4
   12f50:	mov	r1, r6
   12f54:	ldr	r2, [sp, #32]
   12f58:	ldr	r3, [sp, #36]	; 0x24
   12f5c:	bl	11b90 <close@plt+0xc34>
   12f60:	ldr	r0, [sp, #28]
   12f64:	ldr	r1, [sp, #24]
   12f68:	str	r1, [r0]
   12f6c:	mov	r0, r4
   12f70:	sub	sp, fp, #28
   12f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f78:	bl	10f50 <abort@plt>
   12f7c:	movw	r3, #24912	; 0x6150
   12f80:	movt	r3, #2
   12f84:	b	12de8 <close@plt+0x1e8c>
   12f88:	movw	r3, #24912	; 0x6150
   12f8c:	mov	r1, r0
   12f90:	mov	r0, #0
   12f94:	mvn	r2, #0
   12f98:	movt	r3, #2
   12f9c:	b	12de8 <close@plt+0x1e8c>
   12fa0:	movw	r3, #24912	; 0x6150
   12fa4:	mov	r2, r1
   12fa8:	mov	r1, r0
   12fac:	mov	r0, #0
   12fb0:	movt	r3, #2
   12fb4:	b	12de8 <close@plt+0x1e8c>
   12fb8:	push	{fp, lr}
   12fbc:	mov	fp, sp
   12fc0:	sub	sp, sp, #48	; 0x30
   12fc4:	vmov.i32	q8, #0	; 0x00000000
   12fc8:	mov	ip, #32
   12fcc:	mov	r3, sp
   12fd0:	mov	lr, r2
   12fd4:	cmp	r1, #10
   12fd8:	add	r2, r3, #16
   12fdc:	vst1.64	{d16-d17}, [r3], ip
   12fe0:	vst1.64	{d16-d17}, [r3]
   12fe4:	vst1.64	{d16-d17}, [r2]
   12fe8:	beq	13008 <close@plt+0x20ac>
   12fec:	str	r1, [sp]
   12ff0:	mov	r3, sp
   12ff4:	mov	r1, lr
   12ff8:	mvn	r2, #0
   12ffc:	bl	12de8 <close@plt+0x1e8c>
   13000:	mov	sp, fp
   13004:	pop	{fp, pc}
   13008:	bl	10f50 <abort@plt>
   1300c:	push	{r4, sl, fp, lr}
   13010:	add	fp, sp, #8
   13014:	sub	sp, sp, #48	; 0x30
   13018:	mov	ip, r3
   1301c:	mov	r3, sp
   13020:	vmov.i32	q8, #0	; 0x00000000
   13024:	mov	lr, #32
   13028:	cmp	r1, #10
   1302c:	add	r4, r3, #16
   13030:	vst1.64	{d16-d17}, [r3], lr
   13034:	vst1.64	{d16-d17}, [r3]
   13038:	vst1.64	{d16-d17}, [r4]
   1303c:	beq	1305c <close@plt+0x2100>
   13040:	str	r1, [sp]
   13044:	mov	r1, r2
   13048:	mov	r3, sp
   1304c:	mov	r2, ip
   13050:	bl	12de8 <close@plt+0x1e8c>
   13054:	sub	sp, fp, #8
   13058:	pop	{r4, sl, fp, pc}
   1305c:	bl	10f50 <abort@plt>
   13060:	push	{fp, lr}
   13064:	mov	fp, sp
   13068:	sub	sp, sp, #48	; 0x30
   1306c:	mov	r3, sp
   13070:	vmov.i32	q8, #0	; 0x00000000
   13074:	mov	ip, #32
   13078:	cmp	r0, #10
   1307c:	add	r2, r3, #16
   13080:	vst1.64	{d16-d17}, [r3], ip
   13084:	vst1.64	{d16-d17}, [r3]
   13088:	vst1.64	{d16-d17}, [r2]
   1308c:	beq	130ac <close@plt+0x2150>
   13090:	str	r0, [sp]
   13094:	mov	r3, sp
   13098:	mov	r0, #0
   1309c:	mvn	r2, #0
   130a0:	bl	12de8 <close@plt+0x1e8c>
   130a4:	mov	sp, fp
   130a8:	pop	{fp, pc}
   130ac:	bl	10f50 <abort@plt>
   130b0:	push	{fp, lr}
   130b4:	mov	fp, sp
   130b8:	sub	sp, sp, #48	; 0x30
   130bc:	mov	r3, sp
   130c0:	vmov.i32	q8, #0	; 0x00000000
   130c4:	mov	ip, #32
   130c8:	cmp	r0, #10
   130cc:	add	lr, r3, #16
   130d0:	vst1.64	{d16-d17}, [r3], ip
   130d4:	vst1.64	{d16-d17}, [r3]
   130d8:	vst1.64	{d16-d17}, [lr]
   130dc:	beq	130f8 <close@plt+0x219c>
   130e0:	str	r0, [sp]
   130e4:	mov	r3, sp
   130e8:	mov	r0, #0
   130ec:	bl	12de8 <close@plt+0x1e8c>
   130f0:	mov	sp, fp
   130f4:	pop	{fp, pc}
   130f8:	bl	10f50 <abort@plt>
   130fc:	push	{r4, sl, fp, lr}
   13100:	add	fp, sp, #8
   13104:	sub	sp, sp, #48	; 0x30
   13108:	mov	lr, r0
   1310c:	movw	r0, #24912	; 0x6150
   13110:	mov	r3, #32
   13114:	mov	ip, r1
   13118:	mov	r4, #1
   1311c:	movt	r0, #2
   13120:	add	r1, r0, #16
   13124:	vld1.64	{d16-d17}, [r0], r3
   13128:	mov	r3, sp
   1312c:	vld1.64	{d18-d19}, [r1]
   13130:	add	r1, r3, #16
   13134:	vld1.64	{d20-d21}, [r0]
   13138:	add	r0, r3, #32
   1313c:	vst1.64	{d18-d19}, [r1]
   13140:	mov	r1, r3
   13144:	vst1.64	{d20-d21}, [r0]
   13148:	mov	r0, #28
   1314c:	and	r0, r0, r2, lsr #3
   13150:	and	r2, r2, #31
   13154:	vst1.64	{d16-d17}, [r1], r0
   13158:	ldr	r0, [r1, #8]
   1315c:	bic	r4, r4, r0, lsr r2
   13160:	eor	r0, r0, r4, lsl r2
   13164:	mov	r2, ip
   13168:	str	r0, [r1, #8]
   1316c:	mov	r0, #0
   13170:	mov	r1, lr
   13174:	bl	12de8 <close@plt+0x1e8c>
   13178:	sub	sp, fp, #8
   1317c:	pop	{r4, sl, fp, pc}
   13180:	push	{fp, lr}
   13184:	mov	fp, sp
   13188:	sub	sp, sp, #48	; 0x30
   1318c:	mov	ip, r0
   13190:	movw	r0, #24912	; 0x6150
   13194:	mov	r3, #32
   13198:	movt	r0, #2
   1319c:	add	r2, r0, #16
   131a0:	vld1.64	{d16-d17}, [r0], r3
   131a4:	mov	r3, sp
   131a8:	vld1.64	{d18-d19}, [r2]
   131ac:	add	r2, r3, #16
   131b0:	vld1.64	{d20-d21}, [r0]
   131b4:	add	r0, r3, #32
   131b8:	vst1.64	{d18-d19}, [r2]
   131bc:	mov	r2, r3
   131c0:	vst1.64	{d20-d21}, [r0]
   131c4:	mov	r0, #28
   131c8:	and	r0, r0, r1, lsr #3
   131cc:	and	r1, r1, #31
   131d0:	vst1.64	{d16-d17}, [r2], r0
   131d4:	mov	r0, #1
   131d8:	ldr	lr, [r2, #8]
   131dc:	bic	r0, r0, lr, lsr r1
   131e0:	eor	r0, lr, r0, lsl r1
   131e4:	mov	r1, ip
   131e8:	str	r0, [r2, #8]
   131ec:	mov	r0, #0
   131f0:	mvn	r2, #0
   131f4:	bl	12de8 <close@plt+0x1e8c>
   131f8:	mov	sp, fp
   131fc:	pop	{fp, pc}
   13200:	push	{fp, lr}
   13204:	mov	fp, sp
   13208:	sub	sp, sp, #48	; 0x30
   1320c:	movw	r2, #24912	; 0x6150
   13210:	mov	r3, #32
   13214:	mov	r1, r0
   13218:	movt	r2, #2
   1321c:	add	r0, r2, #16
   13220:	vld1.64	{d16-d17}, [r2], r3
   13224:	mov	r3, sp
   13228:	vld1.64	{d18-d19}, [r0]
   1322c:	add	r0, r3, #16
   13230:	vld1.64	{d20-d21}, [r2]
   13234:	mov	r2, r3
   13238:	vst1.64	{d18-d19}, [r0]
   1323c:	add	r0, r3, #32
   13240:	vst1.64	{d20-d21}, [r0]
   13244:	mov	r0, #12
   13248:	vst1.64	{d16-d17}, [r2], r0
   1324c:	ldr	r0, [r2]
   13250:	orr	r0, r0, #67108864	; 0x4000000
   13254:	str	r0, [r2]
   13258:	mov	r0, #0
   1325c:	mvn	r2, #0
   13260:	bl	12de8 <close@plt+0x1e8c>
   13264:	mov	sp, fp
   13268:	pop	{fp, pc}
   1326c:	push	{fp, lr}
   13270:	mov	fp, sp
   13274:	sub	sp, sp, #48	; 0x30
   13278:	mov	ip, r1
   1327c:	mov	r1, r0
   13280:	movw	r0, #24912	; 0x6150
   13284:	mov	r3, #32
   13288:	movt	r0, #2
   1328c:	add	r2, r0, #16
   13290:	vld1.64	{d16-d17}, [r0], r3
   13294:	mov	r3, sp
   13298:	vld1.64	{d18-d19}, [r2]
   1329c:	add	r2, r3, #16
   132a0:	vld1.64	{d20-d21}, [r0]
   132a4:	add	r0, r3, #32
   132a8:	vst1.64	{d18-d19}, [r2]
   132ac:	mov	r2, r3
   132b0:	vst1.64	{d20-d21}, [r0]
   132b4:	mov	r0, #12
   132b8:	vst1.64	{d16-d17}, [r2], r0
   132bc:	ldr	r0, [r2]
   132c0:	orr	r0, r0, #67108864	; 0x4000000
   132c4:	str	r0, [r2]
   132c8:	mov	r0, #0
   132cc:	mov	r2, ip
   132d0:	bl	12de8 <close@plt+0x1e8c>
   132d4:	mov	sp, fp
   132d8:	pop	{fp, pc}
   132dc:	push	{r4, sl, fp, lr}
   132e0:	add	fp, sp, #8
   132e4:	sub	sp, sp, #96	; 0x60
   132e8:	mov	ip, r2
   132ec:	mov	r2, sp
   132f0:	vmov.i32	q8, #0	; 0x00000000
   132f4:	mov	r4, #28
   132f8:	cmp	r1, #10
   132fc:	mov	r3, r2
   13300:	add	lr, r2, #16
   13304:	vst1.64	{d16-d17}, [r3], r4
   13308:	vst1.64	{d16-d17}, [lr]
   1330c:	vst1.32	{d16-d17}, [r3]
   13310:	beq	13360 <close@plt+0x2404>
   13314:	vld1.64	{d16-d17}, [r2], r4
   13318:	vld1.64	{d18-d19}, [lr]
   1331c:	add	r3, sp, #48	; 0x30
   13320:	add	r4, r3, #4
   13324:	vld1.32	{d20-d21}, [r2]
   13328:	add	r2, r3, #20
   1332c:	vst1.32	{d16-d17}, [r4]
   13330:	vst1.32	{d18-d19}, [r2]
   13334:	add	r2, r3, #32
   13338:	vst1.32	{d20-d21}, [r2]
   1333c:	str	r1, [sp, #48]	; 0x30
   13340:	mvn	r2, #0
   13344:	ldr	r1, [sp, #60]	; 0x3c
   13348:	orr	r1, r1, #67108864	; 0x4000000
   1334c:	str	r1, [sp, #60]	; 0x3c
   13350:	mov	r1, ip
   13354:	bl	12de8 <close@plt+0x1e8c>
   13358:	sub	sp, fp, #8
   1335c:	pop	{r4, sl, fp, pc}
   13360:	bl	10f50 <abort@plt>
   13364:	push	{r4, r5, fp, lr}
   13368:	add	fp, sp, #8
   1336c:	sub	sp, sp, #48	; 0x30
   13370:	mov	ip, r3
   13374:	movw	r3, #24912	; 0x6150
   13378:	mov	lr, #32
   1337c:	cmp	r1, #0
   13380:	mov	r5, sp
   13384:	movt	r3, #2
   13388:	cmpne	r2, #0
   1338c:	add	r4, r3, #16
   13390:	vld1.64	{d16-d17}, [r3], lr
   13394:	vld1.64	{d18-d19}, [r4]
   13398:	add	r4, r5, #16
   1339c:	vld1.64	{d20-d21}, [r3]
   133a0:	vst1.64	{d16-d17}, [r5], lr
   133a4:	mov	r3, #10
   133a8:	vst1.64	{d18-d19}, [r4]
   133ac:	vst1.64	{d20-d21}, [r5]
   133b0:	str	r3, [sp]
   133b4:	bne	133bc <close@plt+0x2460>
   133b8:	bl	10f50 <abort@plt>
   133bc:	str	r2, [sp, #44]	; 0x2c
   133c0:	str	r1, [sp, #40]	; 0x28
   133c4:	mov	r3, sp
   133c8:	mov	r1, ip
   133cc:	mvn	r2, #0
   133d0:	bl	12de8 <close@plt+0x1e8c>
   133d4:	sub	sp, fp, #8
   133d8:	pop	{r4, r5, fp, pc}
   133dc:	push	{r4, r5, fp, lr}
   133e0:	add	fp, sp, #8
   133e4:	sub	sp, sp, #48	; 0x30
   133e8:	mov	lr, r3
   133ec:	movw	r3, #24912	; 0x6150
   133f0:	mov	ip, #32
   133f4:	cmp	r1, #0
   133f8:	mov	r5, sp
   133fc:	movt	r3, #2
   13400:	cmpne	r2, #0
   13404:	add	r4, r3, #16
   13408:	vld1.64	{d16-d17}, [r3], ip
   1340c:	vld1.64	{d18-d19}, [r4]
   13410:	add	r4, r5, #16
   13414:	vld1.64	{d20-d21}, [r3]
   13418:	vst1.64	{d16-d17}, [r5], ip
   1341c:	mov	r3, #10
   13420:	vst1.64	{d18-d19}, [r4]
   13424:	vst1.64	{d20-d21}, [r5]
   13428:	str	r3, [sp]
   1342c:	bne	13434 <close@plt+0x24d8>
   13430:	bl	10f50 <abort@plt>
   13434:	ldr	ip, [fp, #8]
   13438:	str	r2, [sp, #44]	; 0x2c
   1343c:	str	r1, [sp, #40]	; 0x28
   13440:	mov	r3, sp
   13444:	mov	r1, lr
   13448:	mov	r2, ip
   1344c:	bl	12de8 <close@plt+0x1e8c>
   13450:	sub	sp, fp, #8
   13454:	pop	{r4, r5, fp, pc}
   13458:	push	{r4, sl, fp, lr}
   1345c:	add	fp, sp, #8
   13460:	sub	sp, sp, #48	; 0x30
   13464:	mov	ip, r2
   13468:	movw	r2, #24912	; 0x6150
   1346c:	mov	lr, #32
   13470:	cmp	r0, #0
   13474:	mov	r4, sp
   13478:	movt	r2, #2
   1347c:	cmpne	r1, #0
   13480:	add	r3, r2, #16
   13484:	vld1.64	{d16-d17}, [r2], lr
   13488:	vld1.64	{d18-d19}, [r3]
   1348c:	add	r3, r4, #16
   13490:	vld1.64	{d20-d21}, [r2]
   13494:	vst1.64	{d16-d17}, [r4], lr
   13498:	mov	r2, #10
   1349c:	vst1.64	{d18-d19}, [r3]
   134a0:	vst1.64	{d20-d21}, [r4]
   134a4:	str	r2, [sp]
   134a8:	bne	134b0 <close@plt+0x2554>
   134ac:	bl	10f50 <abort@plt>
   134b0:	str	r1, [sp, #44]	; 0x2c
   134b4:	str	r0, [sp, #40]	; 0x28
   134b8:	mov	r3, sp
   134bc:	mov	r0, #0
   134c0:	mov	r1, ip
   134c4:	mvn	r2, #0
   134c8:	bl	12de8 <close@plt+0x1e8c>
   134cc:	sub	sp, fp, #8
   134d0:	pop	{r4, sl, fp, pc}
   134d4:	push	{r4, r5, fp, lr}
   134d8:	add	fp, sp, #8
   134dc:	sub	sp, sp, #48	; 0x30
   134e0:	mov	lr, r2
   134e4:	movw	r2, #24912	; 0x6150
   134e8:	mov	ip, r3
   134ec:	mov	r3, #32
   134f0:	cmp	r0, #0
   134f4:	mov	r5, sp
   134f8:	movt	r2, #2
   134fc:	cmpne	r1, #0
   13500:	add	r4, r2, #16
   13504:	vld1.64	{d16-d17}, [r2], r3
   13508:	vld1.64	{d18-d19}, [r4]
   1350c:	add	r4, r5, #16
   13510:	vld1.64	{d20-d21}, [r2]
   13514:	vst1.64	{d16-d17}, [r5], r3
   13518:	mov	r2, #10
   1351c:	vst1.64	{d18-d19}, [r4]
   13520:	vst1.64	{d20-d21}, [r5]
   13524:	str	r2, [sp]
   13528:	bne	13530 <close@plt+0x25d4>
   1352c:	bl	10f50 <abort@plt>
   13530:	str	r1, [sp, #44]	; 0x2c
   13534:	str	r0, [sp, #40]	; 0x28
   13538:	mov	r3, sp
   1353c:	mov	r0, #0
   13540:	mov	r1, lr
   13544:	mov	r2, ip
   13548:	bl	12de8 <close@plt+0x1e8c>
   1354c:	sub	sp, fp, #8
   13550:	pop	{r4, r5, fp, pc}
   13554:	movw	r3, #24816	; 0x60f0
   13558:	movt	r3, #2
   1355c:	b	12de8 <close@plt+0x1e8c>
   13560:	movw	r3, #24816	; 0x60f0
   13564:	mov	r2, r1
   13568:	mov	r1, r0
   1356c:	mov	r0, #0
   13570:	movt	r3, #2
   13574:	b	12de8 <close@plt+0x1e8c>
   13578:	movw	r3, #24816	; 0x60f0
   1357c:	mvn	r2, #0
   13580:	movt	r3, #2
   13584:	b	12de8 <close@plt+0x1e8c>
   13588:	movw	r3, #24816	; 0x60f0
   1358c:	mov	r1, r0
   13590:	mov	r0, #0
   13594:	mvn	r2, #0
   13598:	movt	r3, #2
   1359c:	b	12de8 <close@plt+0x1e8c>
   135a0:	push	{r4, r5, fp, lr}
   135a4:	add	fp, sp, #8
   135a8:	mov	r5, r0
   135ac:	mov	r4, r1
   135b0:	mov	r0, #0
   135b4:	mov	r2, #5
   135b8:	mov	r1, r5
   135bc:	bl	10da0 <dcgettext@plt>
   135c0:	cmp	r0, r5
   135c4:	popne	{r4, r5, fp, pc}
   135c8:	bl	1463c <close@plt+0x36e0>
   135cc:	ldrb	r1, [r0]
   135d0:	and	r1, r1, #223	; 0xdf
   135d4:	cmp	r1, #71	; 0x47
   135d8:	beq	13640 <close@plt+0x26e4>
   135dc:	cmp	r1, #85	; 0x55
   135e0:	bne	13664 <close@plt+0x2708>
   135e4:	ldrb	r1, [r0, #1]
   135e8:	and	r1, r1, #223	; 0xdf
   135ec:	cmp	r1, #84	; 0x54
   135f0:	bne	13664 <close@plt+0x2708>
   135f4:	ldrb	r1, [r0, #2]
   135f8:	and	r1, r1, #223	; 0xdf
   135fc:	cmp	r1, #70	; 0x46
   13600:	ldrbeq	r1, [r0, #3]
   13604:	cmpeq	r1, #45	; 0x2d
   13608:	bne	13664 <close@plt+0x2708>
   1360c:	ldrb	r1, [r0, #4]
   13610:	cmp	r1, #56	; 0x38
   13614:	ldrbeq	r0, [r0, #5]
   13618:	cmpeq	r0, #0
   1361c:	bne	13664 <close@plt+0x2708>
   13620:	ldrb	r1, [r5]
   13624:	movw	r2, #19936	; 0x4de0
   13628:	movw	r0, #19940	; 0x4de4
   1362c:	movt	r2, #1
   13630:	movt	r0, #1
   13634:	cmp	r1, #96	; 0x60
   13638:	moveq	r0, r2
   1363c:	pop	{r4, r5, fp, pc}
   13640:	ldrb	r1, [r0, #1]
   13644:	and	r1, r1, #223	; 0xdf
   13648:	cmp	r1, #66	; 0x42
   1364c:	bne	13664 <close@plt+0x2708>
   13650:	ldrb	r1, [r0, #2]
   13654:	cmp	r1, #49	; 0x31
   13658:	ldrbeq	r1, [r0, #3]
   1365c:	cmpeq	r1, #56	; 0x38
   13660:	beq	13680 <close@plt+0x2724>
   13664:	movw	r1, #19930	; 0x4dda
   13668:	movw	r0, #19934	; 0x4dde
   1366c:	cmp	r4, #9
   13670:	movt	r1, #1
   13674:	movt	r0, #1
   13678:	moveq	r0, r1
   1367c:	pop	{r4, r5, fp, pc}
   13680:	ldrb	r1, [r0, #4]
   13684:	cmp	r1, #48	; 0x30
   13688:	ldrbeq	r1, [r0, #5]
   1368c:	cmpeq	r1, #51	; 0x33
   13690:	bne	13664 <close@plt+0x2708>
   13694:	ldrb	r1, [r0, #6]
   13698:	cmp	r1, #48	; 0x30
   1369c:	ldrbeq	r0, [r0, #7]
   136a0:	cmpeq	r0, #0
   136a4:	bne	13664 <close@plt+0x2708>
   136a8:	ldrb	r1, [r5]
   136ac:	movw	r2, #19944	; 0x4de8
   136b0:	movw	r0, #19948	; 0x4dec
   136b4:	movt	r2, #1
   136b8:	movt	r0, #1
   136bc:	b	13634 <close@plt+0x26d8>
   136c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   136c4:	add	fp, sp, #24
   136c8:	sub	sp, sp, #32
   136cc:	ldr	r6, [fp, #12]
   136d0:	ldr	r7, [fp, #8]
   136d4:	mov	r4, r2
   136d8:	mov	r8, r0
   136dc:	cmp	r1, #0
   136e0:	beq	13708 <close@plt+0x27ac>
   136e4:	movw	r2, #20036	; 0x4e44
   136e8:	mov	r5, r1
   136ec:	str	r3, [sp, #4]
   136f0:	str	r4, [sp]
   136f4:	mov	r0, r8
   136f8:	mov	r1, #1
   136fc:	movt	r2, #1
   13700:	mov	r3, r5
   13704:	b	13720 <close@plt+0x27c4>
   13708:	movw	r2, #20048	; 0x4e50
   1370c:	str	r3, [sp]
   13710:	mov	r0, r8
   13714:	mov	r1, #1
   13718:	mov	r3, r4
   1371c:	movt	r2, #1
   13720:	bl	10ecc <__fprintf_chk@plt>
   13724:	movw	r1, #20055	; 0x4e57
   13728:	mov	r0, #0
   1372c:	mov	r2, #5
   13730:	movt	r1, #1
   13734:	bl	10da0 <dcgettext@plt>
   13738:	movw	r2, #20773	; 0x5125
   1373c:	mov	r3, r0
   13740:	movw	r0, #2022	; 0x7e6
   13744:	mov	r1, #1
   13748:	str	r0, [sp]
   1374c:	movt	r2, #1
   13750:	mov	r0, r8
   13754:	bl	10ecc <__fprintf_chk@plt>
   13758:	movw	r4, #18800	; 0x4970
   1375c:	mov	r1, r8
   13760:	movt	r4, #1
   13764:	mov	r0, r4
   13768:	bl	10d34 <fputs_unlocked@plt>
   1376c:	movw	r1, #20059	; 0x4e5b
   13770:	mov	r0, #0
   13774:	mov	r2, #5
   13778:	movt	r1, #1
   1377c:	bl	10da0 <dcgettext@plt>
   13780:	movw	r3, #20230	; 0x4f06
   13784:	mov	r2, r0
   13788:	mov	r0, r8
   1378c:	mov	r1, #1
   13790:	movt	r3, #1
   13794:	bl	10ecc <__fprintf_chk@plt>
   13798:	mov	r0, r4
   1379c:	mov	r1, r8
   137a0:	bl	10d34 <fputs_unlocked@plt>
   137a4:	cmp	r6, #9
   137a8:	bhi	137e4 <close@plt+0x2888>
   137ac:	add	r0, pc, #0
   137b0:	ldr	pc, [r0, r6, lsl #2]
   137b4:	ldrdeq	r3, [r1], -ip
   137b8:	strdeq	r3, [r1], -r0
   137bc:	andeq	r3, r1, r0, lsr #16
   137c0:	andeq	r3, r1, r8, asr #16
   137c4:	andeq	r3, r1, r0, ror r8
   137c8:	muleq	r1, r8, r8
   137cc:	andeq	r3, r1, r0, asr #17
   137d0:	strdeq	r3, [r1], -r8
   137d4:	muleq	r1, r8, r9
   137d8:	andeq	r3, r1, r0, asr #18
   137dc:	sub	sp, fp, #24
   137e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   137e4:	movw	r1, #20583	; 0x5067
   137e8:	movt	r1, #1
   137ec:	b	13948 <close@plt+0x29ec>
   137f0:	movw	r1, #20264	; 0x4f28
   137f4:	mov	r0, #0
   137f8:	mov	r2, #5
   137fc:	movt	r1, #1
   13800:	bl	10da0 <dcgettext@plt>
   13804:	ldr	r3, [r7]
   13808:	mov	r2, r0
   1380c:	mov	r0, r8
   13810:	mov	r1, #1
   13814:	sub	sp, fp, #24
   13818:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1381c:	b	10ecc <__fprintf_chk@plt>
   13820:	movw	r1, #20280	; 0x4f38
   13824:	mov	r0, #0
   13828:	mov	r2, #5
   1382c:	movt	r1, #1
   13830:	bl	10da0 <dcgettext@plt>
   13834:	mov	r2, r0
   13838:	ldr	r3, [r7]
   1383c:	ldr	r0, [r7, #4]
   13840:	str	r0, [sp]
   13844:	b	13934 <close@plt+0x29d8>
   13848:	movw	r1, #20303	; 0x4f4f
   1384c:	mov	r0, #0
   13850:	mov	r2, #5
   13854:	movt	r1, #1
   13858:	bl	10da0 <dcgettext@plt>
   1385c:	ldr	r3, [r7]
   13860:	mov	r2, r0
   13864:	ldmib	r7, {r0, r1}
   13868:	stm	sp, {r0, r1}
   1386c:	b	13934 <close@plt+0x29d8>
   13870:	movw	r1, #20331	; 0x4f6b
   13874:	mov	r0, #0
   13878:	mov	r2, #5
   1387c:	movt	r1, #1
   13880:	bl	10da0 <dcgettext@plt>
   13884:	ldr	r3, [r7]
   13888:	mov	r2, r0
   1388c:	ldmib	r7, {r0, r1, r7}
   13890:	stm	sp, {r0, r1, r7}
   13894:	b	13934 <close@plt+0x29d8>
   13898:	movw	r1, #20363	; 0x4f8b
   1389c:	mov	r0, #0
   138a0:	mov	r2, #5
   138a4:	movt	r1, #1
   138a8:	bl	10da0 <dcgettext@plt>
   138ac:	ldr	r3, [r7]
   138b0:	mov	r2, r0
   138b4:	ldmib	r7, {r0, r1, r6, r7}
   138b8:	stm	sp, {r0, r1, r6, r7}
   138bc:	b	13934 <close@plt+0x29d8>
   138c0:	movw	r1, #20399	; 0x4faf
   138c4:	mov	r0, #0
   138c8:	mov	r2, #5
   138cc:	movt	r1, #1
   138d0:	bl	10da0 <dcgettext@plt>
   138d4:	ldr	r3, [r7]
   138d8:	mov	r2, r0
   138dc:	ldmib	r7, {r0, r1, r6}
   138e0:	ldr	r5, [r7, #16]
   138e4:	ldr	r7, [r7, #20]
   138e8:	stm	sp, {r0, r1, r6}
   138ec:	str	r5, [sp, #12]
   138f0:	str	r7, [sp, #16]
   138f4:	b	13934 <close@plt+0x29d8>
   138f8:	movw	r1, #20439	; 0x4fd7
   138fc:	mov	r0, #0
   13900:	mov	r2, #5
   13904:	movt	r1, #1
   13908:	bl	10da0 <dcgettext@plt>
   1390c:	ldr	r3, [r7]
   13910:	mov	r2, r0
   13914:	ldmib	r7, {r0, r1, r6}
   13918:	ldr	r5, [r7, #16]
   1391c:	ldr	r4, [r7, #20]
   13920:	ldr	r7, [r7, #24]
   13924:	stm	sp, {r0, r1, r6}
   13928:	str	r5, [sp, #12]
   1392c:	str	r4, [sp, #16]
   13930:	str	r7, [sp, #20]
   13934:	mov	r0, r8
   13938:	mov	r1, #1
   1393c:	b	139e8 <close@plt+0x2a8c>
   13940:	movw	r1, #20531	; 0x5033
   13944:	movt	r1, #1
   13948:	mov	r0, #0
   1394c:	mov	r2, #5
   13950:	bl	10da0 <dcgettext@plt>
   13954:	mov	ip, r0
   13958:	ldr	r3, [r7]
   1395c:	ldr	r0, [r7, #4]
   13960:	ldr	r1, [r7, #8]
   13964:	ldr	r6, [r7, #12]
   13968:	ldr	r5, [r7, #16]
   1396c:	ldr	r4, [r7, #20]
   13970:	ldr	r2, [r7, #24]
   13974:	ldr	lr, [r7, #28]
   13978:	ldr	r7, [r7, #32]
   1397c:	stm	sp, {r0, r1, r6}
   13980:	str	r5, [sp, #12]
   13984:	str	r4, [sp, #16]
   13988:	str	r2, [sp, #20]
   1398c:	str	lr, [sp, #24]
   13990:	str	r7, [sp, #28]
   13994:	b	139dc <close@plt+0x2a80>
   13998:	movw	r1, #20483	; 0x5003
   1399c:	mov	r0, #0
   139a0:	mov	r2, #5
   139a4:	movt	r1, #1
   139a8:	bl	10da0 <dcgettext@plt>
   139ac:	mov	ip, r0
   139b0:	ldr	r3, [r7]
   139b4:	ldmib	r7, {r0, r1, r6}
   139b8:	ldr	r5, [r7, #16]
   139bc:	ldr	r4, [r7, #20]
   139c0:	ldr	r2, [r7, #24]
   139c4:	ldr	r7, [r7, #28]
   139c8:	stm	sp, {r0, r1, r6}
   139cc:	str	r5, [sp, #12]
   139d0:	str	r4, [sp, #16]
   139d4:	str	r2, [sp, #20]
   139d8:	str	r7, [sp, #24]
   139dc:	mov	r0, r8
   139e0:	mov	r1, #1
   139e4:	mov	r2, ip
   139e8:	bl	10ecc <__fprintf_chk@plt>
   139ec:	sub	sp, fp, #24
   139f0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   139f4:	push	{r4, sl, fp, lr}
   139f8:	add	fp, sp, #8
   139fc:	sub	sp, sp, #8
   13a00:	ldr	ip, [fp, #8]
   13a04:	mov	lr, #0
   13a08:	ldr	r4, [ip, lr, lsl #2]
   13a0c:	add	lr, lr, #1
   13a10:	cmp	r4, #0
   13a14:	bne	13a08 <close@plt+0x2aac>
   13a18:	sub	r4, lr, #1
   13a1c:	str	ip, [sp]
   13a20:	str	r4, [sp, #4]
   13a24:	bl	136c0 <close@plt+0x2764>
   13a28:	sub	sp, fp, #8
   13a2c:	pop	{r4, sl, fp, pc}
   13a30:	push	{fp, lr}
   13a34:	mov	fp, sp
   13a38:	sub	sp, sp, #48	; 0x30
   13a3c:	ldr	ip, [fp, #8]
   13a40:	ldr	lr, [ip]
   13a44:	cmp	lr, #0
   13a48:	str	lr, [sp, #8]
   13a4c:	beq	13ae8 <close@plt+0x2b8c>
   13a50:	ldr	lr, [ip, #4]
   13a54:	cmp	lr, #0
   13a58:	str	lr, [sp, #12]
   13a5c:	beq	13af0 <close@plt+0x2b94>
   13a60:	ldr	lr, [ip, #8]
   13a64:	cmp	lr, #0
   13a68:	str	lr, [sp, #16]
   13a6c:	beq	13af8 <close@plt+0x2b9c>
   13a70:	ldr	lr, [ip, #12]
   13a74:	cmp	lr, #0
   13a78:	str	lr, [sp, #20]
   13a7c:	beq	13b00 <close@plt+0x2ba4>
   13a80:	ldr	lr, [ip, #16]
   13a84:	cmp	lr, #0
   13a88:	str	lr, [sp, #24]
   13a8c:	beq	13b08 <close@plt+0x2bac>
   13a90:	ldr	lr, [ip, #20]
   13a94:	cmp	lr, #0
   13a98:	str	lr, [sp, #28]
   13a9c:	beq	13b10 <close@plt+0x2bb4>
   13aa0:	ldr	lr, [ip, #24]
   13aa4:	cmp	lr, #0
   13aa8:	str	lr, [sp, #32]
   13aac:	beq	13b18 <close@plt+0x2bbc>
   13ab0:	ldr	lr, [ip, #28]
   13ab4:	cmp	lr, #0
   13ab8:	str	lr, [sp, #36]	; 0x24
   13abc:	beq	13b20 <close@plt+0x2bc4>
   13ac0:	ldr	lr, [ip, #32]
   13ac4:	cmp	lr, #0
   13ac8:	str	lr, [sp, #40]	; 0x28
   13acc:	beq	13b28 <close@plt+0x2bcc>
   13ad0:	ldr	lr, [ip, #36]	; 0x24
   13ad4:	mov	ip, #10
   13ad8:	cmp	lr, #0
   13adc:	str	lr, [sp, #44]	; 0x2c
   13ae0:	movweq	ip, #9
   13ae4:	b	13b2c <close@plt+0x2bd0>
   13ae8:	mov	ip, #0
   13aec:	b	13b2c <close@plt+0x2bd0>
   13af0:	mov	ip, #1
   13af4:	b	13b2c <close@plt+0x2bd0>
   13af8:	mov	ip, #2
   13afc:	b	13b2c <close@plt+0x2bd0>
   13b00:	mov	ip, #3
   13b04:	b	13b2c <close@plt+0x2bd0>
   13b08:	mov	ip, #4
   13b0c:	b	13b2c <close@plt+0x2bd0>
   13b10:	mov	ip, #5
   13b14:	b	13b2c <close@plt+0x2bd0>
   13b18:	mov	ip, #6
   13b1c:	b	13b2c <close@plt+0x2bd0>
   13b20:	mov	ip, #7
   13b24:	b	13b2c <close@plt+0x2bd0>
   13b28:	mov	ip, #8
   13b2c:	add	lr, sp, #8
   13b30:	str	ip, [sp, #4]
   13b34:	str	lr, [sp]
   13b38:	bl	136c0 <close@plt+0x2764>
   13b3c:	mov	sp, fp
   13b40:	pop	{fp, pc}
   13b44:	push	{fp, lr}
   13b48:	mov	fp, sp
   13b4c:	sub	sp, sp, #56	; 0x38
   13b50:	add	ip, fp, #8
   13b54:	str	ip, [sp, #12]
   13b58:	ldr	lr, [fp, #8]
   13b5c:	cmp	lr, #0
   13b60:	str	lr, [sp, #16]
   13b64:	beq	13c00 <close@plt+0x2ca4>
   13b68:	ldr	lr, [ip, #4]
   13b6c:	cmp	lr, #0
   13b70:	str	lr, [sp, #20]
   13b74:	beq	13c08 <close@plt+0x2cac>
   13b78:	ldr	lr, [ip, #8]
   13b7c:	cmp	lr, #0
   13b80:	str	lr, [sp, #24]
   13b84:	beq	13c10 <close@plt+0x2cb4>
   13b88:	ldr	lr, [ip, #12]
   13b8c:	cmp	lr, #0
   13b90:	str	lr, [sp, #28]
   13b94:	beq	13c18 <close@plt+0x2cbc>
   13b98:	ldr	lr, [ip, #16]
   13b9c:	cmp	lr, #0
   13ba0:	str	lr, [sp, #32]
   13ba4:	beq	13c20 <close@plt+0x2cc4>
   13ba8:	ldr	lr, [ip, #20]
   13bac:	cmp	lr, #0
   13bb0:	str	lr, [sp, #36]	; 0x24
   13bb4:	beq	13c28 <close@plt+0x2ccc>
   13bb8:	ldr	lr, [ip, #24]
   13bbc:	cmp	lr, #0
   13bc0:	str	lr, [sp, #40]	; 0x28
   13bc4:	beq	13c30 <close@plt+0x2cd4>
   13bc8:	ldr	lr, [ip, #28]
   13bcc:	cmp	lr, #0
   13bd0:	str	lr, [sp, #44]	; 0x2c
   13bd4:	beq	13c38 <close@plt+0x2cdc>
   13bd8:	ldr	lr, [ip, #32]
   13bdc:	cmp	lr, #0
   13be0:	str	lr, [sp, #48]	; 0x30
   13be4:	beq	13c40 <close@plt+0x2ce4>
   13be8:	ldr	lr, [ip, #36]	; 0x24
   13bec:	mov	ip, #10
   13bf0:	cmp	lr, #0
   13bf4:	str	lr, [sp, #52]	; 0x34
   13bf8:	movweq	ip, #9
   13bfc:	b	13c44 <close@plt+0x2ce8>
   13c00:	mov	ip, #0
   13c04:	b	13c44 <close@plt+0x2ce8>
   13c08:	mov	ip, #1
   13c0c:	b	13c44 <close@plt+0x2ce8>
   13c10:	mov	ip, #2
   13c14:	b	13c44 <close@plt+0x2ce8>
   13c18:	mov	ip, #3
   13c1c:	b	13c44 <close@plt+0x2ce8>
   13c20:	mov	ip, #4
   13c24:	b	13c44 <close@plt+0x2ce8>
   13c28:	mov	ip, #5
   13c2c:	b	13c44 <close@plt+0x2ce8>
   13c30:	mov	ip, #6
   13c34:	b	13c44 <close@plt+0x2ce8>
   13c38:	mov	ip, #7
   13c3c:	b	13c44 <close@plt+0x2ce8>
   13c40:	mov	ip, #8
   13c44:	add	lr, sp, #16
   13c48:	str	ip, [sp, #4]
   13c4c:	str	lr, [sp]
   13c50:	bl	136c0 <close@plt+0x2764>
   13c54:	mov	sp, fp
   13c58:	pop	{fp, pc}
   13c5c:	push	{fp, lr}
   13c60:	mov	fp, sp
   13c64:	movw	r0, #24884	; 0x6134
   13c68:	movt	r0, #2
   13c6c:	ldr	r1, [r0]
   13c70:	movw	r0, #18800	; 0x4970
   13c74:	movt	r0, #1
   13c78:	bl	10d34 <fputs_unlocked@plt>
   13c7c:	movw	r1, #20643	; 0x50a3
   13c80:	mov	r0, #0
   13c84:	mov	r2, #5
   13c88:	movt	r1, #1
   13c8c:	bl	10da0 <dcgettext@plt>
   13c90:	movw	r2, #20663	; 0x50b7
   13c94:	mov	r1, r0
   13c98:	mov	r0, #1
   13c9c:	movt	r2, #1
   13ca0:	bl	10eb4 <__printf_chk@plt>
   13ca4:	movw	r1, #20685	; 0x50cd
   13ca8:	mov	r0, #0
   13cac:	mov	r2, #5
   13cb0:	movt	r1, #1
   13cb4:	bl	10da0 <dcgettext@plt>
   13cb8:	movw	r2, #19072	; 0x4a80
   13cbc:	movw	r3, #19315	; 0x4b73
   13cc0:	mov	r1, r0
   13cc4:	mov	r0, #1
   13cc8:	movt	r2, #1
   13ccc:	movt	r3, #1
   13cd0:	bl	10eb4 <__printf_chk@plt>
   13cd4:	movw	r1, #20705	; 0x50e1
   13cd8:	mov	r0, #0
   13cdc:	mov	r2, #5
   13ce0:	movt	r1, #1
   13ce4:	bl	10da0 <dcgettext@plt>
   13ce8:	movw	r2, #20744	; 0x5108
   13cec:	mov	r1, r0
   13cf0:	mov	r0, #1
   13cf4:	movt	r2, #1
   13cf8:	pop	{fp, lr}
   13cfc:	b	10eb4 <__printf_chk@plt>
   13d00:	push	{r4, r5, r6, sl, fp, lr}
   13d04:	add	fp, sp, #16
   13d08:	mov	r4, r2
   13d0c:	mov	r5, r1
   13d10:	mov	r6, r0
   13d14:	bl	146d4 <close@plt+0x3778>
   13d18:	cmp	r0, #0
   13d1c:	popne	{r4, r5, r6, sl, fp, pc}
   13d20:	cmp	r6, #0
   13d24:	beq	13d38 <close@plt+0x2ddc>
   13d28:	cmp	r5, #0
   13d2c:	cmpne	r4, #0
   13d30:	bne	13d38 <close@plt+0x2ddc>
   13d34:	pop	{r4, r5, r6, sl, fp, pc}
   13d38:	bl	142d8 <close@plt+0x337c>
   13d3c:	push	{r4, r5, r6, sl, fp, lr}
   13d40:	add	fp, sp, #16
   13d44:	mov	r4, r2
   13d48:	mov	r5, r1
   13d4c:	mov	r6, r0
   13d50:	bl	146d4 <close@plt+0x3778>
   13d54:	cmp	r0, #0
   13d58:	popne	{r4, r5, r6, sl, fp, pc}
   13d5c:	cmp	r6, #0
   13d60:	beq	13d74 <close@plt+0x2e18>
   13d64:	cmp	r5, #0
   13d68:	cmpne	r4, #0
   13d6c:	bne	13d74 <close@plt+0x2e18>
   13d70:	pop	{r4, r5, r6, sl, fp, pc}
   13d74:	bl	142d8 <close@plt+0x337c>
   13d78:	push	{fp, lr}
   13d7c:	mov	fp, sp
   13d80:	bl	14370 <close@plt+0x3414>
   13d84:	cmp	r0, #0
   13d88:	popne	{fp, pc}
   13d8c:	bl	142d8 <close@plt+0x337c>
   13d90:	push	{fp, lr}
   13d94:	mov	fp, sp
   13d98:	bl	14370 <close@plt+0x3414>
   13d9c:	cmp	r0, #0
   13da0:	popne	{fp, pc}
   13da4:	bl	142d8 <close@plt+0x337c>
   13da8:	push	{fp, lr}
   13dac:	mov	fp, sp
   13db0:	bl	14370 <close@plt+0x3414>
   13db4:	cmp	r0, #0
   13db8:	popne	{fp, pc}
   13dbc:	bl	142d8 <close@plt+0x337c>
   13dc0:	push	{r4, r5, fp, lr}
   13dc4:	add	fp, sp, #8
   13dc8:	mov	r4, r1
   13dcc:	mov	r5, r0
   13dd0:	bl	143a0 <close@plt+0x3444>
   13dd4:	cmp	r0, #0
   13dd8:	popne	{r4, r5, fp, pc}
   13ddc:	cmp	r5, #0
   13de0:	beq	13df0 <close@plt+0x2e94>
   13de4:	cmp	r4, #0
   13de8:	bne	13df0 <close@plt+0x2e94>
   13dec:	pop	{r4, r5, fp, pc}
   13df0:	bl	142d8 <close@plt+0x337c>
   13df4:	push	{fp, lr}
   13df8:	mov	fp, sp
   13dfc:	cmp	r1, #0
   13e00:	orreq	r1, r1, #1
   13e04:	bl	143a0 <close@plt+0x3444>
   13e08:	cmp	r0, #0
   13e0c:	popne	{fp, pc}
   13e10:	bl	142d8 <close@plt+0x337c>
   13e14:	push	{fp, lr}
   13e18:	mov	fp, sp
   13e1c:	clz	r3, r2
   13e20:	lsr	ip, r3, #5
   13e24:	clz	r3, r1
   13e28:	lsr	r3, r3, #5
   13e2c:	orrs	r3, r3, ip
   13e30:	movwne	r1, #1
   13e34:	movwne	r2, #1
   13e38:	bl	146d4 <close@plt+0x3778>
   13e3c:	cmp	r0, #0
   13e40:	popne	{fp, pc}
   13e44:	bl	142d8 <close@plt+0x337c>
   13e48:	push	{fp, lr}
   13e4c:	mov	fp, sp
   13e50:	mov	r2, r1
   13e54:	mov	r1, r0
   13e58:	mov	r0, #0
   13e5c:	bl	146d4 <close@plt+0x3778>
   13e60:	cmp	r0, #0
   13e64:	popne	{fp, pc}
   13e68:	bl	142d8 <close@plt+0x337c>
   13e6c:	push	{fp, lr}
   13e70:	mov	fp, sp
   13e74:	mov	r2, r1
   13e78:	mov	r1, r0
   13e7c:	clz	r0, r2
   13e80:	clz	r3, r1
   13e84:	lsr	r0, r0, #5
   13e88:	lsr	r3, r3, #5
   13e8c:	orrs	r0, r3, r0
   13e90:	movwne	r1, #1
   13e94:	movwne	r2, #1
   13e98:	mov	r0, #0
   13e9c:	bl	146d4 <close@plt+0x3778>
   13ea0:	cmp	r0, #0
   13ea4:	popne	{fp, pc}
   13ea8:	bl	142d8 <close@plt+0x337c>
   13eac:	push	{r4, r5, r6, sl, fp, lr}
   13eb0:	add	fp, sp, #16
   13eb4:	ldr	r5, [r1]
   13eb8:	mov	r4, r1
   13ebc:	mov	r6, r0
   13ec0:	cmp	r0, #0
   13ec4:	beq	13edc <close@plt+0x2f80>
   13ec8:	mov	r0, #1
   13ecc:	add	r0, r0, r5, lsr #1
   13ed0:	adds	r5, r5, r0
   13ed4:	bcc	13ee4 <close@plt+0x2f88>
   13ed8:	b	13f20 <close@plt+0x2fc4>
   13edc:	cmp	r5, #0
   13ee0:	movweq	r5, #64	; 0x40
   13ee4:	mov	r0, r6
   13ee8:	mov	r1, r5
   13eec:	mov	r2, #1
   13ef0:	bl	146d4 <close@plt+0x3778>
   13ef4:	cmp	r5, #0
   13ef8:	mov	r1, r5
   13efc:	movwne	r1, #1
   13f00:	cmp	r0, #0
   13f04:	bne	13f18 <close@plt+0x2fbc>
   13f08:	clz	r2, r6
   13f0c:	lsr	r2, r2, #5
   13f10:	orrs	r1, r2, r1
   13f14:	bne	13f20 <close@plt+0x2fc4>
   13f18:	str	r5, [r4]
   13f1c:	pop	{r4, r5, r6, sl, fp, pc}
   13f20:	bl	142d8 <close@plt+0x337c>
   13f24:	push	{r4, r5, r6, r7, fp, lr}
   13f28:	add	fp, sp, #16
   13f2c:	ldr	r5, [r1]
   13f30:	mov	r6, r2
   13f34:	mov	r4, r1
   13f38:	mov	r7, r0
   13f3c:	cmp	r0, #0
   13f40:	beq	13f58 <close@plt+0x2ffc>
   13f44:	mov	r0, #1
   13f48:	add	r0, r0, r5, lsr #1
   13f4c:	adds	r5, r5, r0
   13f50:	bcc	13f70 <close@plt+0x3014>
   13f54:	b	13fa4 <close@plt+0x3048>
   13f58:	cmp	r5, #0
   13f5c:	bne	13f70 <close@plt+0x3014>
   13f60:	mov	r0, #64	; 0x40
   13f64:	cmp	r6, #64	; 0x40
   13f68:	udiv	r5, r0, r6
   13f6c:	addhi	r5, r5, #1
   13f70:	mov	r0, r7
   13f74:	mov	r1, r5
   13f78:	mov	r2, r6
   13f7c:	bl	146d4 <close@plt+0x3778>
   13f80:	cmp	r0, #0
   13f84:	bne	13f9c <close@plt+0x3040>
   13f88:	cmp	r7, #0
   13f8c:	beq	13fa4 <close@plt+0x3048>
   13f90:	cmp	r6, #0
   13f94:	cmpne	r5, #0
   13f98:	bne	13fa4 <close@plt+0x3048>
   13f9c:	str	r5, [r4]
   13fa0:	pop	{r4, r5, r6, r7, fp, pc}
   13fa4:	bl	142d8 <close@plt+0x337c>
   13fa8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13fac:	add	fp, sp, #24
   13fb0:	mov	r8, r1
   13fb4:	ldr	r1, [r1]
   13fb8:	mov	r5, r0
   13fbc:	add	r0, r1, r1, asr #1
   13fc0:	cmp	r0, r1
   13fc4:	mvnvs	r0, #-2147483648	; 0x80000000
   13fc8:	cmp	r0, r3
   13fcc:	mov	r7, r0
   13fd0:	movgt	r7, r3
   13fd4:	cmn	r3, #1
   13fd8:	movle	r7, r0
   13fdc:	ldr	r0, [fp, #8]
   13fe0:	cmn	r0, #1
   13fe4:	ble	1400c <close@plt+0x30b0>
   13fe8:	cmp	r0, #0
   13fec:	beq	14060 <close@plt+0x3104>
   13ff0:	cmn	r7, #1
   13ff4:	ble	14034 <close@plt+0x30d8>
   13ff8:	mvn	r4, #-2147483648	; 0x80000000
   13ffc:	udiv	r6, r4, r0
   14000:	cmp	r6, r7
   14004:	bge	14060 <close@plt+0x3104>
   14008:	b	14070 <close@plt+0x3114>
   1400c:	cmn	r7, #1
   14010:	ble	14050 <close@plt+0x30f4>
   14014:	cmn	r0, #1
   14018:	beq	14060 <close@plt+0x3104>
   1401c:	mov	r6, #-2147483648	; 0x80000000
   14020:	mvn	r4, #-2147483648	; 0x80000000
   14024:	sdiv	r6, r6, r0
   14028:	cmp	r6, r7
   1402c:	bge	14060 <close@plt+0x3104>
   14030:	b	14070 <close@plt+0x3114>
   14034:	beq	14060 <close@plt+0x3104>
   14038:	mov	r6, #-2147483648	; 0x80000000
   1403c:	mvn	r4, #-2147483648	; 0x80000000
   14040:	sdiv	r6, r6, r7
   14044:	cmp	r6, r0
   14048:	bge	14060 <close@plt+0x3104>
   1404c:	b	14070 <close@plt+0x3114>
   14050:	mvn	r4, #-2147483648	; 0x80000000
   14054:	sdiv	r6, r4, r0
   14058:	cmp	r7, r6
   1405c:	blt	14070 <close@plt+0x3114>
   14060:	mul	r6, r7, r0
   14064:	mov	r4, #64	; 0x40
   14068:	cmp	r6, #63	; 0x3f
   1406c:	bgt	14078 <close@plt+0x311c>
   14070:	sdiv	r7, r4, r0
   14074:	mul	r6, r7, r0
   14078:	cmp	r5, #0
   1407c:	moveq	r4, #0
   14080:	streq	r4, [r8]
   14084:	sub	r4, r7, r1
   14088:	cmp	r4, r2
   1408c:	bge	14138 <close@plt+0x31dc>
   14090:	add	r7, r1, r2
   14094:	mov	r6, #0
   14098:	mov	r2, #0
   1409c:	cmp	r7, r3
   140a0:	movwgt	r6, #1
   140a4:	cmn	r3, #1
   140a8:	movwgt	r2, #1
   140ac:	cmp	r7, r1
   140b0:	bvs	1416c <close@plt+0x3210>
   140b4:	ands	r1, r2, r6
   140b8:	bne	1416c <close@plt+0x3210>
   140bc:	cmn	r0, #1
   140c0:	ble	140e8 <close@plt+0x318c>
   140c4:	cmp	r0, #0
   140c8:	beq	14134 <close@plt+0x31d8>
   140cc:	cmn	r7, #1
   140d0:	ble	1410c <close@plt+0x31b0>
   140d4:	mvn	r1, #-2147483648	; 0x80000000
   140d8:	udiv	r1, r1, r0
   140dc:	cmp	r1, r7
   140e0:	bge	14134 <close@plt+0x31d8>
   140e4:	b	1416c <close@plt+0x3210>
   140e8:	cmn	r7, #1
   140ec:	ble	14124 <close@plt+0x31c8>
   140f0:	cmn	r0, #1
   140f4:	beq	14134 <close@plt+0x31d8>
   140f8:	mov	r1, #-2147483648	; 0x80000000
   140fc:	sdiv	r1, r1, r0
   14100:	cmp	r1, r7
   14104:	bge	14134 <close@plt+0x31d8>
   14108:	b	1416c <close@plt+0x3210>
   1410c:	beq	14134 <close@plt+0x31d8>
   14110:	mov	r1, #-2147483648	; 0x80000000
   14114:	sdiv	r1, r1, r7
   14118:	cmp	r1, r0
   1411c:	bge	14134 <close@plt+0x31d8>
   14120:	b	1416c <close@plt+0x3210>
   14124:	mvn	r1, #-2147483648	; 0x80000000
   14128:	sdiv	r1, r1, r0
   1412c:	cmp	r7, r1
   14130:	blt	1416c <close@plt+0x3210>
   14134:	mul	r6, r7, r0
   14138:	mov	r0, r5
   1413c:	mov	r1, r6
   14140:	bl	143a0 <close@plt+0x3444>
   14144:	cmp	r6, #0
   14148:	movwne	r6, #1
   1414c:	cmp	r0, #0
   14150:	bne	14164 <close@plt+0x3208>
   14154:	clz	r1, r5
   14158:	lsr	r1, r1, #5
   1415c:	orrs	r1, r1, r6
   14160:	bne	1416c <close@plt+0x3210>
   14164:	str	r7, [r8]
   14168:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1416c:	bl	142d8 <close@plt+0x337c>
   14170:	push	{fp, lr}
   14174:	mov	fp, sp
   14178:	mov	r1, #1
   1417c:	bl	1431c <close@plt+0x33c0>
   14180:	cmp	r0, #0
   14184:	popne	{fp, pc}
   14188:	bl	142d8 <close@plt+0x337c>
   1418c:	push	{fp, lr}
   14190:	mov	fp, sp
   14194:	bl	1431c <close@plt+0x33c0>
   14198:	cmp	r0, #0
   1419c:	popne	{fp, pc}
   141a0:	bl	142d8 <close@plt+0x337c>
   141a4:	push	{fp, lr}
   141a8:	mov	fp, sp
   141ac:	mov	r1, #1
   141b0:	bl	1431c <close@plt+0x33c0>
   141b4:	cmp	r0, #0
   141b8:	popne	{fp, pc}
   141bc:	bl	142d8 <close@plt+0x337c>
   141c0:	push	{fp, lr}
   141c4:	mov	fp, sp
   141c8:	bl	1431c <close@plt+0x33c0>
   141cc:	cmp	r0, #0
   141d0:	popne	{fp, pc}
   141d4:	bl	142d8 <close@plt+0x337c>
   141d8:	push	{r4, r5, r6, sl, fp, lr}
   141dc:	add	fp, sp, #16
   141e0:	mov	r5, r0
   141e4:	mov	r0, r1
   141e8:	mov	r4, r1
   141ec:	bl	14370 <close@plt+0x3414>
   141f0:	cmp	r0, #0
   141f4:	beq	14210 <close@plt+0x32b4>
   141f8:	mov	r1, r5
   141fc:	mov	r2, r4
   14200:	mov	r6, r0
   14204:	bl	10d7c <memcpy@plt>
   14208:	mov	r0, r6
   1420c:	pop	{r4, r5, r6, sl, fp, pc}
   14210:	bl	142d8 <close@plt+0x337c>
   14214:	push	{r4, r5, r6, sl, fp, lr}
   14218:	add	fp, sp, #16
   1421c:	mov	r5, r0
   14220:	mov	r0, r1
   14224:	mov	r4, r1
   14228:	bl	14370 <close@plt+0x3414>
   1422c:	cmp	r0, #0
   14230:	beq	1424c <close@plt+0x32f0>
   14234:	mov	r1, r5
   14238:	mov	r2, r4
   1423c:	mov	r6, r0
   14240:	bl	10d7c <memcpy@plt>
   14244:	mov	r0, r6
   14248:	pop	{r4, r5, r6, sl, fp, pc}
   1424c:	bl	142d8 <close@plt+0x337c>
   14250:	push	{r4, r5, r6, sl, fp, lr}
   14254:	add	fp, sp, #16
   14258:	mov	r5, r0
   1425c:	add	r0, r1, #1
   14260:	mov	r4, r1
   14264:	bl	14370 <close@plt+0x3414>
   14268:	cmp	r0, #0
   1426c:	beq	14294 <close@plt+0x3338>
   14270:	mov	r6, r0
   14274:	mov	r0, #0
   14278:	mov	r1, r5
   1427c:	mov	r2, r4
   14280:	strb	r0, [r6, r4]
   14284:	mov	r0, r6
   14288:	bl	10d7c <memcpy@plt>
   1428c:	mov	r0, r6
   14290:	pop	{r4, r5, r6, sl, fp, pc}
   14294:	bl	142d8 <close@plt+0x337c>
   14298:	push	{r4, r5, r6, sl, fp, lr}
   1429c:	add	fp, sp, #16
   142a0:	mov	r4, r0
   142a4:	bl	10e84 <strlen@plt>
   142a8:	add	r5, r0, #1
   142ac:	mov	r0, r5
   142b0:	bl	14370 <close@plt+0x3414>
   142b4:	cmp	r0, #0
   142b8:	beq	142d4 <close@plt+0x3378>
   142bc:	mov	r1, r4
   142c0:	mov	r2, r5
   142c4:	mov	r6, r0
   142c8:	bl	10d7c <memcpy@plt>
   142cc:	mov	r0, r6
   142d0:	pop	{r4, r5, r6, sl, fp, pc}
   142d4:	bl	142d8 <close@plt+0x337c>
   142d8:	push	{fp, lr}
   142dc:	mov	fp, sp
   142e0:	movw	r0, #24796	; 0x60dc
   142e4:	movw	r1, #20820	; 0x5154
   142e8:	mov	r2, #5
   142ec:	movt	r0, #2
   142f0:	movt	r1, #1
   142f4:	ldr	r4, [r0]
   142f8:	mov	r0, #0
   142fc:	bl	10da0 <dcgettext@plt>
   14300:	movw	r2, #19783	; 0x4d47
   14304:	mov	r3, r0
   14308:	mov	r0, r4
   1430c:	mov	r1, #0
   14310:	movt	r2, #1
   14314:	bl	10e18 <error@plt>
   14318:	bl	10f50 <abort@plt>
   1431c:	clz	r2, r1
   14320:	clz	r3, r0
   14324:	lsr	r2, r2, #5
   14328:	lsr	r3, r3, #5
   1432c:	orrs	r2, r3, r2
   14330:	movwne	r1, #1
   14334:	movwne	r0, #1
   14338:	cmp	r1, #0
   1433c:	beq	1436c <close@plt+0x3410>
   14340:	mvn	r2, #-2147483648	; 0x80000000
   14344:	udiv	r2, r2, r1
   14348:	cmp	r2, r0
   1434c:	bcs	1436c <close@plt+0x3410>
   14350:	push	{fp, lr}
   14354:	mov	fp, sp
   14358:	bl	10e90 <__errno_location@plt>
   1435c:	mov	r1, #12
   14360:	str	r1, [r0]
   14364:	mov	r0, #0
   14368:	pop	{fp, pc}
   1436c:	b	10d28 <calloc@plt>
   14370:	cmp	r0, #0
   14374:	movweq	r0, #1
   14378:	cmn	r0, #1
   1437c:	ble	14384 <close@plt+0x3428>
   14380:	b	10e30 <malloc@plt>
   14384:	push	{fp, lr}
   14388:	mov	fp, sp
   1438c:	bl	10e90 <__errno_location@plt>
   14390:	mov	r1, #12
   14394:	str	r1, [r0]
   14398:	mov	r0, #0
   1439c:	pop	{fp, pc}
   143a0:	push	{fp, lr}
   143a4:	mov	fp, sp
   143a8:	cmp	r0, #0
   143ac:	beq	143c8 <close@plt+0x346c>
   143b0:	cmp	r1, #0
   143b4:	beq	143d4 <close@plt+0x3478>
   143b8:	cmn	r1, #1
   143bc:	ble	143e0 <close@plt+0x3484>
   143c0:	pop	{fp, lr}
   143c4:	b	10db8 <realloc@plt>
   143c8:	mov	r0, r1
   143cc:	pop	{fp, lr}
   143d0:	b	14370 <close@plt+0x3414>
   143d4:	bl	14570 <close@plt+0x3614>
   143d8:	mov	r0, #0
   143dc:	pop	{fp, pc}
   143e0:	bl	10e90 <__errno_location@plt>
   143e4:	mov	r1, #12
   143e8:	str	r1, [r0]
   143ec:	mov	r0, #0
   143f0:	pop	{fp, pc}
   143f4:	push	{r4, r5, r6, sl, fp, lr}
   143f8:	add	fp, sp, #16
   143fc:	mov	r4, r0
   14400:	bl	10e00 <__fpending@plt>
   14404:	ldr	r6, [r4]
   14408:	mov	r5, r0
   1440c:	mov	r0, r4
   14410:	bl	14478 <close@plt+0x351c>
   14414:	tst	r6, #32
   14418:	bne	14450 <close@plt+0x34f4>
   1441c:	cmp	r0, #0
   14420:	mov	r4, r0
   14424:	mvnne	r4, #0
   14428:	cmp	r5, #0
   1442c:	bne	1445c <close@plt+0x3500>
   14430:	cmp	r0, #0
   14434:	beq	1445c <close@plt+0x3500>
   14438:	bl	10e90 <__errno_location@plt>
   1443c:	ldr	r0, [r0]
   14440:	subs	r4, r0, #9
   14444:	mvnne	r4, #0
   14448:	mov	r0, r4
   1444c:	pop	{r4, r5, r6, sl, fp, pc}
   14450:	mvn	r4, #0
   14454:	cmp	r0, #0
   14458:	beq	14464 <close@plt+0x3508>
   1445c:	mov	r0, r4
   14460:	pop	{r4, r5, r6, sl, fp, pc}
   14464:	bl	10e90 <__errno_location@plt>
   14468:	mov	r1, #0
   1446c:	str	r1, [r0]
   14470:	mov	r0, r4
   14474:	pop	{r4, r5, r6, sl, fp, pc}
   14478:	push	{r4, r5, r6, sl, fp, lr}
   1447c:	add	fp, sp, #16
   14480:	sub	sp, sp, #8
   14484:	mov	r4, r0
   14488:	bl	10ec0 <fileno@plt>
   1448c:	cmn	r0, #1
   14490:	ble	14504 <close@plt+0x35a8>
   14494:	mov	r0, r4
   14498:	bl	10e48 <__freading@plt>
   1449c:	cmp	r0, #0
   144a0:	beq	144cc <close@plt+0x3570>
   144a4:	mov	r0, r4
   144a8:	bl	10ec0 <fileno@plt>
   144ac:	mov	r1, #1
   144b0:	mov	r2, #0
   144b4:	mov	r3, #0
   144b8:	str	r1, [sp]
   144bc:	bl	10de8 <lseek64@plt>
   144c0:	and	r0, r0, r1
   144c4:	cmn	r0, #1
   144c8:	beq	14504 <close@plt+0x35a8>
   144cc:	mov	r0, r4
   144d0:	bl	14514 <close@plt+0x35b8>
   144d4:	cmp	r0, #0
   144d8:	beq	14504 <close@plt+0x35a8>
   144dc:	bl	10e90 <__errno_location@plt>
   144e0:	ldr	r6, [r0]
   144e4:	mov	r5, r0
   144e8:	mov	r0, r4
   144ec:	bl	10ed8 <fclose@plt>
   144f0:	cmp	r6, #0
   144f4:	strne	r6, [r5]
   144f8:	mvnne	r0, #0
   144fc:	sub	sp, fp, #16
   14500:	pop	{r4, r5, r6, sl, fp, pc}
   14504:	mov	r0, r4
   14508:	sub	sp, fp, #16
   1450c:	pop	{r4, r5, r6, sl, fp, lr}
   14510:	b	10ed8 <fclose@plt>
   14514:	push	{r4, sl, fp, lr}
   14518:	add	fp, sp, #8
   1451c:	sub	sp, sp, #8
   14520:	mov	r4, r0
   14524:	cmp	r0, #0
   14528:	beq	14544 <close@plt+0x35e8>
   1452c:	mov	r0, r4
   14530:	bl	10e48 <__freading@plt>
   14534:	cmp	r0, #0
   14538:	ldrbne	r0, [r4, #1]
   1453c:	tstne	r0, #1
   14540:	bne	14554 <close@plt+0x35f8>
   14544:	mov	r0, r4
   14548:	sub	sp, fp, #8
   1454c:	pop	{r4, sl, fp, lr}
   14550:	b	10d58 <fflush@plt>
   14554:	mov	r0, #1
   14558:	mov	r2, #0
   1455c:	mov	r3, #0
   14560:	str	r0, [sp]
   14564:	mov	r0, r4
   14568:	bl	14598 <close@plt+0x363c>
   1456c:	b	14544 <close@plt+0x35e8>
   14570:	push	{r4, r5, r6, sl, fp, lr}
   14574:	add	fp, sp, #16
   14578:	mov	r4, r0
   1457c:	bl	10e90 <__errno_location@plt>
   14580:	ldr	r6, [r0]
   14584:	mov	r5, r0
   14588:	mov	r0, r4
   1458c:	bl	10d64 <free@plt>
   14590:	str	r6, [r5]
   14594:	pop	{r4, r5, r6, sl, fp, pc}
   14598:	push	{r4, r5, r6, r7, fp, lr}
   1459c:	add	fp, sp, #16
   145a0:	sub	sp, sp, #8
   145a4:	mov	r4, r0
   145a8:	ldr	r0, [r0, #4]
   145ac:	mov	r5, r3
   145b0:	mov	r6, r2
   145b4:	ldr	r1, [r4, #8]
   145b8:	cmp	r1, r0
   145bc:	bne	145d8 <close@plt+0x367c>
   145c0:	ldrd	r0, [r4, #16]
   145c4:	cmp	r1, r0
   145c8:	bne	145d8 <close@plt+0x367c>
   145cc:	ldr	r0, [r4, #36]	; 0x24
   145d0:	cmp	r0, #0
   145d4:	beq	145f0 <close@plt+0x3694>
   145d8:	mov	r0, r4
   145dc:	mov	r2, r6
   145e0:	mov	r3, r5
   145e4:	sub	sp, fp, #16
   145e8:	pop	{r4, r5, r6, r7, fp, lr}
   145ec:	b	10ee4 <fseeko64@plt>
   145f0:	ldr	r7, [fp, #8]
   145f4:	mov	r0, r4
   145f8:	bl	10ec0 <fileno@plt>
   145fc:	mov	r2, r6
   14600:	mov	r3, r5
   14604:	str	r7, [sp]
   14608:	bl	10de8 <lseek64@plt>
   1460c:	and	r2, r0, r1
   14610:	cmn	r2, #1
   14614:	mvneq	r0, #0
   14618:	subeq	sp, fp, #16
   1461c:	popeq	{r4, r5, r6, r7, fp, pc}
   14620:	strd	r0, [r4, #80]	; 0x50
   14624:	ldr	r0, [r4]
   14628:	bic	r0, r0, #16
   1462c:	str	r0, [r4]
   14630:	mov	r0, #0
   14634:	sub	sp, fp, #16
   14638:	pop	{r4, r5, r6, r7, fp, pc}
   1463c:	push	{fp, lr}
   14640:	mov	fp, sp
   14644:	mov	r0, #14
   14648:	bl	10f14 <nl_langinfo@plt>
   1464c:	movw	r1, #18801	; 0x4971
   14650:	cmp	r0, #0
   14654:	movt	r1, #1
   14658:	movne	r1, r0
   1465c:	movw	r0, #20837	; 0x5165
   14660:	ldrb	r2, [r1]
   14664:	movt	r0, #1
   14668:	cmp	r2, #0
   1466c:	movne	r0, r1
   14670:	pop	{fp, pc}
   14674:	push	{r4, r5, r6, r7, fp, lr}
   14678:	add	fp, sp, #16
   1467c:	sub	sp, sp, #8
   14680:	add	r5, sp, #4
   14684:	cmp	r0, #0
   14688:	mov	r7, r2
   1468c:	mov	r4, r1
   14690:	movne	r5, r0
   14694:	mov	r0, r5
   14698:	bl	10e0c <mbrtowc@plt>
   1469c:	mov	r6, r0
   146a0:	cmp	r7, #0
   146a4:	beq	146c8 <close@plt+0x376c>
   146a8:	cmn	r6, #2
   146ac:	bcc	146c8 <close@plt+0x376c>
   146b0:	mov	r0, #0
   146b4:	bl	14710 <close@plt+0x37b4>
   146b8:	cmp	r0, #0
   146bc:	ldrbeq	r0, [r4]
   146c0:	moveq	r6, #1
   146c4:	streq	r0, [r5]
   146c8:	mov	r0, r6
   146cc:	sub	sp, fp, #16
   146d0:	pop	{r4, r5, r6, r7, fp, pc}
   146d4:	cmp	r2, #0
   146d8:	beq	14708 <close@plt+0x37ac>
   146dc:	mvn	r3, #0
   146e0:	udiv	r3, r3, r2
   146e4:	cmp	r3, r1
   146e8:	bcs	14708 <close@plt+0x37ac>
   146ec:	push	{fp, lr}
   146f0:	mov	fp, sp
   146f4:	bl	10e90 <__errno_location@plt>
   146f8:	mov	r1, #12
   146fc:	str	r1, [r0]
   14700:	mov	r0, #0
   14704:	pop	{fp, pc}
   14708:	mul	r1, r2, r1
   1470c:	b	143a0 <close@plt+0x3444>
   14710:	push	{r4, sl, fp, lr}
   14714:	add	fp, sp, #8
   14718:	sub	sp, sp, #264	; 0x108
   1471c:	add	r1, sp, #7
   14720:	movw	r2, #257	; 0x101
   14724:	bl	14774 <close@plt+0x3818>
   14728:	mov	r4, #0
   1472c:	cmp	r0, #0
   14730:	bne	14768 <close@plt+0x380c>
   14734:	movw	r1, #20843	; 0x516b
   14738:	add	r0, sp, #7
   1473c:	movt	r1, #1
   14740:	bl	10d4c <strcmp@plt>
   14744:	cmp	r0, #0
   14748:	beq	14768 <close@plt+0x380c>
   1474c:	movw	r1, #20845	; 0x516d
   14750:	add	r0, sp, #7
   14754:	movt	r1, #1
   14758:	bl	10d4c <strcmp@plt>
   1475c:	mov	r4, r0
   14760:	cmp	r0, #0
   14764:	movwne	r4, #1
   14768:	mov	r0, r4
   1476c:	sub	sp, fp, #8
   14770:	pop	{r4, sl, fp, pc}
   14774:	push	{r4, r5, r6, r7, fp, lr}
   14778:	add	fp, sp, #16
   1477c:	mov	r4, r1
   14780:	mov	r1, #0
   14784:	mov	r6, r2
   14788:	bl	10efc <setlocale@plt>
   1478c:	cmp	r0, #0
   14790:	beq	147c0 <close@plt+0x3864>
   14794:	mov	r7, r0
   14798:	bl	10e84 <strlen@plt>
   1479c:	cmp	r0, r6
   147a0:	bcs	147e0 <close@plt+0x3884>
   147a4:	add	r2, r0, #1
   147a8:	mov	r0, r4
   147ac:	mov	r1, r7
   147b0:	bl	10d7c <memcpy@plt>
   147b4:	mov	r5, #0
   147b8:	mov	r0, r5
   147bc:	pop	{r4, r5, r6, r7, fp, pc}
   147c0:	cmp	r6, #0
   147c4:	mov	r5, #22
   147c8:	movne	r0, #0
   147cc:	strbne	r0, [r4]
   147d0:	movne	r0, r5
   147d4:	popne	{r4, r5, r6, r7, fp, pc}
   147d8:	mov	r0, r5
   147dc:	pop	{r4, r5, r6, r7, fp, pc}
   147e0:	mov	r5, #34	; 0x22
   147e4:	cmp	r6, #0
   147e8:	beq	14808 <close@plt+0x38ac>
   147ec:	sub	r6, r6, #1
   147f0:	mov	r0, r4
   147f4:	mov	r1, r7
   147f8:	mov	r2, r6
   147fc:	bl	10d7c <memcpy@plt>
   14800:	mov	r0, #0
   14804:	strb	r0, [r4, r6]
   14808:	mov	r0, r5
   1480c:	pop	{r4, r5, r6, r7, fp, pc}
   14810:	mov	r1, #0
   14814:	b	10efc <setlocale@plt>
   14818:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1481c:	mov	r7, r0
   14820:	ldr	r6, [pc, #72]	; 14870 <close@plt+0x3914>
   14824:	ldr	r5, [pc, #72]	; 14874 <close@plt+0x3918>
   14828:	add	r6, pc, r6
   1482c:	add	r5, pc, r5
   14830:	sub	r6, r6, r5
   14834:	mov	r8, r1
   14838:	mov	r9, r2
   1483c:	bl	10d08 <calloc@plt-0x20>
   14840:	asrs	r6, r6, #2
   14844:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14848:	mov	r4, #0
   1484c:	add	r4, r4, #1
   14850:	ldr	r3, [r5], #4
   14854:	mov	r2, r9
   14858:	mov	r1, r8
   1485c:	mov	r0, r7
   14860:	blx	r3
   14864:	cmp	r6, r4
   14868:	bne	1484c <close@plt+0x38f0>
   1486c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14870:	ldrdeq	r1, [r1], -ip
   14874:	ldrdeq	r1, [r1], -r4
   14878:	bx	lr
   1487c:	ldr	r3, [pc, #12]	; 14890 <close@plt+0x3934>
   14880:	mov	r1, #0
   14884:	add	r3, pc, r3
   14888:	ldr	r2, [r3]
   1488c:	b	10e9c <__cxa_atexit@plt>
   14890:	andeq	r1, r1, r8, asr #16

Disassembly of section .fini:

00014894 <.fini>:
   14894:	push	{r3, lr}
   14898:	pop	{r3, pc}
