{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731365567841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731365567841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 00:52:47 2024 " "Processing started: Tue Nov 12 00:52:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731365567841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731365567841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731365567841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731365567908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731365567908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch.bdf " "Can't analyze file -- file watch.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731365571240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Verilog/LSIC/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731365571241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731365571241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/home/rares/Dev/Verilog/LSIC/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731365571242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731365571242 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "leds.v " "Can't analyze file -- file leds.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731365571242 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "watch.v(54) " "Verilog HDL Module Instantiation warning at watch.v(54): ignored dangling comma in List of Port Connections" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731365571242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731365571242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731365571242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter watch.v(58) " "Verilog HDL Implicit Net warning at watch.v(58): created implicit net for \"counter\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731365571242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731365571256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:inst_pulse " "Elaborating entity \"pulse\" for hierarchy \"pulse:inst_pulse\"" {  } { { "watch.v" "inst_pulse" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731365571265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pulse.v(38) " "Verilog HDL assignment warning at pulse.v(38): truncated value with size 32 to match size of target (26)" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Verilog/LSIC/pulse.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731365571265 "|watch|pulse:inst_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst_fsm\"" {  } { { "watch.v" "inst_fsm" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731365571267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fsm.v(60) " "Verilog HDL assignment warning at fsm.v(60): truncated value with size 32 to match size of target (8)" {  } { { "fsm.v" "" { Text "/home/rares/Dev/Verilog/LSIC/fsm.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731365571267 "|watch|fsm:inst_fsm"}
{ "Warning" "WSGN_SEARCH_FILE" "time_counter.v 1 1 " "Using design file time_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731365571269 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731365571269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter time_counter:inst_time_counter " "Elaborating entity \"time_counter\" for hierarchy \"time_counter:inst_time_counter\"" {  } { { "watch.v" "inst_time_counter" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731365571269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_counter.v(60) " "Verilog HDL assignment warning at time_counter.v(60): truncated value with size 32 to match size of target (4)" {  } { { "time_counter.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_counter.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731365571269 "|watch|time_counter:inst_time_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_counter.v(64) " "Verilog HDL assignment warning at time_counter.v(64): truncated value with size 32 to match size of target (8)" {  } { { "time_counter.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_counter.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731365571269 "|watch|time_counter:inst_time_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_counter.v(55) " "Verilog HDL assignment warning at time_counter.v(55): truncated value with size 32 to match size of target (4)" {  } { { "time_counter.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_counter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731365571270 "|watch|time_counter:inst_time_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_counter.v(49) " "Verilog HDL assignment warning at time_counter.v(49): truncated value with size 32 to match size of target (4)" {  } { { "time_counter.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_counter.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731365571272 "|watch|time_counter:inst_time_counter"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 time_counter.v(28) " "Verilog HDL Loop Statement error at time_counter.v(28): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "time_counter.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_counter.v" 28 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1731365571281 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "time_counter:inst_time_counter " "Can't elaborate user hierarchy \"time_counter:inst_time_counter\"" {  } { { "watch.v" "inst_time_counter" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731365571286 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731365571300 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 00:52:51 2024 " "Processing ended: Tue Nov 12 00:52:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731365571300 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731365571300 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731365571300 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731365571300 ""}
