<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="esercizio3.2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="riconoscitore_sequenza_temp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="riconoscitore_sequenza_temp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="riconoscitore_sequenza_temp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="riconoscitore_sequenza_temp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="riconoscitore_sequenza_temp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="riconoscitore_sequenza_temp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="riconoscitore_sequenza_temp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="riconoscitore_sequenza_temp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="riconoscitore_sequenza_temp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="riconoscitore_sequenza_temp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="riconoscitore_sequenza_temp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="riconoscitore_sequenza_temp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="riconoscitore_sequenza_temp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riconoscitore_sequenza_temp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="riconoscitore_sequenza_temp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="riconoscitore_sequenza_temp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="riconoscitore_sequenza_temp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="riconoscitore_sequenza_temp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="riconoscitore_sequenza_temp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="riconoscitore_sequenza_temp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="riconoscitore_sequenza_temp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="riconoscitore_sequenza_temp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="riconoscitore_sequenza_temp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="riconoscitore_sequenza_temp_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="riconoscitore_sequenza_temp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="riconoscitore_sequenza_temp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="riconoscitore_sequenza_temp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="riconoscitore_sequenza_temp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="riconoscitore_sequenza_temp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_sequenza_temp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_sequenza_temp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="riconoscitore_sequenza_temp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="riconoscitore_sequenza_temp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_sequenza_temp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="riconoscitore_sequenza_temp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="riconoscitore_sequenza_temp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="riconoscitore_sequenza_temp_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riconoscitore_sequenza_temp_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_sequenza_temp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1646389414">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3554706341029804356" xil_pn:start_ts="1646389415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-384926366292591144" xil_pn:start_ts="1646389415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1646389415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8137794659795055042" xil_pn:start_ts="1646389415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1646389415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646389415" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1672428074884666014" xil_pn:start_ts="1646389415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646394127" xil_pn:in_ck="-1560091268540542444" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5335603898072792151" xil_pn:start_ts="1646394116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.lso"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.ngc"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.ngr"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.prj"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.stx"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.syr"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.xst"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_vhdl.prj"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1646392892" xil_pn:in_ck="5029146030436330306" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2779784808866352055" xil_pn:start_ts="1646392892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646394136" xil_pn:in_ck="-7623537798437185717" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4242980938065294555" xil_pn:start_ts="1646394127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.bld"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.ngd"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1646394144" xil_pn:in_ck="-7623537798437185716" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3188416950630775481" xil_pn:start_ts="1646394136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.pcf"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_map.map"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_map.mrp"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_map.ncd"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_map.ngm"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_map.xrpt"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_summary.xml"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1646394173" xil_pn:in_ck="1721763375704894565" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1646394144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.ncd"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.pad"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.par"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.ptwx"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.unroutes"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.xpi"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_pad.csv"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_pad.txt"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1646394184" xil_pn:in_ck="-835393403951250490" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1646394173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.bgn"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.bit"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.drc"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1646394394" xil_pn:in_ck="-835393403951263344" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1646394295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646394173" xil_pn:in_ck="-7623537798437185848" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1646394167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.twr"/>
      <outfile xil_pn:name="riconoscitore_sequenza_temp.twx"/>
    </transform>
  </transforms>

</generated_project>
