

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Mon Jul  3 04:57:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dft_proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.675 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   341250|   341250| 2.730 ms | 2.730 ms |  341250|  341250|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_or_cos_double_s_fu_219  |sin_or_cos_double_s  |       10|       10| 80.000 ns | 80.000 ns |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_label1   |   340736|   340736|      1331|          -|          -|   256|    no    |
        | + dft_label0  |     1316|     1316|        42|          5|          1|   256|    yes   |
        |- Loop 2       |      512|      512|         2|          -|          -|   256|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 1
  Pipeline-0 : II = 5, D = 42, States = { 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 58 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 57 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 15 
57 --> 2 
58 --> 59 
59 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %sample_real) nounwind, !map !14"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %sample_imag) nounwind, !map !20"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dft_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.35ns)   --->   "%temp_real = alloca [256 x float], align 16" [dft.cpp:14]   --->   Operation 63 'alloca' 'temp_real' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (1.35ns)   --->   "%temp_imag = alloca [256 x float], align 16" [dft.cpp:15]   --->   Operation 64 'alloca' 'temp_imag' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 65 [1/1] (0.75ns)   --->   "br label %1" [dft.cpp:18]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i_2, %dft_label1_end ]"   --->   Operation 66 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp eq i9 %i_0, -256" [dft.cpp:18]   --->   Operation 67 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i_0, 1" [dft.cpp:18]   --->   Operation 69 'add' 'i_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader.preheader, label %dft_label1_begin" [dft.cpp:18]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_0 to i32" [dft.cpp:18]   --->   Operation 71 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 72 [5/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 72 'sitodp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.75ns)   --->   "br label %.preheader" [dft.cpp:40]   --->   Operation 73 'br' <Predicate = (icmp_ln18)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 74 [4/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 74 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 75 [3/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 75 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 76 [2/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 76 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 77 [1/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 77 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 78 [6/6] (6.60ns)   --->   "%tmp_2 = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 78 'dmul' 'tmp_2' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 79 [5/6] (6.60ns)   --->   "%tmp_2 = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 79 'dmul' 'tmp_2' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 80 [4/6] (6.60ns)   --->   "%tmp_2 = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 80 'dmul' 'tmp_2' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 81 [3/6] (6.60ns)   --->   "%tmp_2 = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 81 'dmul' 'tmp_2' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 82 [2/6] (6.60ns)   --->   "%tmp_2 = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 82 'dmul' 'tmp_2' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 83 [1/6] (6.60ns)   --->   "%tmp_2 = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 83 'dmul' 'tmp_2' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.32>
ST_13 : Operation 84 [2/2] (3.32ns)   --->   "%w = fptrunc double %tmp_2 to float" [dft.cpp:24]   --->   Operation 84 'fptrunc' 'w' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.32>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dft.cpp:18]   --->   Operation 85 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dft.cpp:18]   --->   Operation 86 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %i_0 to i64" [dft.cpp:19]   --->   Operation 87 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%temp_real_addr = getelementptr inbounds [256 x float]* %temp_real, i64 0, i64 %zext_ln19" [dft.cpp:19]   --->   Operation 88 'getelementptr' 'temp_real_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %temp_real_addr, align 4" [dft.cpp:19]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%temp_imag_addr = getelementptr inbounds [256 x float]* %temp_imag, i64 0, i64 %zext_ln19" [dft.cpp:20]   --->   Operation 90 'getelementptr' 'temp_imag_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %temp_imag_addr, align 4" [dft.cpp:20]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 92 [1/2] (3.32ns)   --->   "%w = fptrunc double %tmp_2 to float" [dft.cpp:24]   --->   Operation 92 'fptrunc' 'w' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.75ns)   --->   "br label %2" [dft.cpp:27]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.75>

State 15 <SV = 14> <Delay = 6.67>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%empty_41 = phi float [ 0.000000e+00, %dft_label1_begin ], [ %tmp_12, %dft_label0 ]" [dft.cpp:35]   --->   Operation 94 'phi' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%empty_42 = phi float [ 0.000000e+00, %dft_label1_begin ], [ %tmp_8, %dft_label0 ]" [dft.cpp:34]   --->   Operation 95 'phi' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %dft_label1_begin ], [ %j, %dft_label0 ]"   --->   Operation 96 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp eq i9 %j_0, -256" [dft.cpp:27]   --->   Operation 97 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 98 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.92ns)   --->   "%j = add i9 %j_0, 1" [dft.cpp:27]   --->   Operation 99 'add' 'j' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %dft_label1_end, label %dft_label0" [dft.cpp:27]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %j_0 to i32" [dft.cpp:27]   --->   Operation 101 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 102 [4/4] (6.67ns)   --->   "%tmp_3 = sitofp i32 %zext_ln27 to float" [dft.cpp:29]   --->   Operation 102 'sitofp' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.67>
ST_16 : Operation 103 [3/4] (6.67ns)   --->   "%tmp_3 = sitofp i32 %zext_ln27 to float" [dft.cpp:29]   --->   Operation 103 'sitofp' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.67>
ST_17 : Operation 104 [2/4] (6.67ns)   --->   "%tmp_3 = sitofp i32 %zext_ln27 to float" [dft.cpp:29]   --->   Operation 104 'sitofp' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.67>
ST_18 : Operation 105 [1/4] (6.67ns)   --->   "%tmp_3 = sitofp i32 %zext_ln27 to float" [dft.cpp:29]   --->   Operation 105 'sitofp' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 6.67> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.89>
ST_19 : Operation 106 [4/4] (5.89ns)   --->   "%tmp_4 = fmul float %tmp_3, %w" [dft.cpp:29]   --->   Operation 106 'fmul' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 5.89> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.67>
ST_20 : Operation 107 [3/4] (4.67ns)   --->   "%tmp_4 = fmul float %tmp_3, %w" [dft.cpp:29]   --->   Operation 107 'fmul' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.67>
ST_21 : Operation 108 [2/4] (4.67ns)   --->   "%tmp_4 = fmul float %tmp_3, %w" [dft.cpp:29]   --->   Operation 108 'fmul' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.67>
ST_22 : Operation 109 [1/4] (4.67ns)   --->   "%tmp_4 = fmul float %tmp_3, %w" [dft.cpp:29]   --->   Operation 109 'fmul' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.78>
ST_23 : Operation 110 [2/2] (2.78ns)   --->   "%x_assign = fpext float %tmp_4 to double" [dft.cpp:29]   --->   Operation 110 'fpext' 'x_assign' <Predicate = (!icmp_ln27)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.53>
ST_24 : Operation 111 [1/2] (2.78ns)   --->   "%x_assign = fpext float %tmp_4 to double" [dft.cpp:29]   --->   Operation 111 'fpext' 'x_assign' <Predicate = (!icmp_ln27)> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 112 [11/11] (2.75ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 112 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.62>
ST_25 : Operation 113 [10/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 113 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 114 [11/11] (2.75ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 114 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.62>
ST_26 : Operation 115 [9/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 115 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 116 [10/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 116 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.62>
ST_27 : Operation 117 [8/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 117 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 118 [9/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 118 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 6.62>
ST_28 : Operation 119 [7/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 119 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 120 [8/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 120 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.62>
ST_29 : Operation 121 [6/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 121 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 122 [7/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 122 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 6.62>
ST_30 : Operation 123 [5/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 123 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 124 [6/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 124 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.62>
ST_31 : Operation 125 [4/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 125 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 126 [5/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 126 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.62>
ST_32 : Operation 127 [3/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 127 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 128 [4/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 128 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 6.62>
ST_33 : Operation 129 [2/11] (6.62ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 129 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 130 [3/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 130 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 6.62>
ST_34 : Operation 131 [1/11] (6.04ns)   --->   "%tmp_i_i = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 131 'call' 'tmp_i_i' <Predicate = (!icmp_ln27)> <Delay = 6.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 132 [2/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 132 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.04>
ST_35 : Operation 133 [2/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [dft.cpp:29]   --->   Operation 133 'fptrunc' 'c' <Predicate = (!icmp_ln27)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 134 [1/11] (6.04ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %x_assign, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 134 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i9 %j_0 to i64" [dft.cpp:34]   --->   Operation 135 'zext' 'zext_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%sample_real_addr_1 = getelementptr [256 x float]* %sample_real, i64 0, i64 %zext_ln34" [dft.cpp:34]   --->   Operation 136 'getelementptr' 'sample_real_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 137 [2/2] (1.35ns)   --->   "%sample_real_load = load float* %sample_real_addr_1, align 4" [dft.cpp:34]   --->   Operation 137 'load' 'sample_real_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%sample_imag_addr_1 = getelementptr [256 x float]* %sample_imag, i64 0, i64 %zext_ln34" [dft.cpp:34]   --->   Operation 138 'getelementptr' 'sample_imag_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 139 [2/2] (1.35ns)   --->   "%sample_imag_load = load float* %sample_imag_addr_1, align 4" [dft.cpp:34]   --->   Operation 139 'load' 'sample_imag_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 36 <SV = 35> <Delay = 3.76>
ST_36 : Operation 140 [1/2] (3.32ns)   --->   "%c = fptrunc double %tmp_i_i to float" [dft.cpp:29]   --->   Operation 140 'fptrunc' 'c' <Predicate = (!icmp_ln27)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast double %tmp_i_i9 to i64" [dft.cpp:30]   --->   Operation 141 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_36 : Operation 142 [1/1] (0.44ns)   --->   "%xor_ln30 = xor i64 %bitcast_ln30, -9223372036854775808" [dft.cpp:30]   --->   Operation 142 'xor' 'xor_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i64 %xor_ln30 to double" [dft.cpp:30]   --->   Operation 143 'bitcast' 'bitcast_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_36 : Operation 144 [2/2] (3.32ns)   --->   "%s = fptrunc double %bitcast_ln30_1 to float" [dft.cpp:30]   --->   Operation 144 'fptrunc' 's' <Predicate = (!icmp_ln27)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 145 [1/2] (1.35ns)   --->   "%sample_real_load = load float* %sample_real_addr_1, align 4" [dft.cpp:34]   --->   Operation 145 'load' 'sample_real_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_36 : Operation 146 [1/2] (1.35ns)   --->   "%sample_imag_load = load float* %sample_imag_addr_1, align 4" [dft.cpp:34]   --->   Operation 146 'load' 'sample_imag_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 37 <SV = 36> <Delay = 5.89>
ST_37 : Operation 147 [1/2] (3.32ns)   --->   "%s = fptrunc double %bitcast_ln30_1 to float" [dft.cpp:30]   --->   Operation 147 'fptrunc' 's' <Predicate = (!icmp_ln27)> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 148 [4/4] (5.89ns)   --->   "%tmp_9 = fmul float %sample_real_load, %c" [dft.cpp:34]   --->   Operation 148 'fmul' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 5.89> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.89>
ST_38 : Operation 149 [3/4] (4.67ns)   --->   "%tmp_9 = fmul float %sample_real_load, %c" [dft.cpp:34]   --->   Operation 149 'fmul' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 150 [4/4] (5.89ns)   --->   "%tmp_s = fmul float %sample_imag_load, %s" [dft.cpp:34]   --->   Operation 150 'fmul' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 5.89> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.67>
ST_39 : Operation 151 [2/4] (4.67ns)   --->   "%tmp_9 = fmul float %sample_real_load, %c" [dft.cpp:34]   --->   Operation 151 'fmul' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 152 [3/4] (4.67ns)   --->   "%tmp_s = fmul float %sample_imag_load, %s" [dft.cpp:34]   --->   Operation 152 'fmul' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.89>
ST_40 : Operation 153 [1/4] (4.67ns)   --->   "%tmp_9 = fmul float %sample_real_load, %c" [dft.cpp:34]   --->   Operation 153 'fmul' 'tmp_9' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 154 [2/4] (4.67ns)   --->   "%tmp_s = fmul float %sample_imag_load, %s" [dft.cpp:34]   --->   Operation 154 'fmul' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 155 [4/4] (5.89ns)   --->   "%tmp_5 = fmul float %sample_real_load, %s" [dft.cpp:35]   --->   Operation 155 'fmul' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 5.89> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.89>
ST_41 : Operation 156 [1/4] (4.67ns)   --->   "%tmp_s = fmul float %sample_imag_load, %s" [dft.cpp:34]   --->   Operation 156 'fmul' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 157 [3/4] (4.67ns)   --->   "%tmp_5 = fmul float %sample_real_load, %s" [dft.cpp:35]   --->   Operation 157 'fmul' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 158 [4/4] (5.89ns)   --->   "%tmp_10 = fmul float %sample_imag_load, %c" [dft.cpp:35]   --->   Operation 158 'fmul' 'tmp_10' <Predicate = (!icmp_ln27)> <Delay = 5.89> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 159 [5/5] (6.01ns)   --->   "%tmp_1 = fsub float %tmp_9, %tmp_s" [dft.cpp:34]   --->   Operation 159 'fsub' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 160 [2/4] (4.67ns)   --->   "%tmp_5 = fmul float %sample_real_load, %s" [dft.cpp:35]   --->   Operation 160 'fmul' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 161 [3/4] (4.67ns)   --->   "%tmp_10 = fmul float %sample_imag_load, %c" [dft.cpp:35]   --->   Operation 161 'fmul' 'tmp_10' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.01>
ST_43 : Operation 162 [4/5] (6.01ns)   --->   "%tmp_1 = fsub float %tmp_9, %tmp_s" [dft.cpp:34]   --->   Operation 162 'fsub' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 163 [1/4] (4.67ns)   --->   "%tmp_5 = fmul float %sample_real_load, %s" [dft.cpp:35]   --->   Operation 163 'fmul' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 164 [2/4] (4.67ns)   --->   "%tmp_10 = fmul float %sample_imag_load, %c" [dft.cpp:35]   --->   Operation 164 'fmul' 'tmp_10' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 165 [3/5] (6.01ns)   --->   "%tmp_1 = fsub float %tmp_9, %tmp_s" [dft.cpp:34]   --->   Operation 165 'fsub' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 166 [1/4] (4.67ns)   --->   "%tmp_10 = fmul float %sample_imag_load, %c" [dft.cpp:35]   --->   Operation 166 'fmul' 'tmp_10' <Predicate = (!icmp_ln27)> <Delay = 4.67> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.01>
ST_45 : Operation 167 [2/5] (6.01ns)   --->   "%tmp_1 = fsub float %tmp_9, %tmp_s" [dft.cpp:34]   --->   Operation 167 'fsub' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 168 [5/5] (6.01ns)   --->   "%tmp_11 = fadd float %tmp_5, %tmp_10" [dft.cpp:35]   --->   Operation 168 'fadd' 'tmp_11' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 169 [1/5] (6.01ns)   --->   "%tmp_1 = fsub float %tmp_9, %tmp_s" [dft.cpp:34]   --->   Operation 169 'fsub' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 170 [4/5] (6.01ns)   --->   "%tmp_11 = fadd float %tmp_5, %tmp_10" [dft.cpp:35]   --->   Operation 170 'fadd' 'tmp_11' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 171 [3/5] (6.01ns)   --->   "%tmp_11 = fadd float %tmp_5, %tmp_10" [dft.cpp:35]   --->   Operation 171 'fadd' 'tmp_11' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 172 [5/5] (6.01ns)   --->   "%tmp_8 = fadd float %empty_42, %tmp_1" [dft.cpp:34]   --->   Operation 172 'fadd' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 173 [2/5] (6.01ns)   --->   "%tmp_11 = fadd float %tmp_5, %tmp_10" [dft.cpp:35]   --->   Operation 173 'fadd' 'tmp_11' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 174 [4/5] (6.01ns)   --->   "%tmp_8 = fadd float %empty_42, %tmp_1" [dft.cpp:34]   --->   Operation 174 'fadd' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 175 [1/5] (6.01ns)   --->   "%tmp_11 = fadd float %tmp_5, %tmp_10" [dft.cpp:35]   --->   Operation 175 'fadd' 'tmp_11' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.01>
ST_50 : Operation 176 [3/5] (6.01ns)   --->   "%tmp_8 = fadd float %empty_42, %tmp_1" [dft.cpp:34]   --->   Operation 176 'fadd' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.01>
ST_51 : Operation 177 [2/5] (6.01ns)   --->   "%tmp_8 = fadd float %empty_42, %tmp_1" [dft.cpp:34]   --->   Operation 177 'fadd' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 178 [5/5] (6.01ns)   --->   "%tmp_12 = fadd float %empty_41, %tmp_11" [dft.cpp:35]   --->   Operation 178 'fadd' 'tmp_12' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.01>
ST_52 : Operation 179 [1/5] (6.01ns)   --->   "%tmp_8 = fadd float %empty_42, %tmp_1" [dft.cpp:34]   --->   Operation 179 'fadd' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 180 [4/5] (6.01ns)   --->   "%tmp_12 = fadd float %empty_41, %tmp_11" [dft.cpp:35]   --->   Operation 180 'fadd' 'tmp_12' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.01>
ST_53 : Operation 181 [1/1] (1.35ns)   --->   "store float %tmp_8, float* %temp_real_addr, align 4" [dft.cpp:34]   --->   Operation 181 'store' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_53 : Operation 182 [3/5] (6.01ns)   --->   "%tmp_12 = fadd float %empty_41, %tmp_11" [dft.cpp:35]   --->   Operation 182 'fadd' 'tmp_12' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.01>
ST_54 : Operation 183 [2/5] (6.01ns)   --->   "%tmp_12 = fadd float %empty_41, %tmp_11" [dft.cpp:35]   --->   Operation 183 'fadd' 'tmp_12' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.01>
ST_55 : Operation 184 [1/5] (6.01ns)   --->   "%tmp_12 = fadd float %empty_41, %tmp_11" [dft.cpp:35]   --->   Operation 184 'fadd' 'tmp_12' <Predicate = (!icmp_ln27)> <Delay = 6.01> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.35>
ST_56 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [dft.cpp:27]   --->   Operation 185 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_56 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1) nounwind" [dft.cpp:27]   --->   Operation 186 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_56 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dft.cpp:28]   --->   Operation 187 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_56 : Operation 188 [1/1] (1.35ns)   --->   "store float %tmp_12, float* %temp_imag_addr, align 4" [dft.cpp:35]   --->   Operation 188 'store' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_56 : Operation 189 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp_7) nounwind" [dft.cpp:36]   --->   Operation 189 'specregionend' 'empty_44' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_56 : Operation 190 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 190 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 57 <SV = 15> <Delay = 0.00>
ST_57 : Operation 191 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_6) nounwind" [dft.cpp:37]   --->   Operation 191 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 192 [1/1] (0.00ns)   --->   "br label %1" [dft.cpp:18]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 2> <Delay = 1.35>
ST_58 : Operation 193 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 193 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 194 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp eq i9 %i_1, -256" [dft.cpp:40]   --->   Operation 194 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 195 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 195 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 196 [1/1] (0.92ns)   --->   "%i = add i9 %i_1, 1" [dft.cpp:40]   --->   Operation 196 'add' 'i' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %4, label %3" [dft.cpp:40]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %i_1 to i64" [dft.cpp:41]   --->   Operation 198 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 199 [1/1] (0.00ns)   --->   "%temp_real_addr_1 = getelementptr inbounds [256 x float]* %temp_real, i64 0, i64 %zext_ln41" [dft.cpp:41]   --->   Operation 199 'getelementptr' 'temp_real_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 200 [2/2] (1.35ns)   --->   "%temp_real_load = load float* %temp_real_addr_1, align 4" [dft.cpp:41]   --->   Operation 200 'load' 'temp_real_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 201 [1/1] (0.00ns)   --->   "%temp_imag_addr_1 = getelementptr inbounds [256 x float]* %temp_imag, i64 0, i64 %zext_ln41" [dft.cpp:42]   --->   Operation 201 'getelementptr' 'temp_imag_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 202 [2/2] (1.35ns)   --->   "%temp_imag_load = load float* %temp_imag_addr_1, align 4" [dft.cpp:42]   --->   Operation 202 'load' 'temp_imag_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_58 : Operation 203 [1/1] (0.00ns)   --->   "ret void" [dft.cpp:44]   --->   Operation 203 'ret' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 59 <SV = 3> <Delay = 2.70>
ST_59 : Operation 204 [1/2] (1.35ns)   --->   "%temp_real_load = load float* %temp_real_addr_1, align 4" [dft.cpp:41]   --->   Operation 204 'load' 'temp_real_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_59 : Operation 205 [1/1] (0.00ns)   --->   "%sample_real_addr = getelementptr [256 x float]* %sample_real, i64 0, i64 %zext_ln41" [dft.cpp:41]   --->   Operation 205 'getelementptr' 'sample_real_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 206 [1/1] (1.35ns)   --->   "store float %temp_real_load, float* %sample_real_addr, align 4" [dft.cpp:41]   --->   Operation 206 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_59 : Operation 207 [1/2] (1.35ns)   --->   "%temp_imag_load = load float* %temp_imag_addr_1, align 4" [dft.cpp:42]   --->   Operation 207 'load' 'temp_imag_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_59 : Operation 208 [1/1] (0.00ns)   --->   "%sample_imag_addr = getelementptr [256 x float]* %sample_imag, i64 0, i64 %zext_ln41" [dft.cpp:42]   --->   Operation 208 'getelementptr' 'sample_imag_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 209 [1/1] (1.35ns)   --->   "store float %temp_imag_load, float* %sample_imag_addr, align 4" [dft.cpp:42]   --->   Operation 209 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_59 : Operation 210 [1/1] (0.00ns)   --->   "br label %.preheader" [dft.cpp:40]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sample_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sample_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000]
temp_real          (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
temp_imag          (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111]
br_ln18            (br               ) [ 011111111111111111111111111111111111111111111111111111111100]
i_0                (phi              ) [ 001111111111111000000000000000000000000000000000000000000000]
icmp_ln18          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111100]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
i_2                (add              ) [ 011111111111111111111111111111111111111111111111111111111100]
br_ln18            (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln18          (zext             ) [ 000111100000000000000000000000000000000000000000000000000000]
br_ln40            (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
tmp                (sitodp           ) [ 000000011111100000000000000000000000000000000000000000000000]
tmp_2              (dmul             ) [ 000000000000011000000000000000000000000000000000000000000000]
specloopname_ln18  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_6              (specregionbegin  ) [ 000000000000000111111111111111111111111111111111111111111100]
zext_ln19          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
temp_real_addr     (getelementptr    ) [ 000000000000000111111111111111111111111111111111111111111000]
store_ln19         (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
temp_imag_addr     (getelementptr    ) [ 000000000000000111111111111111111111111111111111111111111000]
store_ln20         (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
w                  (fptrunc          ) [ 000000000000000111111111111111111111111111111111111111111000]
br_ln27            (br               ) [ 001111111111111111111111111111111111111111111111111111111100]
empty_41           (phi              ) [ 000000000000000111111111111111111111111111111111111111110000]
empty_42           (phi              ) [ 000000000000000111111111111111111111111111111111111110000000]
j_0                (phi              ) [ 000000000000000111111111111111111111000000000000000000000000]
icmp_ln27          (icmp             ) [ 001111111111111111111111111111111111111111111111111111111100]
empty_43           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
j                  (add              ) [ 001111111111111111111111111111111111111111111111111111111100]
br_ln27            (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln27          (zext             ) [ 000000000000000011100000000000000000000000000000000000000000]
tmp_3              (sitofp           ) [ 000000000000000111011110000000000000000000000000000000000000]
tmp_4              (fmul             ) [ 000000000000000000110001100000000000000000000000000000000000]
x_assign           (fpext            ) [ 000000000000000100000000010000000000000000000000000000000000]
tmp_i_i            (call             ) [ 000000000000000110000000000000000001100000000000000000000000]
tmp_i_i9           (call             ) [ 000000000000000010000000000000000000100000000000000000000000]
zext_ln34          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sample_real_addr_1 (getelementptr    ) [ 000000000000000010000000000000000000100000000000000000000000]
sample_imag_addr_1 (getelementptr    ) [ 000000000000000010000000000000000000100000000000000000000000]
c                  (fptrunc          ) [ 000000000000000111110000000000000000011111111000000000000000]
bitcast_ln30       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000]
xor_ln30           (xor              ) [ 000000000000000000000000000000000000000000000000000000000000]
bitcast_ln30_1     (bitcast          ) [ 000000000000000001000000000000000000010000000000000000000000]
sample_real_load   (load             ) [ 000000000000000111110000000000000000011111110000000000000000]
sample_imag_load   (load             ) [ 000000000000000111110000000000000000011111111000000000000000]
s                  (fptrunc          ) [ 000000000000000111110000000000000000001111110000000000000000]
tmp_9              (fmul             ) [ 000000000000000111110000000000000000000001111110000000000000]
tmp_s              (fmul             ) [ 000000000000000111110000000000000000000000111110000000000000]
tmp_5              (fmul             ) [ 000000000000000111110000000000000000000000001111110000000000]
tmp_10             (fmul             ) [ 000000000000000111110000000000000000000000000111110000000000]
tmp_1              (fsub             ) [ 000000000000000111110000000000000000000000000001111110000000]
tmp_11             (fadd             ) [ 000000000000000111110000000000000000000000000000001111110000]
tmp_8              (fadd             ) [ 001111111111111110110000000000000000000000000000000001111100]
store_ln34         (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_12             (fadd             ) [ 001111111111111110000000000000000000000000000000000000001100]
specloopname_ln27  (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_7              (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln28  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln35         (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_44           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 001111111111111111111111111111111111111111111111111111111100]
empty_45           (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 011111111111111111111111111111111111111111111111111111111100]
i_1                (phi              ) [ 000000000000000000000000000000000000000000000000000000000010]
icmp_ln40          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000011]
empty_46           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
i                  (add              ) [ 001000000000000000000000000000000000000000000000000000000011]
br_ln40            (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
zext_ln41          (zext             ) [ 000000000000000000000000000000000000000000000000000000000001]
temp_real_addr_1   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001]
temp_imag_addr_1   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000001]
ret_ln44           (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
temp_real_load     (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
sample_real_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln41         (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
temp_imag_load     (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
sample_imag_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
store_ln42         (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
br_ln40            (br               ) [ 001000000000000000000000000000000000000000000000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sample_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sample_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="temp_real_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_real/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="temp_imag_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_imag/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="temp_real_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_addr/14 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln19/14 store_ln34/53 temp_real_load/58 "/>
</bind>
</comp>

<comp id="89" class="1004" name="temp_imag_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="9" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_addr/14 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln20/14 store_ln35/56 temp_imag_load/58 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sample_real_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_addr_1/35 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sample_real_load/35 store_ln41/59 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sample_imag_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_addr_1/35 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sample_imag_load/35 store_ln42/59 "/>
</bind>
</comp>

<comp id="128" class="1004" name="temp_real_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_addr_1/58 "/>
</bind>
</comp>

<comp id="135" class="1004" name="temp_imag_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_addr_1/58 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sample_real_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="1"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_addr/59 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sample_imag_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="1"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_addr/59 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="empty_41_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_41 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_41_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_41/15 "/>
</bind>
</comp>

<comp id="184" class="1005" name="empty_42_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_42 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="empty_42_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="33"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_42/15 "/>
</bind>
</comp>

<comp id="196" class="1005" name="j_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="1"/>
<pin id="198" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/15 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="1"/>
<pin id="210" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/58 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_sin_or_cos_double_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="0" index="3" bw="256" slack="0"/>
<pin id="224" dir="0" index="4" bw="59" slack="0"/>
<pin id="225" dir="0" index="5" bw="52" slack="0"/>
<pin id="226" dir="0" index="6" bw="44" slack="0"/>
<pin id="227" dir="0" index="7" bw="33" slack="0"/>
<pin id="228" dir="0" index="8" bw="25" slack="0"/>
<pin id="229" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/24 tmp_i_i9/25 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_1/42 tmp_11/45 tmp_8/48 tmp_12/51 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/19 tmp_9/37 tmp_s/38 tmp_5/40 tmp_10/41 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_3/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="w/13 c/35 s/36 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="x_assign/23 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln18_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln18_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln19_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="12"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln27_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="9" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln27_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/15 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln34_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="20"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/35 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln30_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/36 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln30_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/36 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln30_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30_1/36 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln40_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="9" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/58 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/58 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln41_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/58 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="zext_ln18_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="temp_real_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="39"/>
<pin id="370" dir="1" index="1" bw="8" slack="39"/>
</pin_list>
<bind>
<opset="temp_real_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="temp_imag_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="42"/>
<pin id="375" dir="1" index="1" bw="8" slack="42"/>
</pin_list>
<bind>
<opset="temp_imag_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="w_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="5"/>
<pin id="380" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="383" class="1005" name="icmp_ln27_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="387" class="1005" name="j_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln27_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_3_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_4_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="407" class="1005" name="x_assign_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_i_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_i_i9_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i9 "/>
</bind>
</comp>

<comp id="422" class="1005" name="sample_real_addr_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_addr_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="sample_imag_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_imag_addr_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="c_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="437" class="1005" name="bitcast_ln30_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="sample_real_load_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="sample_imag_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sample_imag_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="s_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_9_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2"/>
<pin id="459" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_s_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_5_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="2"/>
<pin id="469" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_10_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2"/>
<pin id="479" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_11_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_8_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_12_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="507" class="1005" name="zext_ln41_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="513" class="1005" name="temp_real_addr_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_real_addr_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="temp_imag_addr_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_imag_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="82" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="95" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="219" pin=5"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="219" pin=6"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="219" pin=7"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="219" pin=8"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="243"><net_src comp="184" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="172" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="164" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="164" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="164" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="287"><net_src comp="160" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="294"><net_src comp="200" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="200" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="200" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="310"><net_src comp="196" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="331"><net_src comp="212" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="212" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="212" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="351"><net_src comp="273" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="356"><net_src comp="279" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="361"><net_src comp="264" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="366"><net_src comp="259" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="371"><net_src comp="76" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="376"><net_src comp="89" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="381"><net_src comp="252" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="386"><net_src comp="290" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="296" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="395"><net_src comp="302" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="400"><net_src comp="249" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="405"><net_src comp="245" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="410"><net_src comp="255" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="415"><net_src comp="219" pin="9"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="420"><net_src comp="219" pin="9"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="425"><net_src comp="102" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="430"><net_src comp="115" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="435"><net_src comp="252" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="440"><net_src comp="322" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="445"><net_src comp="109" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="450"><net_src comp="122" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="455"><net_src comp="252" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="460"><net_src comp="245" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="465"><net_src comp="245" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="470"><net_src comp="245" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="475"><net_src comp="245" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="480"><net_src comp="239" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="485"><net_src comp="239" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="490"><net_src comp="239" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="496"><net_src comp="239" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="505"><net_src comp="333" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="510"><net_src comp="339" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="516"><net_src comp="128" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="521"><net_src comp="135" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sample_real | {59 }
	Port: sample_imag | {59 }
 - Input state : 
	Port: dft : sample_real | {35 36 }
	Port: dft : sample_imag | {35 36 }
	Port: dft : ref_4oPi_table_256_V | {24 25 26 }
	Port: dft : fourth_order_double_4 | {30 31 32 }
	Port: dft : fourth_order_double_5 | {29 30 31 }
	Port: dft : fourth_order_double_6 | {29 30 31 }
	Port: dft : fourth_order_double_7 | {30 31 32 }
	Port: dft : fourth_order_double_s | {30 31 32 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		i_2 : 1
		br_ln18 : 2
		zext_ln18 : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		temp_real_addr : 1
		store_ln19 : 2
		temp_imag_addr : 1
		store_ln20 : 2
	State 15
		icmp_ln27 : 1
		j : 1
		br_ln27 : 2
		zext_ln27 : 1
		tmp_3 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		tmp_i_i : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		sample_real_addr_1 : 1
		sample_real_load : 2
		sample_imag_addr_1 : 1
		sample_imag_load : 2
	State 36
		xor_ln30 : 1
		bitcast_ln30_1 : 1
		s : 2
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		empty_44 : 1
	State 57
	State 58
		icmp_ln40 : 1
		i : 1
		br_ln40 : 2
		zext_ln41 : 1
		temp_real_addr_1 : 2
		temp_real_load : 3
		temp_imag_addr_1 : 2
		temp_imag_load : 3
	State 59
		store_ln41 : 1
		store_ln42 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_219 |    94   |   6.04  |   2316  |   4802  |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_264           |    0    |    0    |   343   |   463   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_259           |    11   |    0    |   317   |   208   |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitofp  |           grp_fu_249           |    0    |    0    |   168   |   339   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_239           |    2    |    0    |   205   |   206   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_245           |    3    |    0    |   143   |   140   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_255           |    0    |    0    |   100   |   139   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_252           |    0    |    0    |   128   |    97   |
|----------|--------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln30_fu_316        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_2_fu_273           |    0    |    0    |    0    |    16   |
|    add   |            j_fu_296            |    0    |    0    |    0    |    16   |
|          |            i_fu_333            |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln18_fu_267        |    0    |    0    |    0    |    13   |
|   icmp   |        icmp_ln27_fu_290        |    0    |    0    |    0    |    13   |
|          |        icmp_ln40_fu_327        |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln18_fu_279        |    0    |    0    |    0    |    0    |
|          |        zext_ln19_fu_284        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln27_fu_302        |    0    |    0    |    0    |    0    |
|          |        zext_ln34_fu_307        |    0    |    0    |    0    |    0    |
|          |        zext_ln41_fu_339        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   110   |   6.04  |   3720  |   6545  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |    -   |
|fourth_order_double_5|    -   |   52   |   208  |    -   |
|fourth_order_double_6|    -   |   44   |   176  |    -   |
|fourth_order_double_7|    -   |   33   |   132  |    -   |
|fourth_order_double_s|    -   |   25   |   100  |    -   |
| ref_4oPi_table_256_V|    8   |    0   |    0   |    -   |
|      temp_imag      |    1   |    0   |    0   |    0   |
|      temp_real      |    1   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   10   |   213  |   852  |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  bitcast_ln30_1_reg_437  |   64   |
|         c_reg_432        |   32   |
|     empty_41_reg_172     |   32   |
|     empty_42_reg_184     |   32   |
|        i_0_reg_160       |    9   |
|        i_1_reg_208       |    9   |
|        i_2_reg_348       |    9   |
|         i_reg_502        |    9   |
|     icmp_ln27_reg_383    |    1   |
|        j_0_reg_196       |    9   |
|         j_reg_387        |    9   |
|         s_reg_452        |   32   |
|sample_imag_addr_1_reg_427|    8   |
| sample_imag_load_reg_447 |   32   |
|sample_real_addr_1_reg_422|    8   |
| sample_real_load_reg_442 |   32   |
| temp_imag_addr_1_reg_518 |    8   |
|  temp_imag_addr_reg_373  |    8   |
| temp_real_addr_1_reg_513 |    8   |
|  temp_real_addr_reg_368  |    8   |
|      tmp_10_reg_472      |   32   |
|      tmp_11_reg_482      |   32   |
|      tmp_12_reg_493      |   32   |
|       tmp_1_reg_477      |   32   |
|       tmp_2_reg_363      |   64   |
|       tmp_3_reg_397      |   32   |
|       tmp_4_reg_402      |   32   |
|       tmp_5_reg_467      |   32   |
|       tmp_8_reg_487      |   32   |
|       tmp_9_reg_457      |   32   |
|     tmp_i_i9_reg_417     |   64   |
|      tmp_i_i_reg_412     |   64   |
|        tmp_reg_358       |   64   |
|       tmp_s_reg_462      |   32   |
|         w_reg_378        |   32   |
|     x_assign_reg_407     |   64   |
|     zext_ln18_reg_353    |   32   |
|     zext_ln27_reg_392    |   32   |
|     zext_ln41_reg_507    |   64   |
+--------------------------+--------+
|           Total          |  1159  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_82        |  p0  |   4  |   8  |   32   ||    21   |
|        grp_access_fu_82        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_95        |  p0  |   4  |   8  |   32   ||    21   |
|        grp_access_fu_95        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_109       |  p0  |   3  |   8  |   24   ||    15   |
|        grp_access_fu_122       |  p0  |   3  |   8  |   24   ||    15   |
|           i_0_reg_160          |  p0  |   2  |   9  |   18   ||    9    |
|        empty_41_reg_172        |  p0  |   2  |  32  |   64   ||    9    |
|        empty_42_reg_184        |  p0  |   2  |  32  |   64   ||    9    |
|           j_0_reg_196          |  p0  |   2  |   9  |   18   ||    9    |
| grp_sin_or_cos_double_s_fu_219 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_219 |  p2  |   2  |   1  |    2   |
|           grp_fu_239           |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_239           |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_245           |  p0  |   3  |  32  |   96   ||    15   |
|           grp_fu_245           |  p1  |   3  |  32  |   96   ||    15   |
|           grp_fu_249           |  p0  |   2  |   9  |   18   ||    9    |
|           grp_fu_252           |  p0  |   4  |  64  |   256  ||    21   |
|           grp_fu_264           |  p0  |   2  |   9  |   18   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1274  || 20.3615 ||   246   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   110  |    6   |  3720  |  6545  |    -   |
|   Memory  |   10   |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |   20   |    -   |   246  |    -   |
|  Register |    -   |    -   |    -   |  1159  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   110  |   26   |  5092  |  7643  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
