// Seed: 1001702537
module module_0 (
    output tri id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri id_9,
    input wire id_10,
    output supply0 id_11,
    output uwire id_12,
    input wor id_13,
    output tri id_14,
    input tri id_15,
    output tri0 id_16,
    output wor id_17,
    input wor id_18,
    output wand id_19,
    input tri0 id_20,
    input tri id_21,
    output uwire id_22,
    input uwire id_23,
    output tri id_24
);
  assign id_14 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3
);
  assign id_0 = id_1;
  assign id_0 = 1;
  buf (id_3, id_1);
  module_0(
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2,
      id_3
  );
  supply1 id_5;
  wire id_6, id_7;
  assign id_5 = id_1;
endmodule
