{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552349418820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552349418828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 18:10:18 2019 " "Processing started: Mon Mar 11 18:10:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552349418828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552349418828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplicador -c Multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552349418828 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1552349419188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1552349419232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "src/StateMachine.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/StateMachine.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "src/PIPO.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/PIPO.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/operation.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/operation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Operation " "Found entity 1: Operation" {  } { { "src/Operation.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Operation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/one_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/one_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 One_Shot " "Found entity 1: One_Shot" {  } { { "src/One_Shot.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/One_Shot.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicador_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicador_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador_TB " "Found entity 1: Multiplicador_TB" {  } { { "src/Multiplicador_TB.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start Start Multiplicador.sv(15) " "Verilog HDL Declaration information at Multiplicador.sv(15): object \"start\" differs only in case from object \"Start\" in the same scope" {  } { { "src/Multiplicador.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1552349429857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "src/Multiplicador.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "src/Counter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/booth.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/booth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Booth " "Found entity 1: Booth" {  } { { "src/Booth.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Booth.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552349429861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552349429861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplicador " "Elaborating entity \"Multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552349429913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Shot One_Shot:Start " "Elaborating entity \"One_Shot\" for hierarchy \"One_Shot:Start\"" {  } { { "src/Multiplicador.sv" "Start" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552349429933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:PIPO_Multiplicand " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:PIPO_Multiplicand\"" {  } { { "src/Multiplicador.sv" "PIPO_Multiplicand" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552349429945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:Unidad_Control " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:Unidad_Control\"" {  } { { "src/Multiplicador.sv" "Unidad_Control" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552349429961 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateMachine.sv(60) " "Verilog HDL Case Statement information at StateMachine.sv(60): all case item expressions in this case statement are onehot" {  } { { "src/StateMachine.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/StateMachine.sv" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1552349429965 "|Multiplicador|StateMachine:Unidad_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:Modulo_Contador " "Elaborating entity \"Counter\" for hierarchy \"Counter:Modulo_Contador\"" {  } { { "src/Multiplicador.sv" "Modulo_Contador" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552349430005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth Booth:Modulo_Multi " "Elaborating entity \"Booth\" for hierarchy \"Booth:Modulo_Multi\"" {  } { { "src/Multiplicador.sv" "Modulo_Multi" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552349430025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:PIPO_Producto " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:PIPO_Producto\"" {  } { { "src/Multiplicador.sv" "PIPO_Producto" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/src/Multiplicador.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552349430041 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1552349430201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1552349430753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1552349431173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/output_files/Multiplicador.map.smsg " "Generated suppressed messages file C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/P01/output_files/Multiplicador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1552349431213 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1552349431357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552349431401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552349431401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552349431513 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552349431513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552349431513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552349431513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552349431569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 18:10:31 2019 " "Processing ended: Mon Mar 11 18:10:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552349431569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552349431569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552349431569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552349431569 ""}
