{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1633751350185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1633751350185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 22:49:09 2021 " "Processing started: Fri Oct 08 22:49:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1633751350185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1633751350185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica1 -c practica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica1 -c practica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1633751350185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1633751351135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dany2/downloads/p1/u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dany2/downloads/p1/u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_Control-control " "Found design unit 1: U_Control-control" {  } { { "../../../../Downloads/p1/U_Control.vhd" "" { Text "C:/Users/dany2/Downloads/p1/U_Control.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633751352463 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Control " "Found entity 1: U_Control" {  } { { "../../../../Downloads/p1/U_Control.vhd" "" { Text "C:/Users/dany2/Downloads/p1/U_Control.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633751352463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633751352463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dany2/downloads/p1/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dany2/downloads/p1/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-sys_RAM " "Found design unit 1: RAM-sys_RAM" {  } { { "../../../../Downloads/p1/RAM.vhd" "" { Text "C:/Users/dany2/Downloads/p1/RAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633751352473 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../../../../Downloads/p1/RAM.vhd" "" { Text "C:/Users/dany2/Downloads/p1/RAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1633751352473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633751352473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dany2/downloads/p1/bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dany2/downloads/p1/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "../../../../Downloads/p1/bcd_7seg.vhd" "" { Text "C:/Users/dany2/Downloads/p1/bcd_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633751352491 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "../../../../Downloads/p1/bcd_7seg.vhd" "" { Text "C:/Users/dany2/Downloads/p1/bcd_7seg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633751352491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633751352491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dany2/downloads/p1/alu_uc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dany2/downloads/p1/alu_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_UC " "Found design unit 1: ALU_UC" {  } { { "../../../../Downloads/p1/ALU_UC.vhd" "" { Text "C:/Users/dany2/Downloads/p1/ALU_UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633751352501 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_UC-body " "Found design unit 2: ALU_UC-body" {  } { { "../../../../Downloads/p1/ALU_UC.vhd" "" { Text "C:/Users/dany2/Downloads/p1/ALU_UC.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1633751352501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1633751352501 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "4 \"&\" U_Control.vhd(222) " "VHDL error at U_Control.vhd(222): can't determine definition of operator \"\"&\"\" -- found 4 possible definitions" {  } { { "../../../../Downloads/p1/U_Control.vhd" "" { Text "C:/Users/dany2/Downloads/p1/U_Control.vhd" 222 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "" 0 -1 1633751352503 ""}
{ "Error" "EVRFX_VHDL_AMBIGUOUS_TYPES_FOR_EXPRESSION" "std_ulogic_vector std_logic_vector U_Control.vhd(222) " "VHDL type inferencing error at U_Control.vhd(222): type of expression is ambiguous - \"std_ulogic_vector\" or \"std_logic_vector\" are two possible matches" {  } { { "../../../../Downloads/p1/U_Control.vhd" "" { Text "C:/Users/dany2/Downloads/p1/U_Control.vhd" 222 0 0 } }  } 0 10647 "VHDL type inferencing error at %3!s!: type of expression is ambiguous - \"%1!s!\" or \"%2!s!\" are two possible matches" 0 0 "" 0 -1 1633751352503 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector U_Control.vhd(222) " "VHDL Type Conversion error at U_Control.vhd(222): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "../../../../Downloads/p1/U_Control.vhd" "" { Text "C:/Users/dany2/Downloads/p1/U_Control.vhd" 222 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "" 0 -1 1633751352503 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "bcd signal U_Control.vhd(222) " "VHDL Subprogram Call error at U_Control.vhd(222): actual for formal parameter \"bcd\" must be a \"signal\"" {  } { { "../../../../Downloads/p1/U_Control.vhd" "" { Text "C:/Users/dany2/Downloads/p1/U_Control.vhd" 222 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "" 0 -1 1633751352503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1633751352680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 08 22:49:12 2021 " "Processing ended: Fri Oct 08 22:49:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1633751352680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1633751352680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1633751352680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633751352680 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1633751353312 ""}
