("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL analog_extracted_Conly_50fF" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2_TOP analog_extracted_Conly_50fF }:r"))) (((680.805 1700.987) (1219.33 2307.273)) "r" "Layout" 29))("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_analog_extracted" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_analog_extracted}:a"))) nil)("DIG_stimulus:/\tDIG_stimulus ASKA_DIG2 verilogams" (("open" (nil hierarchy "/{ASKA_DIG2 DIG_stimulus verilogams }:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_verilog_an_fun_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_verilog_an_fun_dig}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP adexl" (("open" (nil hierarchy "/{ASKA_TOP aska_top16_tb adexl }:a"))) nil)("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2_TOP schematic }:r"))) (((-8.16875 -3.6375) (9.05625 2.625)) "r" "Schematics XL" 12))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2_TOP layout }:r"))) (((1283.4 1478.642) (3367.272 2417.17)) "r" "VLS-GXL" 11))("aska_top_16ele_v2:/\taska_top_16ele_v2 ASKA_16ELE_TOP_FINAL_BK schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2 schematic }:r"))) (((-7.95625 -4.50625) (11.78125 2.66875)) "r" "Schematics XL" 19))("aska_top_16ele_v2:/\taska_top_16ele_v2 ASKA_16ELE_TOP_FINAL_BK layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2 layout }:r"))) (((-3449.139 758.098) (3785.405 3661.435)) "r" "VLS-GXL" 18))("aska_npg:/\taska_npg ASKA_DIG2 functional" (("open" (nil hierarchy "/{ASKA_DIG2 aska_npg functional }:r"))) nil)