module module_0 (
    output [id_1 : id_1] id_2,
    input logic [id_2 : id_1] id_3,
    input signed id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1)
  );
  id_7 id_8 (
      .id_6(id_4 && id_6[id_4]),
      .id_6(id_1),
      .id_2(1'h0),
      .id_9(id_6),
      .id_6(1),
      .id_4(id_9),
      .id_2(id_6[(id_6)]),
      .id_2(id_2)
  );
endmodule
