{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 01:08:46 2011 " "Info: Processing started: Tue Jun 21 01:08:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[0\]\$latch " "Warning: Node \"register_out\[0\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[0\] " "Warning: Node \"memory_address_register\[0\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[1\] " "Warning: Node \"memory_address_register\[1\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[2\] " "Warning: Node \"memory_address_register\[2\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[3\] " "Warning: Node \"memory_address_register\[3\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[4\] " "Warning: Node \"memory_address_register\[4\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[5\] " "Warning: Node \"memory_address_register\[5\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[6\] " "Warning: Node \"memory_address_register\[6\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory_address_register\[7\] " "Warning: Node \"memory_address_register\[7\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[1\]\$latch " "Warning: Node \"register_out\[1\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[2\]\$latch " "Warning: Node \"register_out\[2\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[3\]\$latch " "Warning: Node \"register_out\[3\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[4\]\$latch " "Warning: Node \"register_out\[4\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[5\]\$latch " "Warning: Node \"register_out\[5\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[6\]\$latch " "Warning: Node \"register_out\[6\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[7\]\$latch " "Warning: Node \"register_out\[7\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[8\]\$latch " "Warning: Node \"register_out\[8\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[9\]\$latch " "Warning: Node \"register_out\[9\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[10\]\$latch " "Warning: Node \"register_out\[10\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[11\]\$latch " "Warning: Node \"register_out\[11\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[12\]\$latch " "Warning: Node \"register_out\[12\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[13\]\$latch " "Warning: Node \"register_out\[13\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[14\]\$latch " "Warning: Node \"register_out\[14\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "register_out\[15\]\$latch " "Warning: Node \"register_out\[15\]\$latch\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[0\] " "Warning: Node \"program_address_register\[0\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[1\] " "Warning: Node \"program_address_register\[1\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[2\] " "Warning: Node \"program_address_register\[2\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[3\] " "Warning: Node \"program_address_register\[3\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[4\] " "Warning: Node \"program_address_register\[4\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[5\] " "Warning: Node \"program_address_register\[5\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[6\] " "Warning: Node \"program_address_register\[6\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "program_address_register\[7\] " "Warning: Node \"program_address_register\[7\]\" is a latch" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state.decode " "Info: Detected ripple clock \"state.decode\" as buffer" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr5~2 " "Info: Detected gated clock \"WideOr5~2\" as buffer" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state.execute_store " "Info: Detected ripple clock \"state.execute_store\" as buffer" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programas/alteraquartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.execute_store" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register program_address_register\[6\] memory altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg6 85.63 MHz 11.678 ns Internal " "Info: Clock \"clock\" has Internal fmax of 85.63 MHz between source register \"program_address_register\[6\]\" and destination memory \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg6\" (period= 11.678 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.446 ns + Longest register memory " "Info: + Longest register to memory delay is 1.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns program_address_register\[6\] 1 REG LCCOMB_X16_Y14_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register\[6\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_address_register[6] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.159 ns) 1.446 ns altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg6 2 MEM M4K_X17_Y15 16 " "Info: 2: + IC(1.287 ns) + CELL(0.159 ns) = 1.446 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { program_address_register[6] altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.159 ns ( 11.00 % ) " "Info: Total cell delay = 0.159 ns ( 11.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.287 ns ( 89.00 % ) " "Info: Total interconnect delay = 1.287 ns ( 89.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { program_address_register[6] altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "1.446 ns" { program_address_register[6] {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.287ns } { 0.000ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.353 ns - Smallest " "Info: - Smallest clock skew is -4.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.936 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.747 ns) 2.936 ns altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X17_Y15 16 " "Info: 3: + IC(0.925 ns) + CELL(0.747 ns) = 2.936 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.39 % ) " "Info: Total cell delay = 1.773 ns ( 60.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 39.61 % ) " "Info: Total interconnect delay = 1.163 ns ( 39.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { clock clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.289 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.879 ns) 3.131 ns state.execute_store 2 REG LCFF_X20_Y14_N17 6 " "Info: 2: + IC(1.226 ns) + CELL(0.879 ns) = 3.131 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 6; REG Node = 'state.execute_store'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clock state.execute_store } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.322 ns) 3.833 ns WideOr5~2 3 COMB LCCOMB_X20_Y14_N10 1 " "Info: 3: + IC(0.380 ns) + CELL(0.322 ns) = 3.833 ns; Loc. = LCCOMB_X20_Y14_N10; Fanout = 1; COMB Node = 'WideOr5~2'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { state.execute_store WideOr5~2 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.000 ns) 5.584 ns WideOr5~2clkctrl 4 COMB CLKCTRL_G4 16 " "Info: 4: + IC(1.751 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'WideOr5~2clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { WideOr5~2 WideOr5~2clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.319 ns) 7.289 ns program_address_register\[6\] 5 REG LCCOMB_X16_Y14_N4 2 " "Info: 5: + IC(1.386 ns) + CELL(0.319 ns) = 7.289 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register\[6\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.546 ns ( 34.93 % ) " "Info: Total cell delay = 2.546 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.743 ns ( 65.07 % ) " "Info: Total interconnect delay = 4.743 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { clock state.execute_store WideOr5~2 WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~2 {} WideOr5~2clkctrl {} program_address_register[6] {} } { 0.000ns 0.000ns 1.226ns 0.380ns 1.751ns 1.386ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { clock clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { clock state.execute_store WideOr5~2 WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~2 {} WideOr5~2clkctrl {} program_address_register[6] {} } { 0.000ns 0.000ns 1.226ns 0.380ns 1.751ns 1.386ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "db/altsyncram_2es.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_2es.tdf" 35 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { program_address_register[6] altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "1.446 ns" { program_address_register[6] {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 1.287ns } { 0.000ns 0.159ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { clock clock~clkctrl altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { clock {} clock~combout {} clock~clkctrl {} altsyncram:mem_instrucoes|altsyncram_2es:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.238ns 0.925ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { clock state.execute_store WideOr5~2 WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~2 {} WideOr5~2clkctrl {} program_address_register[6] {} } { 0.000ns 0.000ns 1.226ns 0.380ns 1.751ns 1.386ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 143 " "Warning: Circuit may not operate. Detected 143 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "program_counter\[6\]~reg0 program_address_register\[6\] clock 2.762 ns " "Info: Found hold time violation between source  pin or register \"program_counter\[6\]~reg0\" and destination pin or register \"program_address_register\[6\]\" for clock \"clock\" (Hold time is 2.762 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.435 ns + Largest " "Info: + Largest clock skew is 4.435 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.289 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.879 ns) 3.131 ns state.execute_store 2 REG LCFF_X20_Y14_N17 6 " "Info: 2: + IC(1.226 ns) + CELL(0.879 ns) = 3.131 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 6; REG Node = 'state.execute_store'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clock state.execute_store } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.322 ns) 3.833 ns WideOr5~2 3 COMB LCCOMB_X20_Y14_N10 1 " "Info: 3: + IC(0.380 ns) + CELL(0.322 ns) = 3.833 ns; Loc. = LCCOMB_X20_Y14_N10; Fanout = 1; COMB Node = 'WideOr5~2'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { state.execute_store WideOr5~2 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.000 ns) 5.584 ns WideOr5~2clkctrl 4 COMB CLKCTRL_G4 16 " "Info: 4: + IC(1.751 ns) + CELL(0.000 ns) = 5.584 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'WideOr5~2clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { WideOr5~2 WideOr5~2clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.319 ns) 7.289 ns program_address_register\[6\] 5 REG LCCOMB_X16_Y14_N4 2 " "Info: 5: + IC(1.386 ns) + CELL(0.319 ns) = 7.289 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register\[6\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.546 ns ( 34.93 % ) " "Info: Total cell delay = 2.546 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.743 ns ( 65.07 % ) " "Info: Total interconnect delay = 4.743 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { clock state.execute_store WideOr5~2 WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~2 {} WideOr5~2clkctrl {} program_address_register[6] {} } { 0.000ns 0.000ns 1.226ns 0.380ns 1.751ns 1.386ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns program_counter\[6\]~reg0 3 REG LCFF_X16_Y14_N25 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y14_N25; Fanout = 4; REG Node = 'program_counter\[6\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl program_counter[6]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl program_counter[6]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { clock state.execute_store WideOr5~2 WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~2 {} WideOr5~2clkctrl {} program_address_register[6] {} } { 0.000ns 0.000ns 1.226ns 0.380ns 1.751ns 1.386ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl program_counter[6]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.396 ns - Shortest register register " "Info: - Shortest register to register delay is 1.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns program_counter\[6\]~reg0 1 REG LCFF_X16_Y14_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N25; Fanout = 4; REG Node = 'program_counter\[6\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[6]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.544 ns) 0.932 ns Selector2~0 2 COMB LCCOMB_X16_Y14_N28 1 " "Info: 2: + IC(0.388 ns) + CELL(0.544 ns) = 0.932 ns; Loc. = LCCOMB_X16_Y14_N28; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { program_counter[6]~reg0 Selector2~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 1.396 ns program_address_register\[6\] 3 REG LCCOMB_X16_Y14_N4 2 " "Info: 3: + IC(0.286 ns) + CELL(0.178 ns) = 1.396 ns; Loc. = LCCOMB_X16_Y14_N4; Fanout = 2; REG Node = 'program_address_register\[6\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Selector2~0 program_address_register[6] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.722 ns ( 51.72 % ) " "Info: Total cell delay = 0.722 ns ( 51.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.674 ns ( 48.28 % ) " "Info: Total interconnect delay = 0.674 ns ( 48.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { program_counter[6]~reg0 Selector2~0 program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "1.396 ns" { program_counter[6]~reg0 {} Selector2~0 {} program_address_register[6] {} } { 0.000ns 0.388ns 0.286ns } { 0.000ns 0.544ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { clock state.execute_store WideOr5~2 WideOr5~2clkctrl program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { clock {} clock~combout {} state.execute_store {} WideOr5~2 {} WideOr5~2clkctrl {} program_address_register[6] {} } { 0.000ns 0.000ns 1.226ns 0.380ns 1.751ns 1.386ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.319ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl program_counter[6]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { program_counter[6]~reg0 Selector2~0 program_address_register[6] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "1.396 ns" { program_counter[6]~reg0 {} Selector2~0 {} program_address_register[6] {} } { 0.000ns 0.388ns 0.286ns } { 0.000ns 0.544ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register_A\[9\] reset clock 4.621 ns register " "Info: tsu for register \"register_A\[9\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.621 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.518 ns + Longest pin register " "Info: + Longest pin to register delay is 7.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 4; PIN Node = 'reset'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.450 ns) 2.748 ns register_D\[0\]~0 2 COMB LCCOMB_X16_Y14_N8 1 " "Info: 2: + IC(1.272 ns) + CELL(0.450 ns) = 2.748 ns; Loc. = LCCOMB_X16_Y14_N8; Fanout = 1; COMB Node = 'register_D\[0\]~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { reset register_D[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.521 ns) 3.573 ns register_D\[0\]~1 3 COMB LCCOMB_X16_Y14_N26 4 " "Info: 3: + IC(0.304 ns) + CELL(0.521 ns) = 3.573 ns; Loc. = LCCOMB_X16_Y14_N26; Fanout = 4; COMB Node = 'register_D\[0\]~1'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { register_D[0]~0 register_D[0]~1 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.178 ns) 4.991 ns register_A\[0\]~2 4 COMB LCCOMB_X18_Y17_N22 16 " "Info: 4: + IC(1.240 ns) + CELL(0.178 ns) = 4.991 ns; Loc. = LCCOMB_X18_Y17_N22; Fanout = 16; COMB Node = 'register_A\[0\]~2'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { register_D[0]~1 register_A[0]~2 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.758 ns) 7.518 ns register_A\[9\] 5 REG LCFF_X22_Y15_N27 6 " "Info: 5: + IC(1.769 ns) + CELL(0.758 ns) = 7.518 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 6; REG Node = 'register_A\[9\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { register_A[0]~2 register_A[9] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.933 ns ( 39.01 % ) " "Info: Total cell delay = 2.933 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.585 ns ( 60.99 % ) " "Info: Total interconnect delay = 4.585 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { reset register_D[0]~0 register_D[0]~1 register_A[0]~2 register_A[9] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { reset {} reset~combout {} register_D[0]~0 {} register_D[0]~1 {} register_A[0]~2 {} register_A[9] {} } { 0.000ns 0.000ns 1.272ns 0.304ns 1.240ns 1.769ns } { 0.000ns 1.026ns 0.450ns 0.521ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.859 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns register_A\[9\] 3 REG LCFF_X22_Y15_N27 6 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y15_N27; Fanout = 6; REG Node = 'register_A\[9\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clock~clkctrl register_A[9] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl register_A[9] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[9] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { reset register_D[0]~0 register_D[0]~1 register_A[0]~2 register_A[9] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { reset {} reset~combout {} register_D[0]~0 {} register_D[0]~1 {} register_A[0]~2 {} register_A[9] {} } { 0.000ns 0.000ns 1.272ns 0.304ns 1.240ns 1.769ns } { 0.000ns 1.026ns 0.450ns 0.521ns 0.178ns 0.758ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clock clock~clkctrl register_A[9] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clock {} clock~combout {} clock~clkctrl {} register_A[9] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock register_out\[3\] register_out\[3\]\$latch 12.578 ns register " "Info: tco from clock \"clock\" to destination pin \"register_out\[3\]\" through register \"register_out\[3\]\$latch\" is 12.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.903 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.879 ns) 3.131 ns state.execute_store 2 REG LCFF_X20_Y14_N17 6 " "Info: 2: + IC(1.226 ns) + CELL(0.879 ns) = 3.131 ns; Loc. = LCFF_X20_Y14_N17; Fanout = 6; REG Node = 'state.execute_store'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clock state.execute_store } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.214 ns) + CELL(0.000 ns) 5.345 ns state.execute_store~clkctrl 3 COMB CLKCTRL_G0 16 " "Info: 3: + IC(2.214 ns) + CELL(0.000 ns) = 5.345 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'state.execute_store~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { state.execute_store state.execute_store~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.178 ns) 6.903 ns register_out\[3\]\$latch 4 REG LCCOMB_X20_Y16_N6 3 " "Info: 4: + IC(1.380 ns) + CELL(0.178 ns) = 6.903 ns; Loc. = LCCOMB_X20_Y16_N6; Fanout = 3; REG Node = 'register_out\[3\]\$latch'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { state.execute_store~clkctrl register_out[3]$latch } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 30.18 % ) " "Info: Total cell delay = 2.083 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.820 ns ( 69.82 % ) " "Info: Total interconnect delay = 4.820 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clock state.execute_store state.execute_store~clkctrl register_out[3]$latch } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clock {} clock~combout {} state.execute_store {} state.execute_store~clkctrl {} register_out[3]$latch {} } { 0.000ns 0.000ns 1.226ns 2.214ns 1.380ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.675 ns + Longest register pin " "Info: + Longest register to pin delay is 5.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_out\[3\]\$latch 1 REG LCCOMB_X20_Y16_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y16_N6; Fanout = 3; REG Node = 'register_out\[3\]\$latch'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[3]$latch } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.699 ns) + CELL(2.976 ns) 5.675 ns register_out\[3\] 2 PIN PIN_F9 0 " "Info: 2: + IC(2.699 ns) + CELL(2.976 ns) = 5.675 ns; Loc. = PIN_F9; Fanout = 0; PIN Node = 'register_out\[3\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.675 ns" { register_out[3]$latch register_out[3] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 52.44 % ) " "Info: Total cell delay = 2.976 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.699 ns ( 47.56 % ) " "Info: Total interconnect delay = 2.699 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.675 ns" { register_out[3]$latch register_out[3] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "5.675 ns" { register_out[3]$latch {} register_out[3] {} } { 0.000ns 2.699ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.903 ns" { clock state.execute_store state.execute_store~clkctrl register_out[3]$latch } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "6.903 ns" { clock {} clock~combout {} state.execute_store {} state.execute_store~clkctrl {} register_out[3]$latch {} } { 0.000ns 0.000ns 1.226ns 2.214ns 1.380ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.675 ns" { register_out[3]$latch register_out[3] } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "5.675 ns" { register_out[3]$latch {} register_out[3] {} } { 0.000ns 2.699ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "program_counter\[3\]~reg0 reset clock -0.785 ns register " "Info: th for register \"program_counter\[3\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is -0.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clock'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 183 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 183; COMB Node = 'clock~clkctrl'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns program_counter\[3\]~reg0 3 REG LCFF_X15_Y15_N17 4 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X15_Y15_N17; Fanout = 4; REG Node = 'program_counter\[3\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl program_counter[3]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl program_counter[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.922 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 4; PIN Node = 'reset'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.322 ns) 2.891 ns program_counter\[0\]~0 2 COMB LCCOMB_X15_Y15_N22 8 " "Info: 2: + IC(1.543 ns) + CELL(0.322 ns) = 2.891 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 8; COMB Node = 'program_counter\[0\]~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { reset program_counter[0]~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.758 ns) 3.922 ns program_counter\[3\]~reg0 3 REG LCFF_X15_Y15_N17 4 " "Info: 3: + IC(0.273 ns) + CELL(0.758 ns) = 3.922 ns; Loc. = LCFF_X15_Y15_N17; Fanout = 4; REG Node = 'program_counter\[3\]~reg0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { program_counter[0]~0 program_counter[3]~reg0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 53.70 % ) " "Info: Total cell delay = 2.106 ns ( 53.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.816 ns ( 46.30 % ) " "Info: Total interconnect delay = 1.816 ns ( 46.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { reset program_counter[0]~0 program_counter[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { reset {} reset~combout {} program_counter[0]~0 {} program_counter[3]~reg0 {} } { 0.000ns 0.000ns 1.543ns 0.273ns } { 0.000ns 1.026ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl program_counter[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} program_counter[3]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { reset program_counter[0]~0 program_counter[3]~reg0 } "NODE_NAME" } } { "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programas/alteraquartusii/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { reset {} reset~combout {} program_counter[0]~0 {} program_counter[3]~reg0 {} } { 0.000ns 0.000ns 1.543ns 0.273ns } { 0.000ns 1.026ns 0.322ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 01:08:47 2011 " "Info: Processing ended: Tue Jun 21 01:08:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
