#! 
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\va_math.vpi";
S_000001f701013e50 .scope module, "SoC_testbench" "SoC_testbench" 2 1;
 .timescale 0 0;
v000001f7010e04e0_0 .var "HCLK", 0 0;
v000001f7010e06c0_0 .var "HRESETn", 0 0;
S_000001f700fd82c0 .scope module, "MUV" "SoC_with_3_slaves" 2 26, 3 1 0, S_000001f701013e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "S0_REGISTER_0";
    .port_info 3 /OUTPUT 32 "S0_REGISTER_1";
    .port_info 4 /OUTPUT 32 "S0_REGISTER_2";
v000001f7010de070_0 .net "HADDR", 31 0, v000001f70100b260_0;  1 drivers
v000001f7010de610_0 .net "HCLK", 0 0, v000001f7010e04e0_0;  1 drivers
v000001f7010de6b0_0 .net "HRDATA", 31 0, L_000001f7010e0080;  1 drivers
v000001f7010de7f0_0 .net "HREADY", 0 0, L_000001f7010e1480;  1 drivers
v000001f7010df5b0_0 .net "HRESETn", 0 0, v000001f7010e06c0_0;  1 drivers
v000001f7010deb10_0 .net "HSIZE", 2 0, v000001f70100b440_0;  1 drivers
v000001f7010df830_0 .net "HTRANS", 1 0, v000001f70100c7a0_0;  1 drivers
v000001f7010deed0_0 .net "HWDATA", 31 0, v000001f70100bf80_0;  1 drivers
v000001f7010de890_0 .net "HWRITE", 0 0, v000001f70100c520_0;  1 drivers
v000001f7010de930_0 .net "S0_HRDATA", 31 0, v000001f7010dd5a0_0;  1 drivers
L_000001f7010e2048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f7010df650_0 .net "S0_HREADYOUT", 0 0, L_000001f7010e2048;  1 drivers
v000001f7010debb0_0 .net "S0_HSEL", 0 0, L_000001f7010e0e40;  1 drivers
v000001f7010decf0_0 .net "S0_REGISTER_0", 31 0, v000001f700ff3780_0;  1 drivers
v000001f7010ded90_0 .net "S0_REGISTER_1", 31 0, v000001f700fa4130_0;  1 drivers
v000001f7010df6f0_0 .net "S0_REGISTER_2", 31 0, v000001f7010dd0a0_0;  1 drivers
v000001f7010dee30_0 .net "S1_HRDATA", 31 0, v000001f7010dc6a0_0;  1 drivers
L_000001f7010e2090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f7010df1f0_0 .net "S1_HREADYOUT", 0 0, L_000001f7010e2090;  1 drivers
v000001f7010df290_0 .net "S1_HSEL", 0 0, L_000001f7010e0f80;  1 drivers
v000001f7010e17a0_0 .net "S2_HRDATA", 31 0, v000001f7010de390_0;  1 drivers
L_000001f7010e20d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f7010e1a20_0 .net "S2_HREADYOUT", 0 0, L_000001f7010e20d8;  1 drivers
v000001f7010e0940_0 .net "S2_HSEL", 0 0, L_000001f7010e1ac0;  1 drivers
S_000001f700fd8450 .scope module, "M" "ahbl_master" 3 19, 4 1 0, S_000001f700fd82c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /OUTPUT 32 "HADDR";
    .port_info 3 /OUTPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 3 "HSIZE";
    .port_info 5 /OUTPUT 1 "HWRITE";
    .port_info 6 /OUTPUT 32 "HWDATA";
    .port_info 7 /INPUT 1 "HREADY";
    .port_info 8 /INPUT 32 "HRDATA";
v000001f70100b260_0 .var "HADDR", 31 0;
v000001f70100c5c0_0 .net "HCLK", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f70100ae00_0 .net "HRDATA", 31 0, L_000001f7010e0080;  alias, 1 drivers
v000001f70100bee0_0 .net "HREADY", 0 0, L_000001f7010e1480;  alias, 1 drivers
v000001f70100c160_0 .net "HRESETn", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
v000001f70100b440_0 .var "HSIZE", 2 0;
v000001f70100c7a0_0 .var "HTRANS", 1 0;
v000001f70100bf80_0 .var "HWDATA", 31 0;
v000001f70100c520_0 .var "HWRITE", 0 0;
E_000001f701008210 .event posedge, v000001f70100c160_0;
S_000001f700fd85e0 .scope task, "ahbl_read" "ahbl_read" 4 13, 4 13 0, S_000001f700fd8450;
 .timescale 0 0;
v000001f70100ac20_0 .var "addr", 31 0;
v000001f70100af40_0 .var "size", 2 0;
E_000001f701007b50 .event negedge, v000001f70100c5c0_0;
E_000001f701008250 .event anyedge, v000001f70100bee0_0;
E_000001f7010082d0 .event posedge, v000001f70100c5c0_0;
TD_SoC_testbench.MUV.M.ahbl_read ;
T_0.0 ;
    %load/vec4 v000001f70100bee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001f701008250;
    %jmp T_0.0;
T_0.1 ;
    %wait E_000001f7010082d0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f70100c7a0_0, 0, 2;
    %load/vec4 v000001f70100ac20_0;
    %store/vec4 v000001f70100b260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f70100c520_0, 0, 1;
    %load/vec4 v000001f70100af40_0;
    %store/vec4 v000001f70100b440_0, 0, 3;
    %wait E_000001f7010082d0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f70100c7a0_0, 0, 2;
    %delay 5, 0;
T_0.2 ;
    %load/vec4 v000001f70100bee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_000001f701008250;
    %jmp T_0.2;
T_0.3 ;
    %wait E_000001f701007b50;
    %load/vec4 v000001f70100af40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %delay 1, 0;
    %load/vec4 v000001f70100ae00_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 4 31 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v000001f70100ac20_0 {1 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001f70100af40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %delay 1, 0;
    %load/vec4 v000001f70100ae00_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 4 33 "$display", "Read 0x%8x from 0x%8x", S<0,vec4,u32>, v000001f70100ac20_0 {1 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001f70100af40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %delay 1, 0;
    %vpi_call 4 35 "$display", "Read 0x%8x from 0x%8x", v000001f70100ae00_0, v000001f70100ac20_0 {0 0 0};
T_0.8 ;
T_0.7 ;
T_0.5 ;
    %end;
S_000001f700fbb2e0 .scope task, "ahbl_w_write" "ahbl_w_write" 4 40, 4 40 0, S_000001f700fd8450;
 .timescale 0 0;
v000001f70100ad60_0 .var "addr", 31 0;
v000001f70100bbc0_0 .var "data", 31 0;
v000001f70100bd00_0 .var "size", 2 0;
TD_SoC_testbench.MUV.M.ahbl_w_write ;
T_1.10 ;
    %load/vec4 v000001f70100bee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.11, 6;
    %wait E_000001f701008250;
    %jmp T_1.10;
T_1.11 ;
    %wait E_000001f7010082d0;
    %delay 1, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f70100c7a0_0, 0, 2;
    %load/vec4 v000001f70100ad60_0;
    %store/vec4 v000001f70100b260_0, 0, 32;
    %load/vec4 v000001f70100bd00_0;
    %store/vec4 v000001f70100b440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f70100c520_0, 0, 1;
    %wait E_000001f7010082d0;
    %load/vec4 v000001f70100bbc0_0;
    %store/vec4 v000001f70100bf80_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f70100c7a0_0, 0, 2;
    %delay 2, 0;
T_1.12 ;
    %load/vec4 v000001f70100bee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.13, 6;
    %wait E_000001f701008250;
    %jmp T_1.12;
T_1.13 ;
    %end;
S_000001f700fbb470 .scope module, "S" "ahbl_splitter_3" 3 82, 5 1 0, S_000001f700fd82c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /OUTPUT 1 "HREADY";
    .port_info 5 /OUTPUT 32 "HRDATA";
    .port_info 6 /OUTPUT 1 "S0_HSEL";
    .port_info 7 /INPUT 32 "S0_HRDATA";
    .port_info 8 /INPUT 1 "S0_HREADYOUT";
    .port_info 9 /OUTPUT 1 "S1_HSEL";
    .port_info 10 /INPUT 32 "S1_HRDATA";
    .port_info 11 /INPUT 1 "S1_HREADYOUT";
    .port_info 12 /OUTPUT 1 "S2_HSEL";
    .port_info 13 /INPUT 32 "S2_HRDATA";
    .port_info 14 /INPUT 1 "S2_HREADYOUT";
P_000001f700fcc0b0 .param/l "S0" 0 5 1, C4<01000000000000000000000000000000>;
P_000001f700fcc0e8 .param/l "S1" 0 5 3, C4<00000000000000000000000000000000>;
P_000001f700fcc120 .param/l "S2" 0 5 2, C4<00100000000000000000000000000000>;
v000001f70100c020_0 .net "HADDR", 31 0, v000001f70100b260_0;  alias, 1 drivers
v000001f70100c0c0_0 .net "HCLK", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f70100b6c0_0 .net "HRDATA", 31 0, L_000001f7010e0080;  alias, 1 drivers
v000001f70100afe0_0 .net "HREADY", 0 0, L_000001f7010e1480;  alias, 1 drivers
v000001f70100c340_0 .net "HRESETn", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
v000001f70100b1c0_0 .net "HTRANS", 1 0, v000001f70100c7a0_0;  alias, 1 drivers
v000001f70100b580_0 .net "S0_HRDATA", 31 0, v000001f7010dd5a0_0;  alias, 1 drivers
v000001f70100c480_0 .net "S0_HREADYOUT", 0 0, L_000001f7010e2048;  alias, 1 drivers
v000001f70100aa40_0 .net "S0_HSEL", 0 0, L_000001f7010e0e40;  alias, 1 drivers
v000001f70100b300_0 .net "S1_HRDATA", 31 0, v000001f7010dc6a0_0;  alias, 1 drivers
v000001f70100b3a0_0 .net "S1_HREADYOUT", 0 0, L_000001f7010e2090;  alias, 1 drivers
v000001f70100b620_0 .net "S1_HSEL", 0 0, L_000001f7010e0f80;  alias, 1 drivers
v000001f700ff1c00_0 .net "S2_HRDATA", 31 0, v000001f7010de390_0;  alias, 1 drivers
v000001f700ff2ba0_0 .net "S2_HREADYOUT", 0 0, L_000001f7010e20d8;  alias, 1 drivers
v000001f700ff3460_0 .net "S2_HSEL", 0 0, L_000001f7010e1ac0;  alias, 1 drivers
v000001f700ff21a0_0 .net *"_ivl_11", 0 0, L_000001f7010e1b60;  1 drivers
L_000001f7010e2120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f700ff35a0_0 .net/2u *"_ivl_12", 0 0, L_000001f7010e2120;  1 drivers
v000001f700ff2920_0 .net *"_ivl_14", 0 0, L_000001f7010e0620;  1 drivers
v000001f700ff2380_0 .net *"_ivl_16", 0 0, L_000001f7010e01c0;  1 drivers
v000001f700ff2420_0 .net *"_ivl_21", 0 0, L_000001f7010e1660;  1 drivers
v000001f700ff2600_0 .net *"_ivl_23", 0 0, L_000001f7010e1c00;  1 drivers
v000001f700ff1ca0_0 .net *"_ivl_25", 0 0, L_000001f7010e1d40;  1 drivers
L_000001f7010e2168 .functor BUFT 1, C4<10111010110111011011111011101111>, C4<0>, C4<0>, C4<0>;
v000001f700ff1de0_0 .net/2u *"_ivl_26", 31 0, L_000001f7010e2168;  1 drivers
v000001f700ff26a0_0 .net *"_ivl_28", 31 0, L_000001f7010e1e80;  1 drivers
v000001f700ff2c40_0 .net *"_ivl_30", 31 0, L_000001f7010e1f20;  1 drivers
v000001f700ff2ce0_0 .net *"_ivl_7", 0 0, L_000001f7010e1340;  1 drivers
v000001f700ff2d80_0 .net *"_ivl_9", 0 0, L_000001f7010e1020;  1 drivers
v000001f700ff3000_0 .var "sel", 2 0;
v000001f700ff2e20_0 .var "sel_d", 2 0;
E_000001f701008310/0 .event negedge, v000001f70100c160_0;
E_000001f701008310/1 .event posedge, v000001f70100c5c0_0;
E_000001f701008310 .event/or E_000001f701008310/0, E_000001f701008310/1;
E_000001f701008350 .event anyedge, v000001f70100b260_0;
L_000001f7010e0e40 .part v000001f700ff3000_0, 0, 1;
L_000001f7010e0f80 .part v000001f700ff3000_0, 1, 1;
L_000001f7010e1ac0 .part v000001f700ff3000_0, 2, 1;
L_000001f7010e1340 .part v000001f700ff2e20_0, 0, 1;
L_000001f7010e1020 .part v000001f700ff2e20_0, 1, 1;
L_000001f7010e1b60 .part v000001f700ff2e20_0, 2, 1;
L_000001f7010e0620 .functor MUXZ 1, L_000001f7010e2120, L_000001f7010e20d8, L_000001f7010e1b60, C4<>;
L_000001f7010e01c0 .functor MUXZ 1, L_000001f7010e0620, L_000001f7010e2090, L_000001f7010e1020, C4<>;
L_000001f7010e1480 .functor MUXZ 1, L_000001f7010e01c0, L_000001f7010e2048, L_000001f7010e1340, C4<>;
L_000001f7010e1660 .part v000001f700ff2e20_0, 0, 1;
L_000001f7010e1c00 .part v000001f700ff2e20_0, 1, 1;
L_000001f7010e1d40 .part v000001f700ff2e20_0, 2, 1;
L_000001f7010e1e80 .functor MUXZ 32, L_000001f7010e2168, v000001f7010de390_0, L_000001f7010e1d40, C4<>;
L_000001f7010e1f20 .functor MUXZ 32, L_000001f7010e1e80, v000001f7010dc6a0_0, L_000001f7010e1c00, C4<>;
L_000001f7010e0080 .functor MUXZ 32, L_000001f7010e1f20, v000001f7010dd5a0_0, L_000001f7010e1660, C4<>;
S_000001f700fae380 .scope module, "S0" "ahbl_slave_with_reg" 3 32, 6 1 0, S_000001f700fd82c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
    .port_info 11 /OUTPUT 32 "register_0_output";
    .port_info 12 /OUTPUT 32 "register_1_output";
    .port_info 13 /OUTPUT 32 "register_2_output";
P_000001f701007e90 .param/l "ID" 0 6 1, C4<10101011110011011110111100000000>;
L_000001f700fff290 .functor AND 1, L_000001f7010e0760, v000001f7010dc560_0, C4<1>, C4<1>;
L_000001f700ffec00 .functor AND 1, L_000001f700fff290, v000001f7010dcc40_0, C4<1>, C4<1>;
L_000001f700ffef80 .functor AND 1, L_000001f7010e0800, v000001f7010dc560_0, C4<1>, C4<1>;
L_000001f700fff6f0 .functor NOT 1, v000001f7010dcc40_0, C4<0>, C4<0>, C4<0>;
L_000001f700fff530 .functor AND 1, L_000001f700ffef80, L_000001f700fff6f0, C4<1>, C4<1>;
v000001f7010dd140_0 .net "HADDR", 31 0, v000001f70100b260_0;  alias, 1 drivers
v000001f7010dd6e0_0 .var "HADDR_d", 31 0;
v000001f7010dda00_0 .net "HCLK", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f7010dd5a0_0 .var "HRDATA", 31 0;
v000001f7010dc920_0 .net "HREADY", 0 0, L_000001f7010e1480;  alias, 1 drivers
v000001f7010dcd80_0 .net "HREADYOUT", 0 0, L_000001f7010e2048;  alias, 1 drivers
v000001f7010dcb00_0 .net "HRESETn", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
v000001f7010ddd20_0 .net "HSEL", 0 0, L_000001f7010e0e40;  alias, 1 drivers
v000001f7010dc560_0 .var "HSEL_d", 0 0;
v000001f7010dca60_0 .net "HSIZE", 2 0, v000001f70100b440_0;  alias, 1 drivers
v000001f7010dd960_0 .var "HSIZE_d", 2 0;
v000001f7010dcba0_0 .net "HTRANS", 1 0, v000001f70100c7a0_0;  alias, 1 drivers
v000001f7010dc380_0 .var "HTRANS_d", 1 0;
v000001f7010dd1e0_0 .net "HWDATA", 31 0, v000001f70100bf80_0;  alias, 1 drivers
v000001f7010dd500_0 .net "HWRITE", 0 0, v000001f70100c520_0;  alias, 1 drivers
v000001f7010dcc40_0 .var "HWRITE_d", 0 0;
v000001f7010dd3c0_0 .net *"_ivl_1", 0 0, L_000001f7010e0760;  1 drivers
v000001f7010ddaa0_0 .net *"_ivl_10", 0 0, L_000001f700fff6f0;  1 drivers
v000001f7010dd460_0 .net *"_ivl_2", 0 0, L_000001f700fff290;  1 drivers
v000001f7010dde60_0 .net *"_ivl_7", 0 0, L_000001f7010e0800;  1 drivers
v000001f7010dc600_0 .net *"_ivl_8", 0 0, L_000001f700ffef80;  1 drivers
v000001f7010dd640_0 .net "ahbl_read", 0 0, L_000001f700fff530;  1 drivers
v000001f7010dddc0_0 .net "ahbl_we", 0 0, L_000001f700ffec00;  1 drivers
v000001f7010dc420_0 .var "load", 2 0;
v000001f7010dc4c0_0 .net "register_0_output", 31 0, v000001f700ff3780_0;  alias, 1 drivers
v000001f7010dcec0_0 .net "register_1_output", 31 0, v000001f700fa4130_0;  alias, 1 drivers
v000001f7010dc060_0 .net "register_2_output", 31 0, v000001f7010dd0a0_0;  alias, 1 drivers
L_000001f7010e0760 .part v000001f7010dc380_0, 1, 1;
L_000001f7010e0800 .part v000001f7010dc380_0, 1, 1;
L_000001f7010e15c0 .part v000001f7010dc420_0, 0, 1;
L_000001f7010e1160 .part v000001f7010dc420_0, 1, 1;
L_000001f7010e0120 .part v000001f7010dc420_0, 2, 1;
S_000001f700fae670 .scope module, "register_0" "register" 6 70, 7 1 0, S_000001f700fae380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /OUTPUT 32 "Q";
P_000001f701008550 .param/l "n" 0 7 1, +C4<00000000000000000000000000100000>;
v000001f700ff30a0_0 .net "D", 31 0, v000001f70100bf80_0;  alias, 1 drivers
v000001f700ff3780_0 .var "Q", 31 0;
v000001f700fa4270_0 .net "clk", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f700fa3690_0 .net "load", 0 0, L_000001f7010e15c0;  1 drivers
v000001f700fa3910_0 .net "rst_n", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
S_000001f700fa49a0 .scope module, "register_1" "register" 6 78, 7 1 0, S_000001f700fae380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /OUTPUT 32 "Q";
P_000001f701008850 .param/l "n" 0 7 1, +C4<00000000000000000000000000100000>;
v000001f700fa4090_0 .net "D", 31 0, v000001f70100bf80_0;  alias, 1 drivers
v000001f700fa4130_0 .var "Q", 31 0;
v000001f700fa41d0_0 .net "clk", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f7010dd000_0 .net "load", 0 0, L_000001f7010e1160;  1 drivers
v000001f7010dd320_0 .net "rst_n", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
S_000001f700fa4b30 .scope module, "register_2" "register" 6 86, 7 1 0, S_000001f700fae380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /OUTPUT 32 "Q";
P_000001f701007ed0 .param/l "n" 0 7 1, +C4<00000000000000000000000000100000>;
v000001f7010dc240_0 .net "D", 31 0, v000001f70100bf80_0;  alias, 1 drivers
v000001f7010dd0a0_0 .var "Q", 31 0;
v000001f7010dc9c0_0 .net "clk", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f7010dd280_0 .net "load", 0 0, L_000001f7010e0120;  1 drivers
v000001f7010dc2e0_0 .net "rst_n", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
S_000001f700fa4cc0 .scope module, "S1" "RAM_slave" 3 50, 8 3 0, S_000001f700fd82c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_000001f701008fd0 .param/l "ID" 0 8 3, C4<10101011110011011110111100000001>;
L_000001f700fff300 .functor AND 1, L_000001f7010e0b20, v000001f7010dcf60_0, C4<1>, C4<1>;
L_000001f700ffe960 .functor AND 1, L_000001f700fff300, v000001f7010dc880_0, C4<1>, C4<1>;
L_000001f700ffeff0 .functor AND 1, L_000001f7010e0bc0, v000001f7010dcf60_0, C4<1>, C4<1>;
L_000001f700ffe9d0 .functor NOT 1, v000001f7010dc880_0, C4<0>, C4<0>, C4<0>;
L_000001f700fff140 .functor AND 1, L_000001f700ffeff0, L_000001f700ffe9d0, C4<1>, C4<1>;
v000001f7010dcce0_0 .net "HADDR", 31 0, v000001f70100b260_0;  alias, 1 drivers
v000001f7010dd780_0 .var "HADDR_d", 31 0;
v000001f7010ddf00_0 .net "HCLK", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f7010dc6a0_0 .var "HRDATA", 31 0;
v000001f7010dc740_0 .net "HREADY", 0 0, L_000001f7010e1480;  alias, 1 drivers
v000001f7010dce20_0 .net "HREADYOUT", 0 0, L_000001f7010e2090;  alias, 1 drivers
v000001f7010dd820_0 .net "HRESETn", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
v000001f7010dc7e0_0 .net "HSEL", 0 0, L_000001f7010e0f80;  alias, 1 drivers
v000001f7010dcf60_0 .var "HSEL_d", 0 0;
v000001f7010dd8c0_0 .net "HSIZE", 2 0, v000001f70100b440_0;  alias, 1 drivers
v000001f7010ddb40_0 .var "HSIZE_d", 2 0;
v000001f7010ddbe0_0 .net "HTRANS", 1 0, v000001f70100c7a0_0;  alias, 1 drivers
v000001f7010ddc80_0 .var "HTRANS_d", 1 0;
v000001f7010dc100_0 .net "HWDATA", 31 0, v000001f70100bf80_0;  alias, 1 drivers
v000001f7010dc1a0_0 .net "HWRITE", 0 0, v000001f70100c520_0;  alias, 1 drivers
v000001f7010dc880_0 .var "HWRITE_d", 0 0;
v000001f7010df8d0_0 .net *"_ivl_1", 0 0, L_000001f7010e0b20;  1 drivers
v000001f7010dea70_0 .net *"_ivl_10", 0 0, L_000001f700ffe9d0;  1 drivers
v000001f7010dfab0_0 .net *"_ivl_2", 0 0, L_000001f700fff300;  1 drivers
v000001f7010df970_0 .net *"_ivl_7", 0 0, L_000001f7010e0bc0;  1 drivers
v000001f7010def70_0 .net *"_ivl_8", 0 0, L_000001f700ffeff0;  1 drivers
v000001f7010df010_0 .net "ahbl_rd", 0 0, L_000001f700fff140;  1 drivers
v000001f7010df470_0 .net "ahbl_we", 0 0, L_000001f700ffe960;  1 drivers
v000001f7010de750 .array "mem", 8191 0, 7 0;
L_000001f7010e0b20 .part v000001f7010ddc80_0, 1, 1;
L_000001f7010e0bc0 .part v000001f7010ddc80_0, 1, 1;
S_000001f700fd97a0 .scope module, "S2" "RAM_slave" 3 65, 8 3 0, S_000001f700fd82c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_000001f701008d10 .param/l "ID" 0 8 3, C4<10101011110011011110111100000010>;
L_000001f700ffea40 .functor AND 1, L_000001f7010e13e0, v000001f7010dfdd0_0, C4<1>, C4<1>;
L_000001f700fff060 .functor AND 1, L_000001f700ffea40, v000001f7010de2f0_0, C4<1>, C4<1>;
L_000001f700fff0d0 .functor AND 1, L_000001f7010e0c60, v000001f7010dfdd0_0, C4<1>, C4<1>;
L_000001f700fff1b0 .functor NOT 1, v000001f7010de2f0_0, C4<0>, C4<0>, C4<0>;
L_000001f700fff370 .functor AND 1, L_000001f700fff0d0, L_000001f700fff1b0, C4<1>, C4<1>;
v000001f7010de1b0_0 .net "HADDR", 31 0, v000001f70100b260_0;  alias, 1 drivers
v000001f7010dfbf0_0 .var "HADDR_d", 31 0;
v000001f7010df3d0_0 .net "HCLK", 0 0, v000001f7010e04e0_0;  alias, 1 drivers
v000001f7010de390_0 .var "HRDATA", 31 0;
v000001f7010dfa10_0 .net "HREADY", 0 0, L_000001f7010e1480;  alias, 1 drivers
v000001f7010df790_0 .net "HREADYOUT", 0 0, L_000001f7010e20d8;  alias, 1 drivers
v000001f7010df150_0 .net "HRESETn", 0 0, v000001f7010e06c0_0;  alias, 1 drivers
v000001f7010df0b0_0 .net "HSEL", 0 0, L_000001f7010e1ac0;  alias, 1 drivers
v000001f7010dfdd0_0 .var "HSEL_d", 0 0;
v000001f7010dfb50_0 .net "HSIZE", 2 0, v000001f70100b440_0;  alias, 1 drivers
v000001f7010dfc90_0 .var "HSIZE_d", 2 0;
v000001f7010de570_0 .net "HTRANS", 1 0, v000001f70100c7a0_0;  alias, 1 drivers
v000001f7010dfe70_0 .var "HTRANS_d", 1 0;
v000001f7010de430_0 .net "HWDATA", 31 0, v000001f70100bf80_0;  alias, 1 drivers
v000001f7010dfd30_0 .net "HWRITE", 0 0, v000001f70100c520_0;  alias, 1 drivers
v000001f7010de2f0_0 .var "HWRITE_d", 0 0;
v000001f7010de9d0_0 .net *"_ivl_1", 0 0, L_000001f7010e13e0;  1 drivers
v000001f7010dff10_0 .net *"_ivl_10", 0 0, L_000001f700fff1b0;  1 drivers
v000001f7010de250_0 .net *"_ivl_2", 0 0, L_000001f700ffea40;  1 drivers
v000001f7010dec50_0 .net *"_ivl_7", 0 0, L_000001f7010e0c60;  1 drivers
v000001f7010de4d0_0 .net *"_ivl_8", 0 0, L_000001f700fff0d0;  1 drivers
v000001f7010df510_0 .net "ahbl_rd", 0 0, L_000001f700fff370;  1 drivers
v000001f7010de110_0 .net "ahbl_we", 0 0, L_000001f700fff060;  1 drivers
v000001f7010df330 .array "mem", 8191 0, 7 0;
L_000001f7010e13e0 .part v000001f7010dfe70_0, 1, 1;
L_000001f7010e0c60 .part v000001f7010dfe70_0, 1, 1;
S_000001f701013fe0 .scope module, "ahbl_slave" "ahbl_slave" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 32 "HADDR";
    .port_info 3 /INPUT 2 "HTRANS";
    .port_info 4 /INPUT 1 "HREADY";
    .port_info 5 /INPUT 3 "HSIZE";
    .port_info 6 /INPUT 1 "HWRITE";
    .port_info 7 /INPUT 1 "HSEL";
    .port_info 8 /INPUT 32 "HWDATA";
    .port_info 9 /OUTPUT 1 "HREADYOUT";
    .port_info 10 /OUTPUT 32 "HRDATA";
P_000001f701007d50 .param/l "ID" 0 9 1, C4<10101011110011011110111100000000>;
L_000001f700fff610 .functor AND 1, L_000001f7010e0260, v000001f7010e0440_0, C4<1>, C4<1>;
L_000001f700fff680 .functor AND 1, L_000001f700fff610, v000001f7010e1700_0, C4<1>, C4<1>;
o000001f701018408 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7010e0da0_0 .net "HADDR", 31 0, o000001f701018408;  0 drivers
v000001f7010e1200_0 .var "HADDR_d", 31 0;
o000001f701018468 .functor BUFZ 1, c4<z>; HiZ drive
v000001f7010e08a0_0 .net "HCLK", 0 0, o000001f701018468;  0 drivers
L_000001f7010e21f8 .functor BUFT 1, C4<10101011110011011110111100000000>, C4<0>, C4<0>, C4<0>;
v000001f7010e12a0_0 .net "HRDATA", 31 0, L_000001f7010e21f8;  1 drivers
o000001f7010184c8 .functor BUFZ 1, c4<z>; HiZ drive
v000001f7010e1ca0_0 .net "HREADY", 0 0, o000001f7010184c8;  0 drivers
L_000001f7010e21b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f7010e0a80_0 .net "HREADYOUT", 0 0, L_000001f7010e21b0;  1 drivers
o000001f701018528 .functor BUFZ 1, c4<z>; HiZ drive
v000001f7010e10c0_0 .net "HRESETn", 0 0, o000001f701018528;  0 drivers
o000001f701018558 .functor BUFZ 1, c4<z>; HiZ drive
v000001f7010e1840_0 .net "HSEL", 0 0, o000001f701018558;  0 drivers
v000001f7010e0440_0 .var "HSEL_d", 0 0;
o000001f7010185b8 .functor BUFZ 3, c4<zzz>; HiZ drive
v000001f7010e1520_0 .net "HSIZE", 2 0, o000001f7010185b8;  0 drivers
v000001f7010e18e0_0 .var "HSIZE_d", 2 0;
o000001f701018618 .functor BUFZ 2, c4<zz>; HiZ drive
v000001f7010e03a0_0 .net "HTRANS", 1 0, o000001f701018618;  0 drivers
v000001f7010e0ee0_0 .var "HTRANS_d", 1 0;
o000001f701018678 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7010e0580_0 .net "HWDATA", 31 0, o000001f701018678;  0 drivers
o000001f7010186a8 .functor BUFZ 1, c4<z>; HiZ drive
v000001f7010e09e0_0 .net "HWRITE", 0 0, o000001f7010186a8;  0 drivers
v000001f7010e1700_0 .var "HWRITE_d", 0 0;
v000001f7010e1980_0 .net *"_ivl_1", 0 0, L_000001f7010e0260;  1 drivers
v000001f7010e1de0_0 .net *"_ivl_2", 0 0, L_000001f700fff610;  1 drivers
v000001f7010e0d00_0 .net "ahbl_we", 0 0, L_000001f700fff680;  1 drivers
E_000001f701008ed0 .event posedge, v000001f7010e08a0_0;
E_000001f701008910/0 .event negedge, v000001f7010e10c0_0;
E_000001f701008910/1 .event posedge, v000001f7010e08a0_0;
E_000001f701008910 .event/or E_000001f701008910/0, E_000001f701008910/1;
L_000001f7010e0260 .part v000001f7010e0ee0_0, 1, 1;
    .scope S_000001f700fd8450;
T_2 ;
    %wait E_000001f701008210;
    %delay 100, 0;
    %pushi/vec4 1073741825, 0, 32;
    %store/vec4 v000001f70100ad60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f70100bbc0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100bd00_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_w_write, S_000001f700fbb2e0;
    %join;
    %pushi/vec4 1073741826, 0, 32;
    %store/vec4 v000001f70100ad60_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001f70100bbc0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100bd00_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_w_write, S_000001f700fbb2e0;
    %join;
    %vpi_call 4 69 "$display", "----------writing done (peripheral)-----------" {0 0 0};
    %delay 200, 0;
    %pushi/vec4 1073741826, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 1073741825, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 1073741827, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %vpi_call 4 77 "$display", "-----------reading done (peripheral) ----------------" {0 0 0};
    %delay 200, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f70100ad60_0, 0, 32;
    %pushi/vec4 1342177331, 0, 32;
    %store/vec4 v000001f70100bbc0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100bd00_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_w_write, S_000001f700fbb2e0;
    %join;
    %pushi/vec4 536870914, 0, 32;
    %store/vec4 v000001f70100ad60_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f70100bbc0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100bd00_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_w_write, S_000001f700fbb2e0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f70100ad60_0, 0, 32;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v000001f70100bbc0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f70100bd00_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_w_write, S_000001f700fbb2e0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f70100ad60_0, 0, 32;
    %pushi/vec4 14408667, 0, 32;
    %store/vec4 v000001f70100bbc0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f70100bd00_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_w_write, S_000001f700fbb2e0;
    %join;
    %vpi_call 4 86 "$display", "----------writing done (RAM)-----------" {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 536870914, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 536871169, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001f70100ac20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f70100af40_0, 0, 3;
    %fork TD_SoC_testbench.MUV.M.ahbl_read, S_000001f700fd85e0;
    %join;
    %vpi_call 4 98 "$display", "----------writing done (RAM)-----------" {0 0 0};
    %delay 100, 0;
    %vpi_call 4 114 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f700fae670;
T_3 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f700fa3910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f700ff3780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f700fa3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001f700ff30a0_0;
    %assign/vec4 v000001f700ff3780_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f700ff3780_0;
    %assign/vec4 v000001f700ff3780_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f700fa49a0;
T_4 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010dd320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f700fa4130_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f7010dd000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001f700fa4090_0;
    %assign/vec4 v000001f700fa4130_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001f700fa4130_0;
    %assign/vec4 v000001f700fa4130_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f700fa4b30;
T_5 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010dc2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010dd0a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f7010dd280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001f7010dc240_0;
    %assign/vec4 v000001f7010dd0a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f7010dd0a0_0;
    %assign/vec4 v000001f7010dd0a0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f700fae380;
T_6 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010dcb00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010dd6e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f7010dc380_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7010dd960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010dcc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010dc560_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f7010dc920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001f7010dd140_0;
    %assign/vec4 v000001f7010dd6e0_0, 0;
    %load/vec4 v000001f7010dcba0_0;
    %assign/vec4 v000001f7010dc380_0, 0;
    %load/vec4 v000001f7010dca60_0;
    %assign/vec4 v000001f7010dd960_0, 0;
    %load/vec4 v000001f7010dd500_0;
    %assign/vec4 v000001f7010dcc40_0, 0;
    %load/vec4 v000001f7010ddd20_0;
    %assign/vec4 v000001f7010dc560_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f700fae380;
T_7 ;
    %wait E_000001f7010082d0;
    %load/vec4 v000001f7010dcb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f7010dddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 6 47 "$display", "Slave %h: WRITE 0x%8x to 0x%8x", P_000001f701007e90, v000001f7010dd1e0_0, v000001f7010dd6e0_0 {0 0 0};
    %load/vec4 v000001f7010dd6e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f7010dc420_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f7010dc420_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f7010dc420_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f7010dc420_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7010dc420_0, 0;
T_7.3 ;
    %load/vec4 v000001f7010dd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v000001f7010dd6e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %load/vec4 v000001f7010dc4c0_0;
    %assign/vec4 v000001f7010dd5a0_0, 0;
    %jmp T_7.15;
T_7.11 ;
    %load/vec4 v000001f7010dc4c0_0;
    %assign/vec4 v000001f7010dd5a0_0, 0;
    %jmp T_7.15;
T_7.12 ;
    %load/vec4 v000001f7010dcec0_0;
    %assign/vec4 v000001f7010dd5a0_0, 0;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v000001f7010dc060_0;
    %assign/vec4 v000001f7010dd5a0_0, 0;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
T_7.9 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f700fa4cc0;
T_8 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010dd820_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010dd780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f7010ddc80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7010ddb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010dc880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010dcf60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f7010dc740_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001f7010dcce0_0;
    %assign/vec4 v000001f7010dd780_0, 0;
    %load/vec4 v000001f7010ddbe0_0;
    %assign/vec4 v000001f7010ddc80_0, 0;
    %load/vec4 v000001f7010dd8c0_0;
    %assign/vec4 v000001f7010ddb40_0, 0;
    %load/vec4 v000001f7010dc1a0_0;
    %assign/vec4 v000001f7010dc880_0, 0;
    %load/vec4 v000001f7010dc7e0_0;
    %assign/vec4 v000001f7010dcf60_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f700fa4cc0;
T_9 ;
    %wait E_000001f7010082d0;
    %load/vec4 v000001f7010dd820_0;
    %load/vec4 v000001f7010df470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001f7010ddb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %load/vec4 v000001f7010dc100_0;
    %pad/u 8;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001f7010dc100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001f7010dc100_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001f7010dc100_0;
    %split/vec4 8;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010de750, 0, 4;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %vpi_call 8 57 "$display", "Slave %h: WRITE 0x%8x to 0x%8x", P_000001f701008fd0, v000001f7010dc100_0, v000001f7010dd780_0 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f700fa4cc0;
T_10 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010dd820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010dc6a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f7010df010_0;
    %load/vec4 v000001f7010dc740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001f7010ddb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %pad/u 32;
    %assign/vec4 v000001f7010dc6a0_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7010dc6a0_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7010dc6a0_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7010dcce0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010de750, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7010dc6a0_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f700fd97a0;
T_11 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010df150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010dfbf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f7010dfe70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7010dfc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010de2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010dfdd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f7010dfa10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v000001f7010de1b0_0;
    %assign/vec4 v000001f7010dfbf0_0, 0;
    %load/vec4 v000001f7010de570_0;
    %assign/vec4 v000001f7010dfe70_0, 0;
    %load/vec4 v000001f7010dfb50_0;
    %assign/vec4 v000001f7010dfc90_0, 0;
    %load/vec4 v000001f7010dfd30_0;
    %assign/vec4 v000001f7010de2f0_0, 0;
    %load/vec4 v000001f7010df0b0_0;
    %assign/vec4 v000001f7010dfdd0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f700fd97a0;
T_12 ;
    %wait E_000001f7010082d0;
    %load/vec4 v000001f7010df150_0;
    %load/vec4 v000001f7010de110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001f7010dfc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %load/vec4 v000001f7010de430_0;
    %pad/u 8;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v000001f7010de430_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v000001f7010de430_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v000001f7010de430_0;
    %split/vec4 8;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %split/vec4 8;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7010df330, 0, 4;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %vpi_call 8 57 "$display", "Slave %h: WRITE 0x%8x to 0x%8x", P_000001f701008d10, v000001f7010de430_0, v000001f7010dfbf0_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f700fd97a0;
T_13 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f7010df150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010de390_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001f7010df510_0;
    %load/vec4 v000001f7010dfa10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001f7010dfc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %pad/u 32;
    %assign/vec4 v000001f7010de390_0, 0;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7010de390_0, 0;
    %jmp T_13.8;
T_13.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7010de390_0, 0;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7010de1b0_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v000001f7010df330, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7010de390_0, 0;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f700fbb470;
T_14 ;
    %wait E_000001f701008350;
    %load/vec4 v000001f70100c020_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f700ff3000_0, 0, 3;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f700ff3000_0, 0, 3;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f700ff3000_0, 0, 3;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f700ff3000_0, 0, 3;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f700fbb470;
T_15 ;
    %wait E_000001f701008310;
    %load/vec4 v000001f70100c340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f700ff2e20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001f70100b1c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v000001f70100afe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001f700ff3000_0;
    %assign/vec4 v000001f700ff2e20_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f701013e50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7010e04e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001f701013e50;
T_17 ;
    %delay 5, 0;
    %load/vec4 v000001f7010e04e0_0;
    %inv;
    %store/vec4 v000001f7010e04e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f701013e50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7010e06c0_0, 0, 1;
    %delay 47, 0;
    %wait E_000001f7010082d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7010e06c0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001f701013e50;
T_19 ;
    %vpi_call 2 20 "$dumpfile", "SoC_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f701013e50 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000001f701013fe0;
T_20 ;
    %wait E_000001f701008910;
    %load/vec4 v000001f7010e10c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7010e1200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f7010e0ee0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7010e18e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010e1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7010e0440_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f7010e1ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000001f7010e0da0_0;
    %assign/vec4 v000001f7010e1200_0, 0;
    %load/vec4 v000001f7010e03a0_0;
    %assign/vec4 v000001f7010e0ee0_0, 0;
    %load/vec4 v000001f7010e1520_0;
    %assign/vec4 v000001f7010e18e0_0, 0;
    %load/vec4 v000001f7010e09e0_0;
    %assign/vec4 v000001f7010e1700_0, 0;
    %load/vec4 v000001f7010e1840_0;
    %assign/vec4 v000001f7010e0440_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f701013fe0;
T_21 ;
    %wait E_000001f701008ed0;
    %load/vec4 v000001f7010e10c0_0;
    %load/vec4 v000001f7010e0d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 9 40 "$display", "Slave %h: WRITE 0x%8x to 0x%8x", P_000001f701007d50, v000001f7010e0580_0, v000001f7010e1200_0 {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "SoC_testbench.v";
    "SoC_with_3_slaves.v";
    "ahbl_master.v";
    "ahbl_splitter_3.v";
    "ahbl_slave_with_reg.v";
    "register.v";
    "RAM_slave.v";
    "ahbl_slave.v";
