#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000925fa0 .scope module, "cpu_tb" "cpu_tb" 2 5;
 .timescale 0 0;
v0000000001338200_0 .var "CLK", 0 0;
v0000000001337760_0 .net "INSTRUCTION", 31 0, L_00000000013380c0;  1 drivers
v00000000013374e0_0 .net "PC", 31 0, v00000000013351b0_0;  1 drivers
v0000000001337a80_0 .var "RESET", 0 0;
v0000000001338700_0 .net *"_ivl_0", 7 0, L_0000000001337f80;  1 drivers
v0000000001338e80_0 .net *"_ivl_10", 7 0, L_00000000013385c0;  1 drivers
v00000000013387a0_0 .net *"_ivl_12", 32 0, L_0000000001338840;  1 drivers
L_0000000001339178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001337b20_0 .net *"_ivl_15", 0 0, L_0000000001339178;  1 drivers
L_00000000013391c0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001337580_0 .net/2u *"_ivl_16", 32 0, L_00000000013391c0;  1 drivers
v0000000001337c60_0 .net *"_ivl_18", 32 0, L_0000000001338ac0;  1 drivers
v0000000001337620_0 .net *"_ivl_2", 32 0, L_0000000001338520;  1 drivers
v0000000001337bc0_0 .net *"_ivl_20", 7 0, L_0000000001337800;  1 drivers
v0000000001337ee0_0 .net *"_ivl_22", 32 0, L_00000000013383e0;  1 drivers
L_0000000001339208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000013371c0_0 .net *"_ivl_25", 0 0, L_0000000001339208;  1 drivers
L_0000000001339250 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000013376c0_0 .net/2u *"_ivl_26", 32 0, L_0000000001339250;  1 drivers
v00000000013382a0_0 .net *"_ivl_28", 32 0, L_0000000001338340;  1 drivers
v0000000001337d00_0 .net *"_ivl_30", 7 0, L_00000000013378a0;  1 drivers
L_00000000013390e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001337da0_0 .net *"_ivl_5", 0 0, L_00000000013390e8;  1 drivers
L_0000000001339130 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001338c00_0 .net/2u *"_ivl_6", 32 0, L_0000000001339130;  1 drivers
v0000000001338f20_0 .net *"_ivl_8", 32 0, L_0000000001338020;  1 drivers
v0000000001337260 .array "instr_mem", 0 1023, 7 0;
L_0000000001337f80 .array/port v0000000001337260, L_0000000001338020;
L_0000000001338520 .concat [ 32 1 0 0], v00000000013351b0_0, L_00000000013390e8;
L_0000000001338020 .arith/sum 33, L_0000000001338520, L_0000000001339130;
L_00000000013385c0 .array/port v0000000001337260, L_0000000001338ac0;
L_0000000001338840 .concat [ 32 1 0 0], v00000000013351b0_0, L_0000000001339178;
L_0000000001338ac0 .arith/sum 33, L_0000000001338840, L_00000000013391c0;
L_0000000001337800 .array/port v0000000001337260, L_0000000001338340;
L_00000000013383e0 .concat [ 32 1 0 0], v00000000013351b0_0, L_0000000001339208;
L_0000000001338340 .arith/sum 33, L_00000000013383e0, L_0000000001339250;
L_00000000013378a0 .array/port v0000000001337260, v00000000013351b0_0;
L_00000000013380c0 .delay 32 (2,2,2) L_00000000013380c0/d;
L_00000000013380c0/d .concat [ 8 8 8 8], L_00000000013378a0, L_0000000001337800, L_00000000013385c0, L_0000000001337f80;
S_00000000008c94f0 .scope module, "mycpu" "cpu" 2 51, 3 170 0, S_0000000000925fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000000001335750_0 .net "Alu_out", 7 0, v000000000094d320_0;  1 drivers
v0000000001336fb0_0 .net "CLK", 0 0, v0000000001338200_0;  1 drivers
v0000000001336330_0 .net "Complement_2s", 7 0, v0000000001331c60_0;  1 drivers
v0000000001335110_0 .net "INSTRUCTION", 31 0, L_00000000013380c0;  alias, 1 drivers
v0000000001335f70_0 .net "MUX3_OUT", 7 0, v0000000001331f80_0;  1 drivers
v00000000013357f0_0 .net "NXT_PC_ADD", 31 0, v0000000001330d60_0;  1 drivers
v0000000001336790_0 .net "NXT_PC_ADD_1", 31 0, v00000000013318a0_0;  1 drivers
v0000000001335890_0 .net "NXT_SEL", 0 0, L_000000000091f9a0;  1 drivers
v00000000013351b0_0 .var "PC", 31 0;
v00000000013361f0_0 .net "RESET", 0 0, v0000000001337a80_0;  1 drivers
v00000000013363d0_0 .net "SEL1", 0 0, v0000000001331760_0;  1 drivers
v00000000013352f0_0 .net "SEL2", 0 0, v0000000001330220_0;  1 drivers
v0000000001335b10_0 .net "SEL3", 0 0, v0000000001330b80_0;  1 drivers
v0000000001335390_0 .net "SEL4", 0 0, v0000000001331940_0;  1 drivers
v0000000001336470_0 .net "ZERO", 0 0, L_0000000000920730;  1 drivers
v0000000001335c50_0 .net "busywait", 0 0, v000000000094c240_0;  1 drivers
v0000000001335d90_0 .net "forw_32", 31 0, v0000000001330360_0;  1 drivers
v0000000001335ed0_0 .net "mux1_out", 7 0, v0000000001331080_0;  1 drivers
v00000000013354d0_0 .net "mux2_out", 7 0, v0000000001330e00_0;  1 drivers
v0000000001336510_0 .net "op_code", 2 0, v00000000013307c0_0;  1 drivers
v00000000013365b0_0 .net "out1", 7 0, L_00000000009207a0;  1 drivers
v0000000001336650_0 .net "out2", 7 0, L_000000000091faf0;  1 drivers
v00000000013366f0_0 .net "out_32bit", 31 0, L_0000000001392050;  1 drivers
v00000000013368d0_0 .net "pc_4", 31 0, v0000000001336150_0;  1 drivers
v0000000001336970_0 .net "read", 0 0, v0000000001330c20_0;  1 drivers
v0000000001336a10_0 .net "readdata", 7 0, v000000000094d000_0;  1 drivers
v0000000001336ab0_0 .net "sel_r", 0 0, v0000000001330400_0;  1 drivers
v0000000001338fc0_0 .net "w_enable", 0 0, v00000000013300e0_0;  1 drivers
v0000000001337120_0 .net "write", 0 0, v0000000001331a80_0;  1 drivers
v0000000001337e40_0 .net "write_enb", 0 0, v0000000001331b20_0;  1 drivers
E_0000000000914980 .event edge, v00000000013318a0_0;
L_0000000001338ca0 .part L_00000000013380c0, 16, 3;
L_0000000001338660 .part L_00000000013380c0, 8, 3;
L_0000000001337300 .part L_00000000013380c0, 0, 3;
L_0000000001391e70 .part L_00000000013380c0, 0, 8;
L_00000000013916f0 .part L_00000000013380c0, 16, 8;
S_00000000008c9680 .scope module, "ALU1" "alu" 3 191, 4 2 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
L_000000000091fbd0 .functor OR 1, L_0000000001338980, L_0000000001338a20, C4<0>, C4<0>;
L_0000000000920340 .functor OR 1, L_000000000091fbd0, L_0000000001338d40, C4<0>, C4<0>;
L_000000000091fcb0 .functor OR 1, L_0000000000920340, L_0000000001338de0, C4<0>, C4<0>;
L_000000000091fa10 .functor OR 1, L_000000000091fcb0, L_00000000013373a0, C4<0>, C4<0>;
L_000000000091ffc0 .functor OR 1, L_000000000091fa10, L_0000000001337440, C4<0>, C4<0>;
L_000000000091fc40 .functor OR 1, L_000000000091ffc0, L_0000000001337940, C4<0>, C4<0>;
L_00000000009201f0 .functor OR 1, L_000000000091fc40, L_00000000013379e0, C4<0>, C4<0>;
L_0000000000920730 .functor NOT 1, L_00000000009201f0, C4<0>, C4<0>, C4<0>;
v000000000094de60_0 .net "DATA1", 7 0, L_00000000009207a0;  alias, 1 drivers
v000000000094db40_0 .net "DATA2", 7 0, v0000000001330e00_0;  alias, 1 drivers
v000000000094d1e0_0 .net "RESULT", 7 0, v000000000094d320_0;  alias, 1 drivers
v000000000094dd20_0 .net "SELECT", 2 0, v00000000013307c0_0;  alias, 1 drivers
v000000000094df00_0 .net "ZERO", 0 0, L_0000000000920730;  alias, 1 drivers
v000000000094c060_0 .net *"_ivl_1", 0 0, L_0000000001338980;  1 drivers
v000000000094d280_0 .net *"_ivl_11", 0 0, L_0000000001338de0;  1 drivers
v000000000094c600_0 .net *"_ivl_12", 0 0, L_000000000091fcb0;  1 drivers
v000000000094d3c0_0 .net *"_ivl_15", 0 0, L_00000000013373a0;  1 drivers
v000000000094d460_0 .net *"_ivl_16", 0 0, L_000000000091fa10;  1 drivers
v000000000094d500_0 .net *"_ivl_19", 0 0, L_0000000001337440;  1 drivers
v000000000094da00_0 .net *"_ivl_20", 0 0, L_000000000091ffc0;  1 drivers
v000000000094ce20_0 .net *"_ivl_23", 0 0, L_0000000001337940;  1 drivers
v000000000094d5a0_0 .net *"_ivl_24", 0 0, L_000000000091fc40;  1 drivers
v000000000094c7e0_0 .net *"_ivl_27", 0 0, L_00000000013379e0;  1 drivers
v000000000094cd80_0 .net *"_ivl_28", 0 0, L_00000000009201f0;  1 drivers
v000000000094cba0_0 .net *"_ivl_3", 0 0, L_0000000001338a20;  1 drivers
v000000000094c880_0 .net *"_ivl_4", 0 0, L_000000000091fbd0;  1 drivers
v000000000094c920_0 .net *"_ivl_7", 0 0, L_0000000001338d40;  1 drivers
v000000000094d640_0 .net *"_ivl_8", 0 0, L_0000000000920340;  1 drivers
v000000000094c380_0 .net "output_add", 7 0, L_0000000001391510;  1 drivers
v000000000094d6e0_0 .net "output_and", 7 0, L_0000000000920420;  1 drivers
v000000000094c100_0 .net "output_forward", 7 0, L_0000000000920260;  1 drivers
v000000000094c1a0_0 .net "output_or", 7 0, L_000000000091f8c0;  1 drivers
L_0000000001338980 .part v000000000094d320_0, 0, 1;
L_0000000001338a20 .part v000000000094d320_0, 1, 1;
L_0000000001338d40 .part v000000000094d320_0, 2, 1;
L_0000000001338de0 .part v000000000094d320_0, 3, 1;
L_00000000013373a0 .part v000000000094d320_0, 4, 1;
L_0000000001337440 .part v000000000094d320_0, 5, 1;
L_0000000001337940 .part v000000000094d320_0, 6, 1;
L_00000000013379e0 .part v000000000094d320_0, 7, 1;
S_00000000008c9810 .scope module, "add1" "addope" 4 11, 4 37 0, S_00000000008c9680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000000009030e0_0 .net "DATA1", 7 0, L_00000000009207a0;  alias, 1 drivers
v0000000000904120_0 .net "DATA2", 7 0, v0000000001330e00_0;  alias, 1 drivers
v0000000000902b40_0 .net "RESULT", 7 0, L_0000000001391510;  alias, 1 drivers
L_0000000001391510 .delay 8 (2,2,2) L_0000000001391510/d;
L_0000000001391510/d .arith/sum 8, L_00000000009207a0, v0000000001330e00_0;
S_000000000089d010 .scope module, "and1" "andope" 4 12, 4 47 0, S_00000000008c9680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000000000920420/d .functor AND 8, L_00000000009207a0, v0000000001330e00_0, C4<11111111>, C4<11111111>;
L_0000000000920420 .delay 8 (1,1,1) L_0000000000920420/d;
v00000000009026e0_0 .net "DATA1", 7 0, L_00000000009207a0;  alias, 1 drivers
v0000000000902c80_0 .net "DATA2", 7 0, v0000000001330e00_0;  alias, 1 drivers
v0000000000902dc0_0 .net "RESULT", 7 0, L_0000000000920420;  alias, 1 drivers
S_000000000089d1a0 .scope module, "forward1" "forwardope" 4 14, 4 62 0, S_00000000008c9680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000000000920260/d .functor BUFZ 8, v0000000001330e00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000920260 .delay 8 (1,1,1) L_0000000000920260/d;
v00000000008f5a10_0 .net "DATA2", 7 0, v0000000001330e00_0;  alias, 1 drivers
v00000000008f5dd0_0 .net "RESULT", 7 0, L_0000000000920260;  alias, 1 drivers
S_000000000089d330 .scope module, "mux1" "mux8_1" 4 15, 4 20 0, S_00000000008c9680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "output_add";
    .port_info 1 /INPUT 8 "output_and";
    .port_info 2 /INPUT 8 "output_or";
    .port_info 3 /INPUT 8 "output_forward";
    .port_info 4 /INPUT 3 "SELECT";
    .port_info 5 /OUTPUT 8 "RESULT";
v000000000094d320_0 .var "RESULT", 7 0;
v000000000094d8c0_0 .net "SELECT", 2 0, v00000000013307c0_0;  alias, 1 drivers
v000000000094d960_0 .net "output_add", 7 0, L_0000000001391510;  alias, 1 drivers
v000000000094daa0_0 .net "output_and", 7 0, L_0000000000920420;  alias, 1 drivers
v000000000094c6a0_0 .net "output_forward", 7 0, L_0000000000920260;  alias, 1 drivers
v000000000094cc40_0 .net "output_or", 7 0, L_000000000091f8c0;  alias, 1 drivers
E_0000000000915400/0 .event edge, v000000000094d8c0_0, v00000000008f5dd0_0, v000000000094cc40_0, v0000000000902dc0_0;
E_0000000000915400/1 .event edge, v0000000000902b40_0;
E_0000000000915400 .event/or E_0000000000915400/0, E_0000000000915400/1;
S_000000000089bd40 .scope module, "or1" "orope" 4 13, 4 55 0, S_00000000008c9680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000000000091f8c0/d .functor OR 8, L_00000000009207a0, v0000000001330e00_0, C4<00000000>, C4<00000000>;
L_000000000091f8c0 .delay 8 (1,1,1) L_000000000091f8c0/d;
v000000000094c740_0 .net "DATA1", 7 0, L_00000000009207a0;  alias, 1 drivers
v000000000094c560_0 .net "DATA2", 7 0, v0000000001330e00_0;  alias, 1 drivers
v000000000094c4c0_0 .net "RESULT", 7 0, L_000000000091f8c0;  alias, 1 drivers
S_000000000089bed0 .scope module, "BEQ_SIGNEL" "BEQ_SELECTOR" 3 208, 3 88 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL3";
    .port_info 1 /INPUT 1 "SEL4";
    .port_info 2 /INPUT 1 "ZERO";
    .port_info 3 /OUTPUT 1 "BEQ_SEL_SIG";
L_0000000000920570 .functor AND 1, v0000000001331940_0, L_0000000000920730, C4<1>, C4<1>;
L_000000000091f9a0 .functor OR 1, v0000000001330b80_0, L_0000000000920570, C4<0>, C4<0>;
v000000000094dbe0_0 .net "BEQ_SEL_SIG", 0 0, L_000000000091f9a0;  alias, 1 drivers
v000000000094dc80_0 .net "SEL3", 0 0, v0000000001330b80_0;  alias, 1 drivers
v000000000094ddc0_0 .net "SEL4", 0 0, v0000000001331940_0;  alias, 1 drivers
v000000000094c9c0_0 .net "ZERO", 0 0, L_0000000000920730;  alias, 1 drivers
v000000000094cec0_0 .net "beq_0", 0 0, L_0000000000920570;  1 drivers
S_000000000089c060 .scope module, "DATA_MEM" "data_memory" 3 189, 5 12 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000000000094cb00_0 .var *"_ivl_3", 7 0; Local signal
v000000000094d780_0 .var *"_ivl_4", 7 0; Local signal
v000000000094cce0_0 .net "address", 7 0, v000000000094d320_0;  alias, 1 drivers
v000000000094c240_0 .var "busywait", 0 0;
v000000000094c2e0_0 .net "clock", 0 0, v0000000001338200_0;  alias, 1 drivers
v000000000094c420_0 .var/i "i", 31 0;
v000000000094d820 .array "memory_array", 0 255, 7 0;
v000000000094ca60_0 .net "read", 0 0, v0000000001330c20_0;  alias, 1 drivers
v000000000094cf60_0 .var "readaccess", 0 0;
v000000000094d000_0 .var "readdata", 7 0;
v000000000094d0a0_0 .net "reset", 0 0, v0000000001337a80_0;  alias, 1 drivers
v000000000094d140_0 .net "write", 0 0, v0000000001331a80_0;  alias, 1 drivers
v00000000013304a0_0 .var "writeaccess", 0 0;
v0000000001331120_0 .net "writedata", 7 0, L_00000000009207a0;  alias, 1 drivers
E_0000000000912f80 .event posedge, v000000000094d0a0_0;
E_0000000000912b40 .event posedge, v000000000094c2e0_0;
E_0000000000912ec0 .event edge, v000000000094d140_0, v000000000094ca60_0;
S_00000000012fd010 .scope module, "FORW_ADD" "add_forward" 3 212, 3 110 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v0000000001331300_0 .net "DATA1", 31 0, L_0000000001392050;  alias, 1 drivers
v0000000001330540_0 .net "DATA2", 31 0, v0000000001336150_0;  alias, 1 drivers
v0000000001330360_0 .var "RESULT", 31 0;
E_0000000000912a00 .event edge, v0000000001330540_0, v0000000001331300_0;
S_00000000012fd1a0 .scope module, "IMM_0R_2S" "mux8" 3 202, 3 53 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 8 "MUX_OUT";
v00000000013309a0_0 .net "DATA1", 7 0, v0000000001331c60_0;  alias, 1 drivers
v0000000001330cc0_0 .net "DATA2", 7 0, L_000000000091faf0;  alias, 1 drivers
v0000000001331080_0 .var "MUX_OUT", 7 0;
v00000000013302c0_0 .net "SEL", 0 0, v0000000001331760_0;  alias, 1 drivers
E_0000000000912cc0 .event edge, v00000000013302c0_0, v0000000001330cc0_0, v00000000013309a0_0;
S_00000000012fd330 .scope module, "IMM_OR_REG" "mux8" 3 204, 3 53 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 8 "MUX_OUT";
v00000000013305e0_0 .net "DATA1", 7 0, L_0000000001391e70;  1 drivers
v0000000001331580_0 .net "DATA2", 7 0, v0000000001331080_0;  alias, 1 drivers
v0000000001330e00_0 .var "MUX_OUT", 7 0;
v0000000001330900_0 .net "SEL", 0 0, v0000000001330220_0;  alias, 1 drivers
E_0000000000912e00 .event edge, v0000000001330900_0, v0000000001331080_0, v00000000013305e0_0;
S_00000000008c0820 .scope module, "MEM_OR_ALU" "mux8" 3 218, 3 53 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 8 "MUX_OUT";
v0000000001331ee0_0 .net "DATA1", 7 0, v000000000094d000_0;  alias, 1 drivers
v0000000001331da0_0 .net "DATA2", 7 0, v000000000094d320_0;  alias, 1 drivers
v0000000001331f80_0 .var "MUX_OUT", 7 0;
v0000000001330ea0_0 .net "SEL", 0 0, v0000000001330400_0;  alias, 1 drivers
E_0000000000912b80 .event edge, v0000000001330ea0_0, v000000000094d320_0, v000000000094d000_0;
S_00000000008c09b0 .scope module, "NEXTPC" "NXT_PC_ADDRESS" 3 214, 3 121 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_4";
    .port_info 1 /INPUT 32 "FORW_ADD";
    .port_info 2 /INPUT 1 "NXT_Add_SEL";
    .port_info 3 /OUTPUT 32 "NXT_PC_ADD";
v0000000001330ae0_0 .net "FORW_ADD", 31 0, v0000000001330360_0;  alias, 1 drivers
v0000000001330f40_0 .net "NXT_Add_SEL", 0 0, L_000000000091f9a0;  alias, 1 drivers
v0000000001330d60_0 .var "NXT_PC_ADD", 31 0;
v0000000001331e40_0 .net "PC_4", 31 0, v0000000001336150_0;  alias, 1 drivers
E_0000000000912a40 .event edge, v000000000094dbe0_0, v0000000001330360_0, v0000000001330540_0;
S_00000000008c0b40 .scope module, "PC_OR_NEXTPC" "mux32" 3 216, 3 140 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SEL";
    .port_info 3 /OUTPUT 32 "MUX_OUT";
v0000000001330680_0 .net "DATA1", 31 0, v00000000013351b0_0;  alias, 1 drivers
v0000000001330fe0_0 .net "DATA2", 31 0, v0000000001330d60_0;  alias, 1 drivers
v00000000013318a0_0 .var "MUX_OUT", 31 0;
v0000000001330720_0 .net "SEL", 0 0, v000000000094c240_0;  alias, 1 drivers
E_0000000000913040 .event edge, v000000000094c240_0, v0000000001330d60_0, v0000000001330680_0;
S_00000000008cd4f0 .scope module, "SIGN_EXT" "sing_extend_shift" 3 210, 3 101 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v00000000013313a0_0 .net "IN", 7 0, L_00000000013916f0;  1 drivers
v00000000013314e0_0 .net "OUT", 31 0, L_0000000001392050;  alias, 1 drivers
v0000000001331d00_0 .net *"_ivl_1", 0 0, L_0000000001391f10;  1 drivers
v0000000001330a40_0 .net *"_ivl_2", 21 0, L_0000000001391fb0;  1 drivers
L_0000000001339328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013311c0_0 .net/2u *"_ivl_4", 1 0, L_0000000001339328;  1 drivers
L_0000000001391f10 .part L_00000000013916f0, 7, 1;
LS_0000000001391fb0_0_0 .concat [ 1 1 1 1], L_0000000001391f10, L_0000000001391f10, L_0000000001391f10, L_0000000001391f10;
LS_0000000001391fb0_0_4 .concat [ 1 1 1 1], L_0000000001391f10, L_0000000001391f10, L_0000000001391f10, L_0000000001391f10;
LS_0000000001391fb0_0_8 .concat [ 1 1 1 1], L_0000000001391f10, L_0000000001391f10, L_0000000001391f10, L_0000000001391f10;
LS_0000000001391fb0_0_12 .concat [ 1 1 1 1], L_0000000001391f10, L_0000000001391f10, L_0000000001391f10, L_0000000001391f10;
LS_0000000001391fb0_0_16 .concat [ 1 1 1 1], L_0000000001391f10, L_0000000001391f10, L_0000000001391f10, L_0000000001391f10;
LS_0000000001391fb0_0_20 .concat [ 1 1 0 0], L_0000000001391f10, L_0000000001391f10;
LS_0000000001391fb0_1_0 .concat [ 4 4 4 4], LS_0000000001391fb0_0_0, LS_0000000001391fb0_0_4, LS_0000000001391fb0_0_8, LS_0000000001391fb0_0_12;
LS_0000000001391fb0_1_4 .concat [ 4 2 0 0], LS_0000000001391fb0_0_16, LS_0000000001391fb0_0_20;
L_0000000001391fb0 .concat [ 16 6 0 0], LS_0000000001391fb0_1_0, LS_0000000001391fb0_1_4;
L_0000000001392050 .concat [ 2 8 22 0], L_0000000001339328, L_00000000013916f0, L_0000000001391fb0;
S_0000000001332410 .scope module, "WRITECONT" "busywait_write" 3 220, 3 157 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WRITE_SIG_IN";
    .port_info 1 /INPUT 1 "busywait";
    .port_info 2 /OUTPUT 1 "WRITE_SIG_OUT";
v0000000001331260_0 .net "WRITE_SIG_IN", 0 0, v0000000001331b20_0;  alias, 1 drivers
v00000000013300e0_0 .var "WRITE_SIG_OUT", 0 0;
v0000000001330180_0 .net "busywait", 0 0, v000000000094c240_0;  alias, 1 drivers
E_0000000000913640 .event edge, v000000000094c240_0, v0000000001331260_0;
S_00000000013325a0 .scope module, "compliment1" "compliment" 3 197, 3 43 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0000000001331440_0 .var *"_ivl_0", 7 0; Local signal
v0000000001331620_0 .net "in", 7 0, L_000000000091faf0;  alias, 1 drivers
v0000000001331c60_0 .var "out", 7 0;
E_0000000000912b00 .event edge, v0000000001330cc0_0;
S_0000000001332280 .scope module, "controlunit1" "controlunit" 3 200, 3 6 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "op_data";
    .port_info 2 /OUTPUT 3 "op_code";
    .port_info 3 /OUTPUT 1 "SEL1";
    .port_info 4 /OUTPUT 1 "SEL2";
    .port_info 5 /OUTPUT 1 "SEL3";
    .port_info 6 /OUTPUT 1 "SEL4";
    .port_info 7 /OUTPUT 1 "write_enb";
    .port_info 8 /INPUT 1 "busywait";
    .port_info 9 /OUTPUT 1 "read";
    .port_info 10 /OUTPUT 1 "write";
    .port_info 11 /OUTPUT 1 "sel_r";
v0000000001330860_0 .net "CLK", 0 0, v0000000001338200_0;  alias, 1 drivers
o00000000013017c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000013316c0_0 .net "NXT_PC_ADD_1", 0 0, o00000000013017c8;  0 drivers
v0000000001331760_0 .var "SEL1", 0 0;
v0000000001330220_0 .var "SEL2", 0 0;
v0000000001330b80_0 .var "SEL3", 0 0;
v0000000001331940_0 .var "SEL4", 0 0;
v0000000001331800_0 .net "busywait", 0 0, v000000000094c240_0;  alias, 1 drivers
v00000000013307c0_0 .var "op_code", 2 0;
v00000000013319e0_0 .net "op_data", 31 0, L_00000000013380c0;  alias, 1 drivers
v0000000001330c20_0 .var "read", 0 0;
v0000000001330400_0 .var "sel_r", 0 0;
v0000000001331a80_0 .var "write", 0 0;
v0000000001331b20_0 .var "write_enb", 0 0;
E_00000000009133c0 .event edge, v00000000013319e0_0;
S_00000000013320f0 .scope module, "counter1" "counter" 3 206, 3 70 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_NEW";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000000001331bc0_0 .net "CLK", 0 0, v0000000001338200_0;  alias, 1 drivers
v0000000001335250_0 .net "PC", 31 0, v00000000013351b0_0;  alias, 1 drivers
v0000000001336150_0 .var "PC_NEW", 31 0;
v0000000001335e30_0 .net "RESET", 0 0, v0000000001337a80_0;  alias, 1 drivers
v0000000001335430_0 .var/2u *"_ivl_0", 31 0; Local signal
v0000000001335cf0_0 .var *"_ivl_1", 31 0; Local signal
S_0000000001332730 .scope module, "reg1" "reg_file" 3 187, 6 2 0, S_00000000008c94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000000009207a0/d .functor BUFZ 8, L_0000000001338b60, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000009207a0 .delay 8 (2,2,2) L_00000000009207a0/d;
L_000000000091faf0/d .functor BUFZ 8, L_0000000001338160, C4<00000000>, C4<00000000>, C4<00000000>;
L_000000000091faf0 .delay 8 (2,2,2) L_000000000091faf0/d;
v0000000001335570_0 .net "CLK", 0 0, v0000000001338200_0;  alias, 1 drivers
v0000000001336b50_0 .net "IN", 7 0, v0000000001331f80_0;  alias, 1 drivers
v0000000001336830_0 .net "INADDRESS", 2 0, L_0000000001338ca0;  1 drivers
v00000000013360b0_0 .net "OUT1", 7 0, L_00000000009207a0;  alias, 1 drivers
v0000000001336dd0_0 .net "OUT1ADDRESS", 2 0, L_0000000001338660;  1 drivers
v0000000001336010_0 .net "OUT2", 7 0, L_000000000091faf0;  alias, 1 drivers
v0000000001336bf0_0 .net "OUT2ADDRESS", 2 0, L_0000000001337300;  1 drivers
v0000000001336d30_0 .net "RESET", 0 0, v0000000001337a80_0;  alias, 1 drivers
v0000000001335bb0_0 .net "WRITE", 0 0, v00000000013300e0_0;  alias, 1 drivers
v0000000001335610_0 .net *"_ivl_0", 7 0, L_0000000001338b60;  1 drivers
v00000000013356b0_0 .net *"_ivl_10", 4 0, L_0000000001338480;  1 drivers
L_00000000013392e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001336e70_0 .net *"_ivl_13", 1 0, L_00000000013392e0;  1 drivers
v0000000001335930_0 .net *"_ivl_2", 4 0, L_00000000013388e0;  1 drivers
L_0000000001339298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001336f10_0 .net *"_ivl_5", 1 0, L_0000000001339298;  1 drivers
v0000000001335a70_0 .net *"_ivl_8", 7 0, L_0000000001338160;  1 drivers
v0000000001336290_0 .var/i "i", 31 0;
v0000000001336c90 .array "regfile", 0 7, 7 0;
L_0000000001338b60 .array/port v0000000001336c90, L_00000000013388e0;
L_00000000013388e0 .concat [ 3 2 0 0], L_0000000001338660, L_0000000001339298;
L_0000000001338160 .array/port v0000000001336c90, L_0000000001338480;
L_0000000001338480 .concat [ 3 2 0 0], L_0000000001337300, L_00000000013392e0;
    .scope S_0000000001332730;
T_0 ;
    %wait E_0000000000912b40;
    %load/vec4 v0000000001336d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001336290_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000000001336290_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000001336290_0;
    %store/vec4a v0000000001336c90, 4, 0;
    %load/vec4 v0000000001336290_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001336290_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001332730;
T_1 ;
    %wait E_0000000000912b40;
    %load/vec4 v0000000001335bb0_0;
    %load/vec4 v0000000001336d30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0000000001336b50_0;
    %load/vec4 v0000000001336830_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000000001336c90, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001332730;
T_2 ;
    %delay 5, 0;
    %vpi_call 6 29 "$display", "\012\011\011\011==================================================" {0 0 0};
    %vpi_call 6 30 "$display", "\011\011\011 Change of Register Content Starting from Time #5" {0 0 0};
    %vpi_call 6 31 "$display", "\011\011\011==================================================\012" {0 0 0};
    %vpi_call 6 32 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 6 33 "$display", "\011\011---------------------------------------------------------------------" {0 0 0};
    %vpi_call 6 34 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0000000001336c90, 0>, &A<v0000000001336c90, 1>, &A<v0000000001336c90, 2>, &A<v0000000001336c90, 3>, &A<v0000000001336c90, 4>, &A<v0000000001336c90, 5>, &A<v0000000001336c90, 6>, &A<v0000000001336c90, 7> {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000089c060;
T_3 ;
    %wait E_0000000000912ec0;
    %load/vec4 v000000000094ca60_0;
    %flag_set/vec4 8;
    %load/vec4 v000000000094d140_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_3.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 9;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 9;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %store/vec4 v000000000094c240_0, 0, 1;
    %load/vec4 v000000000094ca60_0;
    %load/vec4 v000000000094d140_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %pad/s 1;
    %store/vec4 v000000000094cf60_0, 0, 1;
    %load/vec4 v000000000094ca60_0;
    %nor/r;
    %load/vec4 v000000000094d140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %pad/s 1;
    %store/vec4 v00000000013304a0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000089c060;
T_4 ;
    %wait E_0000000000912b40;
    %load/vec4 v000000000094cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000000000094cce0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000094d820, 4;
    %store/vec4 v000000000094cb00_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000000000094cb00_0;
    %store/vec4 v000000000094d000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000094c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000094cf60_0, 0, 1;
T_4.0 ;
    %load/vec4 v00000000013304a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000001331120_0;
    %store/vec4 v000000000094d780_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000000000094d780_0;
    %load/vec4 v000000000094cce0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000094d820, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000094c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013304a0_0, 0, 1;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000089c060;
T_5 ;
    %wait E_0000000000912f80;
    %load/vec4 v000000000094d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000094c420_0, 0, 32;
T_5.2 ;
    %load/vec4 v000000000094c420_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000000000094c420_0;
    %store/vec4a v000000000094d820, 4, 0;
    %load/vec4 v000000000094c420_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000094c420_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000094c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000094cf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013304a0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000089d330;
T_6 ;
    %wait E_0000000000915400;
    %load/vec4 v000000000094d8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v000000000094d320_0;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000000000094c6a0_0;
    %cassign/vec4 v000000000094d320_0;
    %cassign/link v000000000094d320_0, v000000000094c6a0_0;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000000000094d960_0;
    %cassign/vec4 v000000000094d320_0;
    %cassign/link v000000000094d320_0, v000000000094d960_0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000000000094daa0_0;
    %cassign/vec4 v000000000094d320_0;
    %cassign/link v000000000094d320_0, v000000000094daa0_0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000000000094cc40_0;
    %cassign/vec4 v000000000094d320_0;
    %cassign/link v000000000094d320_0, v000000000094cc40_0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000013325a0;
T_7 ;
    %wait E_0000000000912b00;
    %load/vec4 v0000000001331620_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000000001331440_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000001331440_0;
    %store/vec4 v0000000001331c60_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001332280;
T_8 ;
    %wait E_0000000000912b40;
    %load/vec4 v0000000001331800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001332280;
T_9 ;
    %wait E_00000000009133c0;
    %load/vec4 v00000000013319e0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013307c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331760_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330220_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330b80_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331940_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001331b20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001330c20_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001331a80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001330400_0, 1;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000012fd1a0;
T_10 ;
    %wait E_0000000000912cc0;
    %load/vec4 v00000000013302c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000013309a0_0;
    %store/vec4 v0000000001331080_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000001330cc0_0;
    %store/vec4 v0000000001331080_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000012fd330;
T_11 ;
    %wait E_0000000000912e00;
    %load/vec4 v0000000001330900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000013305e0_0;
    %store/vec4 v0000000001330e00_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000001331580_0;
    %store/vec4 v0000000001330e00_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000013320f0;
T_12 ;
    %wait E_0000000000912b40;
    %load/vec4 v0000000001335e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001335430_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000001335430_0;
    %store/vec4 v0000000001336150_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000001335250_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000001335cf0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000001335cf0_0;
    %store/vec4 v0000000001336150_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000012fd010;
T_13 ;
    %wait E_0000000000912a00;
    %delay 2, 0;
    %load/vec4 v0000000001331300_0;
    %load/vec4 v0000000001330540_0;
    %add;
    %store/vec4 v0000000001330360_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000008c09b0;
T_14 ;
    %wait E_0000000000912a40;
    %load/vec4 v0000000001330f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001330ae0_0;
    %cassign/vec4 v0000000001330d60_0;
    %cassign/link v0000000001330d60_0, v0000000001330ae0_0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000001331e40_0;
    %cassign/vec4 v0000000001330d60_0;
    %cassign/link v0000000001330d60_0, v0000000001331e40_0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000008c0b40;
T_15 ;
    %wait E_0000000000913040;
    %load/vec4 v0000000001330720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000001330680_0;
    %store/vec4 v00000000013318a0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000001330fe0_0;
    %store/vec4 v00000000013318a0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008c0820;
T_16 ;
    %wait E_0000000000912b80;
    %load/vec4 v0000000001330ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000001331ee0_0;
    %store/vec4 v0000000001331f80_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000001331da0_0;
    %store/vec4 v0000000001331f80_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000001332410;
T_17 ;
    %wait E_0000000000913640;
    %load/vec4 v0000000001331260_0;
    %load/vec4 v0000000001330180_0;
    %inv;
    %and;
    %store/vec4 v00000000013300e0_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000008c94f0;
T_18 ;
    %wait E_0000000000914980;
    %load/vec4 v0000000001336790_0;
    %store/vec4 v00000000013351b0_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000925fa0;
T_19 ;
    %pushi/vec4 262149, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 327683, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 184550400, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 184550657, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 33817605, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 50660357, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 151388160, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %pushi/vec4 151453697, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001337260, 4, 0;
    %end;
    .thread T_19;
    .scope S_0000000000925fa0;
T_20 ;
    %vpi_call 2 57 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000925fa0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001338200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001337a80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001337a80_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0000000000925fa0;
T_21 ;
    %delay 4, 0;
    %load/vec4 v0000000001338200_0;
    %inv;
    %store/vec4 v0000000001338200_0, 0, 1;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "alu.v";
    "mem.v";
    "reg.v";
