// Seed: 1856825865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output logic [7:0] id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = -1;
  assign #id_27 id_26[-1===1 :-1] = id_18;
endmodule
module module_1 #(
    parameter id_13 = 32'd39,
    parameter id_15 = 32'd18,
    parameter id_17 = 32'd70,
    parameter id_19 = 32'd85,
    parameter id_6  = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15,
    id_16,
    _id_17,
    id_18
);
  output reg id_18;
  inout wire _id_17;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_9,
      id_9,
      id_9,
      id_5,
      id_9,
      id_3,
      id_5,
      id_11,
      id_9,
      id_3,
      id_16,
      id_1,
      id_3,
      id_5,
      id_10,
      id_16,
      id_5,
      id_1,
      id_14,
      id_11,
      id_11,
      id_3,
      id_8
  );
  input wire id_16;
  inout wire _id_15;
  input wire id_14;
  output wire _id_13;
  output reg id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout reg id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer [id_15 : id_6  ==  1  +  -1  -  id_13] _id_19;
  always @(id_11 && 1 == {id_15, id_8[id_17 : id_19]} or posedge id_19) begin : LABEL_0
    id_4 <= id_5;
    id_18 = -1;
  end
  logic id_20 = id_14;
  wire [1 : 1] id_21;
  wire id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  wire id_35;
  parameter id_36 = 1;
  assign id_34 = id_21;
  logic id_37;
  ;
  final begin : LABEL_1
    if (id_36)
      if (id_36) begin : LABEL_2
        id_12 = id_6 | id_15;
      end
  end
  wire id_38;
  ;
  localparam id_39 = -1;
  wire \id_40 ;
  wire id_41;
endmodule
