#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 15 20:57:02 2018
# Process ID: 2916
# Log file: C:/Users/chenwei/Desktop/SingleCPU/vivado.log
# Journal file: C:/Users/chenwei/Desktop/SingleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chenwei/Desktop/SingleCPU/project_4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/chenwei/Desktop/project_4_extend' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenwei/Desktop'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/chenwei/Desktop' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'c:/Users/chenwei/Desktop/SingleCPU'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilink/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 733.344 ; gain = 170.852
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/Ins_ROM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/ins_ROM.coe'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/data_RAM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/data_RAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/sim/Ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/sim/data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module led7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOport
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleScycleCPU
ERROR: [VRFC 10-2109] no definition for port IOinput [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:23]
ERROR: [VRFC 10-1040] module SingleScycleCPU ignored due to previous errors [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/Ins_ROM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/ins_ROM.coe'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/data_RAM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/data_RAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/sim/Ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/sim/data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module led7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOport
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleScycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/xilink/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8569066b2df144358d9557e058c83df7 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A1 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port A2 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port F [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.data_RAM
Compiling module xil_defaultlib.DataMemory
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.Ins_ROM
Compiling module xil_defaultlib.InsructionMemory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reg_stack
Compiling module xil_defaultlib.Address_decode
Compiling module xil_defaultlib.IOport
Compiling module xil_defaultlib.led7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.addr_selector
Compiling module xil_defaultlib.data_selector
Compiling module xil_defaultlib.SingleScycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 15 22:23:52 2018. For additional details about this file, please refer to the WebTalk help file at F:/xilink/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 15 22:23:53 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 776.000 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.cpu.datamemeory.ram.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.cpu.InsMem.rom.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 783.813 ; gain = 7.813
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 783.813 ; gain = 7.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 797.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/Ins_ROM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/ins_ROM.coe'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/data_RAM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/data_RAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/sim/Ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/sim/data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module led7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOport
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleScycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/xilink/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8569066b2df144358d9557e058c83df7 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A1 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:85]
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 16 for port disp [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port AD [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port F [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:82]
WARNING: [VRFC 10-1783] select index 25 into disp is out of bounds [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v:45]
WARNING: [VRFC 10-597] element index 24 into disp is out of bounds [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.data_RAM
Compiling module xil_defaultlib.DataMemory
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.Ins_ROM
Compiling module xil_defaultlib.InsructionMemory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reg_stack
Compiling module xil_defaultlib.Address_decode
Compiling module xil_defaultlib.IOport
Compiling module xil_defaultlib.led7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.addr_selector
Compiling module xil_defaultlib.data_selector
Compiling module xil_defaultlib.SingleScycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 15 22:53:53 2018. For additional details about this file, please refer to the WebTalk help file at F:/xilink/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 15 22:53:53 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 797.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.cpu.datamemeory.ram.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.cpu.InsMem.rom.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 797.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 797.797 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/Ins_ROM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/ins_ROM.coe'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/data_RAM.mif'
INFO: [USF-XSim-66] Exported 'c:/Users/chenwei/Desktop/data_RAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/Ins_ROM/sim/Ins_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/ip/data_RAM/sim/data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module led7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/reg_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/IOport.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOport
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/InsructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/data_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/Address_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleScycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sim_1/new/CPUsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/xilink/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8569066b2df144358d9557e058c83df7 --debug typical --relax --mt 2 -L blk_mem_gen_v8_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A1 [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:87]
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 16 for port disp [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port AD [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:75]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port F [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/SingleScycleCPU.v:84]
WARNING: [VRFC 10-1783] select index 25 into disp is out of bounds [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v:45]
WARNING: [VRFC 10-597] element index 24 into disp is out of bounds [C:/Users/chenwei/Desktop/SingleCPU/project_4.srcs/sources_1/new/PC.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.data_RAM
Compiling module xil_defaultlib.DataMemory
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.Ins_ROM
Compiling module xil_defaultlib.InsructionMemory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.reg_stack
Compiling module xil_defaultlib.Address_decode
Compiling module xil_defaultlib.IOport
Compiling module xil_defaultlib.led7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.addr_selector
Compiling module xil_defaultlib.data_selector
Compiling module xil_defaultlib.SingleScycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot cpu_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 243616190 -regid "" -xml C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/usage_..."
    (file "C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 15 22:59:34 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 797.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chenwei/Desktop/SingleCPU/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.cpu.datamemeory.ram.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_sim.cpu.InsMem.rom.inst.native_mem_module.blk_mem_gen_v8_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 797.797 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
