// Seed: 495972370
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  specify
    if (id_2) (negedge id_3 => (id_4 +: -1)) = (-1, -1  : id_4  : -1'b0);
  endspecify
  logic id_5 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    output wire id_5,
    input tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    output wor id_13,
    inout supply0 id_14,
    output tri id_15,
    output tri0 id_16,
    output wand id_17,
    input tri1 id_18,
    output tri id_19,
    input tri id_20,
    input tri id_21,
    output wand id_22,
    input supply1 id_23,
    input tri1 id_24,
    output uwire id_25,
    input supply0 id_26,
    output supply1 id_27,
    input uwire id_28,
    output tri0 id_29,
    output wor id_30,
    input supply0 id_31,
    input supply0 id_32
    , id_44,
    output supply1 id_33,
    output uwire id_34,
    input uwire id_35,
    output wand id_36,
    output wire id_37,
    output wire id_38,
    output wire id_39,
    input uwire id_40,
    output tri id_41,
    input wire id_42
);
  wire id_45;
  module_0 modCall_1 (
      id_45,
      id_44
  );
endmodule
