digraph "CFG for 'mpz_size' function" {
	label="CFG for 'mpz_size' function";

	Node0x1baac00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%1:\l  %2 = alloca %struct.__mpz_struct*, align 8\l  store %struct.__mpz_struct* %0, %struct.__mpz_struct** %2, align 8, !tbaa\l... !786\l  call void @llvm.dbg.declare(metadata %struct.__mpz_struct** %2, metadata\l... !785, metadata !DIExpression()), !dbg !790\l  %3 = load %struct.__mpz_struct*, %struct.__mpz_struct** %2, align 8, !dbg\l... !791, !tbaa !786\l  %4 = getelementptr inbounds %struct.__mpz_struct, %struct.__mpz_struct* %3,\l... i32 0, i32 1, !dbg !791\l  %5 = load i32, i32* %4, align 4, !dbg !791, !tbaa !792\l  %6 = icmp sge i32 %5, 0, !dbg !791\l  br i1 %6, label %7, label %11, !dbg !791\l|{<s0>T|<s1>F}}"];
	Node0x1baac00:s0 -> Node0x1bacde0;
	Node0x1baac00:s1 -> Node0x1bace30;
	Node0x1bacde0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%7:\l7:                                                \l  %8 = load %struct.__mpz_struct*, %struct.__mpz_struct** %2, align 8, !dbg\l... !791, !tbaa !786\l  %9 = getelementptr inbounds %struct.__mpz_struct, %struct.__mpz_struct* %8,\l... i32 0, i32 1, !dbg !791\l  %10 = load i32, i32* %9, align 4, !dbg !791, !tbaa !792\l  br label %16, !dbg !791\l}"];
	Node0x1bacde0 -> Node0x1bace80;
	Node0x1bace30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%11:\l11:                                               \l  %12 = load %struct.__mpz_struct*, %struct.__mpz_struct** %2, align 8, !dbg\l... !791, !tbaa !786\l  %13 = getelementptr inbounds %struct.__mpz_struct, %struct.__mpz_struct*\l... %12, i32 0, i32 1, !dbg !791\l  %14 = load i32, i32* %13, align 4, !dbg !791, !tbaa !792\l  %15 = sub nsw i32 0, %14, !dbg !791\l  br label %16, !dbg !791\l}"];
	Node0x1bace30 -> Node0x1bace80;
	Node0x1bace80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%16:\l16:                                               \l  %17 = phi i32 [ %10, %7 ], [ %15, %11 ], !dbg !791\l  %18 = sext i32 %17 to i64, !dbg !791\l  ret i64 %18, !dbg !795\l}"];
}
