#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jun 18 22:37:59 2024
# Process ID: 95622
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/dfsin_ahls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/local_sin/xsim_script.tcl}
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/dfsin_ahls/solution1/sim/verilog/xsim.log
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/dfsin_ahls/solution1/sim/verilog/xsim.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 2220.482 MHz, CPU Physical cores: 4, Host memory: 16483 MB
#-----------------------------------------------------------
source xsim.dir/local_sin/xsim_script.tcl
source local_sin.tcl
