

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 1671 clock pin(s) of sequential element(s)
0 instances converted, 1671 sequential instances remain driven by gated/generated clocks

=================================================== Non-Gated/Non-Generated Clocks ====================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                                
---------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       SW4                 port                   1          inst_Data_Block.LED_Flashing_instance.SW4_DirectionChange.Q_net
@K:CKID0005       SW6                 port                   1          inst_Data_Block.SW6_count.Q_net                                
=======================================================================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                            Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       int_count[1]        DFN1C1                 1640       inst_oled_driver.init_pointer[7]           No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       inst_PLL.Core       PLL                    20         int_count[10]                              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       int_count[18]       DFN1C1                 11         inst_Data_Block.count8_intance.Qaux[7]     No generated or derived clock directive on output of sequential instance                                                      
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

