<profile>

<section name = "Vitis HLS Report for 'get_image_stream'" level="0">
<item name = "Date">Wed Jun  7 23:11:35 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">chls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00 ns, 1.838 ns, 2.97 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32774, 32774, 0.361 ms, 0.361 ms, 32774, 32774, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71">get_image_stream_Pipeline_VITIS_LOOP_16_1, 32770, 32770, 0.360 ms, 0.360 ms, 32770, 32770, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 83, 107, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71">get_image_stream_Pipeline_VITIS_LOOP_16_1, 0, 0, 83, 107, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="end_len_strm_blk_n">9, 2, 1, 2</column>
<column name="end_len_strm_din">14, 3, 1, 3</column>
<column name="input_stream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="len_strm_blk_n">9, 2, 1, 2</column>
<column name="msg_strm_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, get_image_stream, return value</column>
<column name="input_stream_TDATA">in, 64, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TDEST">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TKEEP">in, 8, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 8, axis, input_stream_V_strb_V, pointer</column>
<column name="input_stream_TUSER">in, 1, axis, input_stream_V_user_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TID">in, 1, axis, input_stream_V_id_V, pointer</column>
<column name="msg_strm_din">out, 64, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_num_data_valid">in, 16, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_fifo_cap">in, 16, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_full_n">in, 1, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_write">out, 1, ap_fifo, msg_strm, pointer</column>
<column name="len_strm_din">out, 64, ap_fifo, len_strm, pointer</column>
<column name="len_strm_num_data_valid">in, 2, ap_fifo, len_strm, pointer</column>
<column name="len_strm_fifo_cap">in, 2, ap_fifo, len_strm, pointer</column>
<column name="len_strm_full_n">in, 1, ap_fifo, len_strm, pointer</column>
<column name="len_strm_write">out, 1, ap_fifo, len_strm, pointer</column>
<column name="end_len_strm_din">out, 1, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_num_data_valid">in, 2, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_fifo_cap">in, 2, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_full_n">in, 1, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_write">out, 1, ap_fifo, end_len_strm, pointer</column>
</table>
</item>
</section>
</profile>
