
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22+72 (git sha1 14aa48517, clang 14.0.0-1ubuntu1 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \fifo_sync

2.2. Analyzing design hierarchy..
Top module:  \fifo_sync
Removed 0 unused modules.
Module fifo_sync directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4. Printing statistics.

=== fifo_sync ===

   Number of wires:                320
   Number of wire bits:           1161
   Number of public wires:         106
   Number of public wire bits:     426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                341
     $add                            6
     $anyconst                       4
     $anyinit                       43
     $anyseq                        33
     $assert                        19
     $assume                         9
     $eq                            27
     $eqx                            2
     $ff                            25
     $gt                             3
     $initstate                      1
     $le                             3
     $logic_and                     40
     $logic_not                     21
     $logic_or                      11
     $lt                             3
     $mem_v2                         1
     $mux                           77
     $ne                             2
     $not                            3
     $pmux                           2
     $reduce_bool                    1
     $reduce_or                      2
     $sub                            3

5. Executing SMT2 backend.

5.1. Executing BMUXMAP pass.

5.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module fifo_sync.

End of script. Logfile hash: b9d636bce4, CPU: user 0.02s system 0.00s, MEM: 13.92 MB peak
Yosys 0.22+72 (git sha1 14aa48517, clang 14.0.0-1ubuntu1 -fPIC -Os)
Time spent: 54% 2x write_smt2 (0 sec), 41% 2x read_ilang (0 sec), ...
