--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CLR         |    0.300(R)|      FAST  |    1.764(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
BANDAS<0>   |        13.890(R)|      SLOW  |         5.146(R)|      FAST  |CLK_BUFGP         |   0.000|
BANDAS<1>   |        13.699(R)|      SLOW  |         5.269(R)|      FAST  |CLK_BUFGP         |   0.000|
BANDAS<2>   |        14.974(R)|      SLOW  |         5.308(R)|      FAST  |CLK_BUFGP         |   0.000|
BANDAS<3>   |        13.688(R)|      SLOW  |         5.058(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<0>  |        16.304(R)|      SLOW  |         5.301(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<1>  |        16.430(R)|      SLOW  |         5.377(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<2>  |        16.314(R)|      SLOW  |         5.607(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<3>  |        16.557(R)|      SLOW  |         5.653(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<4>  |        16.290(R)|      SLOW  |         5.554(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<5>  |        16.547(R)|      SLOW  |         5.416(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<6>  |        16.425(R)|      SLOW  |         5.297(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<7>  |        16.332(R)|      SLOW  |         5.443(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<8>  |        16.185(R)|      SLOW  |         4.850(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<9>  |        16.095(R)|      SLOW  |         5.159(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<10> |        16.044(R)|      SLOW  |         4.917(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<11> |        15.976(R)|      SLOW  |         5.213(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<12> |        16.389(R)|      SLOW  |         5.254(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<13> |        16.459(R)|      SLOW  |         5.008(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<14> |        16.296(R)|      SLOW  |         5.113(R)|      FAST  |CLK_BUFGP         |   0.000|
SAL_ALU<15> |        16.869(R)|      SLOW  |         5.464(R)|      FAST  |CLK_BUFGP         |   0.000|
clk_reduced |         7.843(R)|      SLOW  |         3.305(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.819|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec  4 10:03:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



