###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:39 2015
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[0] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.592
- Arrival Time                  2.771
= Slack Time                   97.821
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.291 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.950 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.384 | 
     | SDController/LoadFIFO/\count_out_reg[0] | R ^        | DFFSR | 0.740 | 0.208 |   2.771 |  100.592 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.788 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.636 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.373 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^      | DFFSR | 0.295 | 0.010 |   0.458 |  -97.362 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin SDController/LoadFIFO/rollover_flag_reg/CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.463
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.597
- Arrival Time                  2.771
= Slack Time                   97.825
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.296 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.955 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.388 | 
     | SDController/LoadFIFO/rollover_flag_reg | R ^        | DFFSR | 0.740 | 0.208 |   2.771 |  100.597 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.793 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.640 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.377 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^      | DFFSR | 0.298 | 0.015 |   0.463 |  -97.363 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.432
- Setup                         0.188
+ Phase Shift                 100.000
= Required Time               100.244
- Arrival Time                  2.405
= Slack Time                   97.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.840 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.066 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.887 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.340 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.541 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.068 | 
     | myFIFO/ReadCnt/U91               | A ^ -> Y v    | OAI22X1 | 0.371 | 0.176 |   2.404 |  100.244 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | D v           | DFFSR   | 0.371 | 0.000 |   2.405 |  100.244 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.807 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.655 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -97.421 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.295 | 0.014 |   0.432 |  -97.408 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                          (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.424
- Setup                         0.183
+ Phase Shift                 100.000
= Required Time               100.241
- Arrival Time                  2.392
= Slack Time                   97.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |               |         |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                   | tx_r_enable v |         | 0.120 |       |   0.000 |   97.849 | 
     | U22                               | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.075 | 
     | myFIFO/ReadCnt/U48                | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.896 | 
     | myFIFO/ReadCnt/U24                | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.349 | 
     | myFIFO/ReadCnt/U70                | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.550 | 
     | myFIFO/ReadCnt/U49                | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.077 | 
     | myFIFO/ReadCnt/U89                | A ^ -> Y v    | OAI22X1 | 0.357 | 0.164 |   2.392 |  100.241 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | D v           | DFFSR   | 0.357 | 0.000 |   2.392 |  100.241 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -97.816 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.664 | 
     | clk__L2_I0                        | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -97.430 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.289 | 0.005 |   0.424 |  -97.425 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.447
- Setup                         0.188
+ Phase Shift                 100.000
= Required Time               100.259
- Arrival Time                  2.406
= Slack Time                   97.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.853 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.079 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.901 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.353 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.554 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.081 | 
     | myFIFO/ReadCnt/U76               | A ^ -> Y v    | OAI22X1 | 0.371 | 0.177 |   2.405 |  100.258 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | D v           | DFFSR   | 0.371 | 0.000 |   2.406 |  100.259 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.821 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.668 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -97.434 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.301 | 0.028 |   0.447 |  -97.406 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[1] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.489
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.623
- Arrival Time                  2.768
= Slack Time                   97.855
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.325 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.984 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.418 | 
     | SDController/LoadFIFO/\count_out_reg[1] | R ^        | DFFSR | 0.740 | 0.205 |   2.768 |  100.623 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.822 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.669 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.407 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^      | DFFSR | 0.304 | 0.041 |   0.489 |  -97.366 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.447
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.260
- Arrival Time                  2.404
= Slack Time                   97.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.856 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.082 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.903 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.356 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.557 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.084 | 
     | myFIFO/ReadCnt/U72               | A ^ -> Y v    | OAI22X1 | 0.368 | 0.175 |   2.404 |  100.259 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | D v           | DFFSR   | 0.368 | 0.000 |   2.404 |  100.260 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.823 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.671 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -97.437 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.301 | 0.028 |   0.447 |  -97.409 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[2] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.491
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.625
- Arrival Time                  2.769
= Slack Time                   97.856
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.326 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.985 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.419 | 
     | SDController/LoadFIFO/\count_out_reg[2] | R ^        | DFFSR | 0.740 | 0.206 |   2.769 |  100.625 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.823 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.671 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.408 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^      | DFFSR | 0.304 | 0.043 |   0.491 |  -97.365 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.492
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.626
- Arrival Time                  2.770
= Slack Time                   97.856
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.845 |       |   1.471 |   99.327 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.986 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.419 | 
     | SDController/\state_reg[3] | R ^        | DFFSR | 0.740 | 0.207 |   2.770 |  100.626 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -97.823 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.671 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.408 | 
     | SDController/\state_reg[3] | CLK ^      | DFFSR | 0.304 | 0.044 |   0.492 |  -97.364 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.492
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.626
- Arrival Time                  2.770
= Slack Time                   97.856
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.845 |       |   1.471 |   99.327 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.986 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.419 | 
     | SDController/\state_reg[0] | R ^        | DFFSR | 0.740 | 0.207 |   2.770 |  100.626 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -97.824 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.671 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.408 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.304 | 0.044 |   0.492 |  -97.364 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.491
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.626
- Arrival Time                  2.769
= Slack Time                   97.856
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.845 |       |   1.471 |   99.327 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.986 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.419 | 
     | SDController/\state_reg[4] | R ^        | DFFSR | 0.740 | 0.206 |   2.769 |  100.626 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -97.824 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.671 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.408 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.304 | 0.043 |   0.491 |  -97.365 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.423
- Setup                         0.182
+ Phase Shift                 100.000
= Required Time               100.242
- Arrival Time                  2.385
= Slack Time                   97.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.857 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.083 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.904 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.357 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.558 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.085 | 
     | myFIFO/ReadCnt/U78               | A ^ -> Y v    | OAI22X1 | 0.354 | 0.156 |   2.385 |  100.241 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v           | DFFSR   | 0.354 | 0.000 |   2.385 |  100.242 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.824 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.672 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -97.438 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.289 | 0.005 |   0.423 |  -97.433 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[4] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.487
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.621
- Arrival Time                  2.761
= Slack Time                   97.860
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.331 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.990 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.423 | 
     | SDController/LoadFIFO/\count_out_reg[4] | R ^        | DFFSR | 0.739 | 0.198 |   2.761 |  100.621 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.827 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.675 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.412 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^      | DFFSR | 0.304 | 0.039 |   0.487 |  -97.373 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[3] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.618
- Arrival Time                  2.754
= Slack Time                   97.864
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.335 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.994 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.427 | 
     | SDController/LoadFIFO/\count_out_reg[3] | R ^        | DFFSR | 0.737 | 0.191 |   2.754 |  100.618 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.831 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.679 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.416 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^      | DFFSR | 0.304 | 0.036 |   0.484 |  -97.380 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[5] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.483
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.618
- Arrival Time                  2.749
= Slack Time                   97.868
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.339 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |   99.998 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.431 | 
     | SDController/LoadFIFO/\count_out_reg[5] | R ^        | DFFSR | 0.735 | 0.186 |   2.749 |  100.618 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.836 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.683 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.420 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^      | DFFSR | 0.304 | 0.035 |   0.483 |  -97.385 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.470
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  2.413
= Slack Time                   97.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.870 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.096 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.918 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.370 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.571 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.098 | 
     | myFIFO/ReadCnt/U74               | A ^ -> Y v    | OAI22X1 | 0.376 | 0.184 |   2.413 |  100.283 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v           | DFFSR   | 0.376 | 0.000 |   2.413 |  100.283 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.837 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.685 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.440 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.327 | 0.040 |   0.470 |  -97.400 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  2.410
= Slack Time                   97.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.873 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.099 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.047 |   98.920 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.373 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.574 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.101 | 
     | myFIFO/ReadCnt/U80               | A ^ -> Y v    | OAI22X1 | 0.375 | 0.181 |   2.409 |  100.282 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | D v           | DFFSR   | 0.375 | 0.000 |   2.410 |  100.283 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.840 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.688 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.443 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.327 | 0.039 |   0.469 |  -97.404 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[7] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.480
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.615
- Arrival Time                  2.742
= Slack Time                   97.873
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.344 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.003 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.436 | 
     | SDController/LoadFIFO/\count_out_reg[7] | R ^        | DFFSR | 0.732 | 0.179 |   2.742 |  100.615 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.840 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.688 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.425 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^      | DFFSR | 0.304 | 0.032 |   0.480 |  -97.393 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[6] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.482
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.616
- Arrival Time                  2.742
= Slack Time                   97.874
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.345 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.004 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.437 | 
     | SDController/LoadFIFO/\count_out_reg[6] | R ^        | DFFSR | 0.732 | 0.179 |   2.742 |  100.616 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.842 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.689 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.426 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^      | DFFSR | 0.304 | 0.034 |   0.482 |  -97.393 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.470
- Setup                         0.185
+ Phase Shift                 100.000
= Required Time               100.285
- Arrival Time                  2.403
= Slack Time                   97.882
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.882 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.108 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.929 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.382 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.583 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.110 | 
     | myFIFO/ReadCnt/U84               | A ^ -> Y v    | OAI22X1 | 0.371 | 0.174 |   2.402 |  100.284 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v           | DFFSR   | 0.371 | 0.000 |   2.403 |  100.285 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.849 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.697 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.452 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.327 | 0.040 |   0.470 |  -97.412 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[15] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.473
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.608
- Arrival Time                  2.726
= Slack Time                   97.883
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.845 |       |   1.471 |   99.353 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.012 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.446 | 
     | SDController/LoadFIFO/\count_out_reg[15] | R ^        | DFFSR | 0.722 | 0.163 |   2.726 |  100.608 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -97.850 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.698 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.435 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^      | DFFSR | 0.303 | 0.025 |   0.473 |  -97.410 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.466
- Setup                         0.184
+ Phase Shift                 100.000
= Required Time               100.283
- Arrival Time                  2.398
= Slack Time                   97.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.885 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.110 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.932 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.385 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.585 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.113 | 
     | myFIFO/ReadCnt/U86               | A ^ -> Y v    | OAI22X1 | 0.367 | 0.169 |   2.398 |  100.282 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v           | DFFSR   | 0.367 | 0.000 |   2.398 |  100.283 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.852 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.699 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.454 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.327 | 0.036 |   0.466 |  -97.418 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Setup                         0.181
+ Phase Shift                 100.000
= Required Time               100.288
- Arrival Time                  2.394
= Slack Time                   97.894
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.894 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.120 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.941 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.394 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.595 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.122 | 
     | myFIFO/ReadCnt/U83               | A ^ -> Y v    | OAI22X1 | 0.359 | 0.165 |   2.394 |  100.288 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | D v           | DFFSR   | 0.359 | 0.000 |   2.394 |  100.288 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.861 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.709 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.464 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.327 | 0.039 |   0.469 |  -97.425 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[12] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.474
- Recovery                     -0.136
+ Phase Shift                 100.000
= Required Time               100.610
- Arrival Time                  2.715
= Slack Time                   97.895
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.845 |       |   1.471 |   99.366 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.025 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.458 | 
     | SDController/LoadFIFO/\count_out_reg[12] | R ^        | DFFSR | 0.713 | 0.152 |   2.715 |  100.610 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -97.863 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.710 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.447 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^      | DFFSR | 0.303 | 0.026 |   0.474 |  -97.421 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.470
- Setup                         0.181
+ Phase Shift                 100.000
= Required Time               100.289
- Arrival Time                  2.393
= Slack Time                   97.897
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.897 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.118 | 0.226 |   0.226 |   98.123 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.005 | 0.822 |   1.048 |   98.944 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.319 | 0.453 |   1.500 |   99.397 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.173 | 0.201 |   1.701 |   99.598 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.711 | 0.527 |   2.228 |  100.125 | 
     | myFIFO/ReadCnt/U87               | A ^ -> Y v    | OAI22X1 | 0.357 | 0.164 |   2.393 |  100.289 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v           | DFFSR   | 0.357 | 0.000 |   2.393 |  100.289 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.079 |       |   0.033 |  -97.864 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.712 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.466 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.327 | 0.040 |   0.470 |  -97.426 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[13] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.474
- Recovery                     -0.136
+ Phase Shift                 100.000
= Required Time               100.610
- Arrival Time                  2.709
= Slack Time                   97.901
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.845 |       |   1.471 |   99.372 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.031 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.464 | 
     | SDController/LoadFIFO/\count_out_reg[13] | R ^        | DFFSR | 0.707 | 0.146 |   2.709 |  100.610 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -97.868 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.716 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.453 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^      | DFFSR | 0.303 | 0.026 |   0.474 |  -97.427 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[14] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.477
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.614
- Arrival Time                  2.700
= Slack Time                   97.914
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.845 |       |   1.471 |   99.384 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.043 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.477 | 
     | SDController/LoadFIFO/\count_out_reg[14] | R ^        | DFFSR | 0.696 | 0.137 |   2.700 |  100.614 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -97.881 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.729 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.466 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^      | DFFSR | 0.303 | 0.029 |   0.477 |  -97.437 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[2] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.615
- Arrival Time                  2.697
= Slack Time                   97.918
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.845 |       |   1.471 |   99.388 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.047 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.481 | 
     | myTimer/smallCounter/\count_out_reg[2] | R ^        | DFFSR | 0.697 | 0.134 |   2.697 |  100.615 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.079 |       |   0.033 |  -97.885 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.733 | 
     | clk__L2_I2                             | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.470 | 
     | myTimer/smallCounter/\count_out_reg[2] | CLK ^      | DFFSR | 0.303 | 0.030 |   0.478 |  -97.440 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[11] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.480
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.616
- Arrival Time                  2.688
= Slack Time                   97.929
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.845 |       |   1.471 |   99.399 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.058 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.492 | 
     | SDController/LoadFIFO/\count_out_reg[11] | R ^        | DFFSR | 0.697 | 0.125 |   2.688 |  100.616 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -97.896 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.744 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.481 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^      | DFFSR | 0.303 | 0.032 |   0.480 |  -97.449 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[3] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.479
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.616
- Arrival Time                  2.685
= Slack Time                   97.931
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.845 |       |   1.471 |   99.402 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.061 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.494 | 
     | myTimer/smallCounter/\count_out_reg[3] | R ^        | DFFSR | 0.697 | 0.122 |   2.685 |  100.616 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.079 |       |   0.033 |  -97.899 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.746 | 
     | clk__L2_I2                             | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.483 | 
     | myTimer/smallCounter/\count_out_reg[3] | CLK ^      | DFFSR | 0.303 | 0.031 |   0.479 |  -97.452 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[10] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.482
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.619
- Arrival Time                  2.664
= Slack Time                   97.954
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.845 |       |   1.471 |   99.425 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.084 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.517 | 
     | SDController/LoadFIFO/\count_out_reg[10] | R ^        | DFFSR | 0.696 | 0.102 |   2.664 |  100.619 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.079 |       |   0.033 |  -97.922 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.769 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.506 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^      | DFFSR | 0.303 | 0.034 |   0.482 |  -97.472 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[3] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.482
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.619
- Arrival Time                  2.665
= Slack Time                   97.955
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.845 |       |   1.471 |   99.425 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.084 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.518 | 
     | myTimer/bigCounter/\count_out_reg[3] | R ^        | DFFSR | 0.696 | 0.102 |   2.665 |  100.619 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.079 |       |   0.033 |  -97.922 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.770 | 
     | clk__L2_I2                           | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.507 | 
     | myTimer/bigCounter/\count_out_reg[3] | CLK ^      | DFFSR | 0.303 | 0.034 |   0.482 |  -97.472 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[2] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Recovery                     -0.136
+ Phase Shift                 100.000
= Required Time               100.604
- Arrival Time                  2.645
= Slack Time                   97.960
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.845 |       |   1.471 |   99.431 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.090 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.523 | 
     | myTimer/bigCounter/\count_out_reg[2] | R ^        | DFFSR | 0.692 | 0.082 |   2.645 |  100.604 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.079 |       |   0.033 |  -97.927 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.775 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.530 | 
     | myTimer/bigCounter/\count_out_reg[2] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.469 |  -97.491 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[8] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.483
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.620
- Arrival Time                  2.647
= Slack Time                   97.972
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.845 |       |   1.471 |   99.443 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.102 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.535 | 
     | SDController/LoadFIFO/\count_out_reg[8] | R ^        | DFFSR | 0.691 | 0.085 |   2.647 |  100.620 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.079 |       |   0.033 |  -97.940 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.787 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -97.524 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^      | DFFSR | 0.303 | 0.035 |   0.483 |  -97.490 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[1] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
- Recovery                     -0.136
+ Phase Shift                 100.000
= Required Time               100.605
- Arrival Time                  2.623
= Slack Time                   97.981
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.845 |       |   1.471 |   99.452 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.111 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.544 | 
     | myTimer/smallCounter/\count_out_reg[1] | R ^        | DFFSR | 0.687 | 0.060 |   2.623 |  100.605 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.079 |       |   0.033 |  -97.949 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.796 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.551 | 
     | myTimer/smallCounter/\count_out_reg[1] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.468 |  -97.513 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[0] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
- Recovery                     -0.136
+ Phase Shift                 100.000
= Required Time               100.604
- Arrival Time                  2.623
= Slack Time                   97.981
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.845 |       |   1.471 |   99.452 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.111 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.544 | 
     | myTimer/smallCounter/\count_out_reg[0] | R ^        | DFFSR | 0.687 | 0.060 |   2.623 |  100.604 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.079 |       |   0.033 |  -97.949 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.796 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.551 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.468 |  -97.513 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin myTimer/smallCounter/rollover_flag_reg/CLK 
Endpoint:   myTimer/smallCounter/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.605
- Arrival Time                  2.614
= Slack Time                   97.991
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.845 |       |   1.471 |   99.462 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.121 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.554 | 
     | myTimer/smallCounter/rollover_flag_reg | R ^        | DFFSR | 0.683 | 0.051 |   2.614 |  100.605 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.079 |       |   0.033 |  -97.958 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.806 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.561 | 
     | myTimer/smallCounter/rollover_flag_reg | CLK ^      | DFFSR | 0.327 | 0.038 |   0.468 |  -97.522 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.605
- Arrival Time                  2.604
= Slack Time                   98.002
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.845 |       |   1.471 |   99.473 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.132 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.565 | 
     | myTimer/bigCounter/\count_out_reg[0] | R ^        | DFFSR | 0.677 | 0.040 |   2.604 |  100.605 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.079 |       |   0.033 |  -97.969 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.817 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.572 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.468 |  -97.534 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.606
- Arrival Time                  2.601
= Slack Time                   98.005
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^    |       | 0.845 |       |   1.471 |   99.475 | 
     | FE_OFC10_n_rst                    | A ^ -> Y v | INVX1 | 0.537 | 0.659 |   2.130 |  100.134 | 
     | FE_OFC11_n_rst                    | A v -> Y ^ | INVX8 | 0.627 | 0.433 |   2.563 |  100.568 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | R ^        | DFFSR | 0.675 | 0.038 |   2.601 |  100.606 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.079 |       |   0.033 |  -97.972 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -97.820 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.309 | 0.245 |   0.430 |  -97.575 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.327 | 0.038 |   0.469 |  -97.536 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.491
- Setup                         0.124
+ Phase Shift                 100.000
= Required Time               100.368
- Arrival Time                  1.745
= Slack Time                   98.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.623 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.176 | 0.189 |   0.189 |   98.812 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.223 | 0.224 |   0.413 |   99.035 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.248 | 0.084 |   0.497 |   99.119 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.778 | 0.535 |   1.032 |   99.655 | 
     | SDController/U23           | A ^ -> Y v | INVX2   | 0.310 | 0.253 |   1.285 |   99.907 | 
     | SDController/U373          | A v -> Y v | OR2X1   | 0.147 | 0.238 |   1.523 |  100.145 | 
     | SDController/U374          | A v -> Y ^ | OAI21X1 | 0.244 | 0.136 |   1.659 |  100.281 | 
     | SDController/U375          | B ^ -> Y v | NAND2X1 | 0.146 | 0.086 |   1.745 |  100.367 | 
     | SDController/\state_reg[4] | D v        | DFFSR   | 0.146 | 0.000 |   1.745 |  100.368 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -98.590 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.437 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -98.174 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.304 | 0.043 |   0.491 |  -98.131 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.492
- Setup                         0.169
+ Phase Shift                 100.000
= Required Time               100.323
- Arrival Time                  1.600
= Slack Time                   98.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.723 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.176 | 0.189 |   0.189 |   98.912 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.223 | 0.224 |   0.413 |   99.136 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.248 | 0.084 |   0.497 |   99.220 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.778 | 0.535 |   1.032 |   99.755 | 
     | SDController/U321          | C ^ -> Y v | OAI21X1 | 0.265 | 0.117 |   1.149 |   99.871 | 
     | SDController/U58           | A v -> Y ^ | INVX2   | 0.128 | 0.130 |   1.279 |  100.001 | 
     | SDController/U322          | B ^ -> Y v | NOR2X1  | 0.212 | 0.170 |   1.449 |  100.172 | 
     | SDController/U323          | C v -> Y ^ | AOI22X1 | 0.313 | 0.151 |   1.600 |  100.323 | 
     | SDController/\state_reg[0] | D ^        | DFFSR   | 0.313 | 0.000 |   1.600 |  100.323 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -98.690 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.538 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.288 | 0.263 |   0.448 |  -98.275 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.304 | 0.044 |   0.492 |  -98.231 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin SDController/\state_reg[1] /CLK 
Endpoint:   SDController/\state_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.470
- Setup                         0.121
+ Phase Shift                 100.000
= Required Time               100.349
- Arrival Time                  1.562
= Slack Time                   98.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.786 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.176 | 0.189 |   0.189 |   98.975 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.223 | 0.224 |   0.413 |   99.199 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.248 | 0.084 |   0.497 |   99.283 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.778 | 0.535 |   1.032 |   99.818 | 
     | SDController/U222          | B ^ -> Y v | NAND2X1 | 0.363 | 0.240 |   1.272 |  100.058 | 
     | SDController/U348          | B v -> Y ^ | OAI21X1 | 0.258 | 0.198 |   1.470 |  100.256 | 
     | SDController/U362          | B ^ -> Y v | NAND2X1 | 0.131 | 0.092 |   1.562 |  100.348 | 
     | SDController/\state_reg[1] | D v        | DFFSR   | 0.131 | 0.000 |   1.562 |  100.349 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -98.754 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.601 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.368 | 
     | SDController/\state_reg[1] | CLK ^      | DFFSR | 0.300 | 0.051 |   0.470 |  -98.317 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin SDController/\state_reg[2] /CLK 
Endpoint:   SDController/\state_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.470
- Setup                         0.119
+ Phase Shift                 100.000
= Required Time               100.351
- Arrival Time                  1.547
= Slack Time                   98.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.804 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.176 | 0.189 |   0.189 |   98.993 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.223 | 0.224 |   0.413 |   99.217 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.248 | 0.084 |   0.497 |   99.301 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.778 | 0.535 |   1.032 |   99.836 | 
     | SDController/U222          | B ^ -> Y v | NAND2X1 | 0.363 | 0.240 |   1.272 |  100.076 | 
     | SDController/U230          | B v -> Y ^ | OAI21X1 | 0.211 | 0.194 |   1.466 |  100.270 | 
     | SDController/U304          | B ^ -> Y v | NAND2X1 | 0.122 | 0.080 |   1.547 |  100.350 | 
     | SDController/\state_reg[2] | D v        | DFFSR   | 0.122 | 0.000 |   1.547 |  100.351 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |  -98.771 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.619 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.385 | 
     | SDController/\state_reg[2] | CLK ^      | DFFSR | 0.300 | 0.051 |   0.470 |  -98.334 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin eDetect/f_reg/CLK 
Endpoint:   eDetect/f_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Recovery                      0.052
+ Phase Shift                 100.000
= Required Time               100.417
- Arrival Time                  1.599
= Slack Time                   98.817
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |               |         |       |       |       |  Time   |   Time   | 
     |---------------+---------+-------+-------+-------+---------+----------| 
     |               | n_rst ^ |       | 0.845 |       |   1.471 |  100.288 | 
     | eDetect/f_reg | S ^     | DFFSR | 0.864 | 0.129 |   1.599 |  100.417 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.079 |       |   0.033 |  -98.785 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.632 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.398 | 
     | eDetect/f_reg | CLK ^      | DFFSR | 0.300 | 0.050 |   0.469 |  -98.348 | 
     +-------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[0] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[0] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.467
- Recovery                      0.053
+ Phase Shift                 100.000
= Required Time               100.415
- Arrival Time                  1.596
= Slack Time                   98.818
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.845 |       |   1.471 |  100.289 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | S ^     | DFFSR | 0.866 | 0.126 |   1.596 |  100.415 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.079 |       |   0.033 |  -98.786 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.633 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.399 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | CLK ^      | DFFSR | 0.300 | 0.049 |   0.467 |  -98.351 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin eDetect/d_reg/CLK 
Endpoint:   eDetect/d_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.468
- Recovery                      0.053
+ Phase Shift                 100.000
= Required Time               100.415
- Arrival Time                  1.597
= Slack Time                   98.818
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |               |         |       |       |       |  Time   |   Time   | 
     |---------------+---------+-------+-------+-------+---------+----------| 
     |               | n_rst ^ |       | 0.845 |       |   1.471 |  100.289 | 
     | eDetect/d_reg | S ^     | DFFSR | 0.866 | 0.126 |   1.597 |  100.415 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.079 |       |   0.033 |  -98.786 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.633 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.399 | 
     | eDetect/d_reg | CLK ^      | DFFSR | 0.300 | 0.049 |   0.468 |  -98.350 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[1] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[1] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.464
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.410
- Arrival Time                  1.589
= Slack Time                   98.821
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.845 |       |   1.471 |  100.292 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | S ^     | DFFSR | 0.870 | 0.118 |   1.589 |  100.410 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.079 |       |   0.033 |  -98.789 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.636 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.403 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | CLK ^      | DFFSR | 0.301 | 0.045 |   0.464 |  -98.358 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[2] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[2] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.462
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.408
- Arrival Time                  1.586
= Slack Time                   98.822
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.845 |       |   1.471 |  100.292 | 
     | ShiftRegister/shift_in/\parallel_out_reg[2] | S ^     | DFFSR | 0.871 | 0.116 |   1.586 |  100.408 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.079 |       |   0.033 |  -98.789 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.637 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.403 | 
     | ShiftRegister/shift_in/\parallel_out_reg[2] | CLK ^      | DFFSR | 0.301 | 0.043 |   0.462 |  -98.360 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[4] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[4] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
- Recovery                      0.055
+ Phase Shift                 100.000
= Required Time               100.403
- Arrival Time                  1.574
= Slack Time                   98.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.845 |       |   1.471 |  100.299 | 
     | ShiftRegister/shift_in/\parallel_out_reg[4] | S ^     | DFFSR | 0.875 | 0.103 |   1.574 |  100.403 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.079 |       |   0.033 |  -98.796 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.644 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.410 | 
     | ShiftRegister/shift_in/\parallel_out_reg[4] | CLK ^      | DFFSR | 0.301 | 0.039 |   0.458 |  -98.371 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[3] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[3] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.461
- Recovery                      0.055
+ Phase Shift                 100.000
= Required Time               100.406
- Arrival Time                  1.577
= Slack Time                   98.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.471
     = Beginpoint Arrival Time            1.471
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.845 |       |   1.471 |  100.299 | 
     | ShiftRegister/shift_in/\parallel_out_reg[3] | S ^     | DFFSR | 0.874 | 0.106 |   1.577 |  100.406 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.079 |       |   0.033 |  -98.796 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.193 | 0.152 |   0.185 |  -98.644 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.284 | 0.234 |   0.419 |  -98.410 | 
     | ShiftRegister/shift_in/\parallel_out_reg[3] | CLK ^      | DFFSR | 0.301 | 0.042 |   0.461 |  -98.368 | 
     +-------------------------------------------------------------------------------------------------------+ 

