#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Oct 17 15:40:00 2025
# Process ID         : 2824
# Current directory  : C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog
# Command line       : xsim.exe -source {xsim.dir/HLS_FIR/xsim_script.tcl}
# Log file           : C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/xsim.log
# Journal file       : C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog\xsim.jou
# Running On         : DESKTOP-92OKADH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16901 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19451 MB
# Available Virtual  : 8570 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/HLS_FIR/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/AMD/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/AMD/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/AMD/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMD/Vivado/2024.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.055 ; gain = 207.398
# xsim {HLS_FIR} -view {{HLS_FIR_dataflow_ana.wcfg}} -tclbatch {HLS_FIR.tcl} -protoinst {HLS_FIR.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file HLS_FIR.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/grp_FIR_filter_392_s_fu_49/grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39/grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/grp_FIR_filter_392_s_fu_49/grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45/grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/grp_FIR_filter_392_s_fu_49/grp_FIR_filter_392_s_fu_49_activity
Time resolution is 1 ps
open_wave_config HLS_FIR_dataflow_ana.wcfg
source HLS_FIR.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/output_r_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/output_r_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/output_r_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/input_r_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/input_r_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/input_r_TDATA -into $return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_HLS_FIR_top/AESL_inst_HLS_FIR/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_HLS_FIR_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_HLS_FIR_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_HLS_FIR_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_HLS_FIR_top/ap_c_n_tvin_trans_num_input_r -into $tb_simstatus_group -radix hex
## add_wave /apatb_HLS_FIR_top/ap_c_n_tvout_trans_num_output_r -into $tb_simstatus_group -radix hex
## add_wave /apatb_HLS_FIR_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_HLS_FIR_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_HLS_FIR_top/output_r_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/output_r_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/output_r_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_HLS_FIR_top/input_r_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/input_r_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_HLS_FIR_top/input_r_TDATA -into $tb_return_group -radix hex
## save_wave_config HLS_FIR.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 460 [0.00%] @ "125000"
// RTL Simulation : 1 / 460 [99.50%] @ "8085000"
// RTL Simulation : 2 / 460 [199.00%] @ "16025000"
// RTL Simulation : 3 / 460 [298.49%] @ "23965000"
// RTL Simulation : 4 / 460 [298.49%] @ "31905000"
// RTL Simulation : 5 / 460 [298.49%] @ "39845000"
// RTL Simulation : 6 / 460 [298.49%] @ "47785000"
// RTL Simulation : 7 / 460 [298.49%] @ "55725000"
// RTL Simulation : 8 / 460 [298.49%] @ "63665000"
// RTL Simulation : 9 / 460 [298.49%] @ "71605000"
// RTL Simulation : 10 / 460 [298.49%] @ "79545000"
// RTL Simulation : 11 / 460 [298.49%] @ "87485000"
// RTL Simulation : 12 / 460 [298.49%] @ "95425000"
// RTL Simulation : 13 / 460 [298.49%] @ "103365000"
// RTL Simulation : 14 / 460 [298.49%] @ "111305000"
// RTL Simulation : 15 / 460 [298.49%] @ "119245000"
// RTL Simulation : 16 / 460 [298.49%] @ "127185000"
// RTL Simulation : 17 / 460 [298.49%] @ "135125000"
// RTL Simulation : 18 / 460 [298.49%] @ "143065000"
// RTL Simulation : 19 / 460 [298.49%] @ "151005000"
// RTL Simulation : 20 / 460 [298.49%] @ "158945000"
// RTL Simulation : 21 / 460 [298.49%] @ "166885000"
// RTL Simulation : 22 / 460 [298.49%] @ "174825000"
// RTL Simulation : 23 / 460 [298.49%] @ "182765000"
// RTL Simulation : 24 / 460 [298.49%] @ "190705000"
// RTL Simulation : 25 / 460 [298.49%] @ "198645000"
// RTL Simulation : 26 / 460 [298.49%] @ "206585000"
// RTL Simulation : 27 / 460 [298.49%] @ "214525000"
// RTL Simulation : 28 / 460 [298.49%] @ "222465000"
// RTL Simulation : 29 / 460 [298.49%] @ "230405000"
// RTL Simulation : 30 / 460 [298.49%] @ "238345000"
// RTL Simulation : 31 / 460 [298.49%] @ "246285000"
// RTL Simulation : 32 / 460 [298.49%] @ "254225000"
// RTL Simulation : 33 / 460 [298.49%] @ "262165000"
// RTL Simulation : 34 / 460 [298.49%] @ "270105000"
// RTL Simulation : 35 / 460 [298.49%] @ "278045000"
// RTL Simulation : 36 / 460 [298.49%] @ "285985000"
// RTL Simulation : 37 / 460 [298.49%] @ "293925000"
// RTL Simulation : 38 / 460 [298.49%] @ "301865000"
// RTL Simulation : 39 / 460 [298.49%] @ "309805000"
// RTL Simulation : 40 / 460 [298.49%] @ "317745000"
// RTL Simulation : 41 / 460 [298.49%] @ "325685000"
// RTL Simulation : 42 / 460 [298.49%] @ "333625000"
// RTL Simulation : 43 / 460 [298.49%] @ "341565000"
// RTL Simulation : 44 / 460 [298.49%] @ "349505000"
// RTL Simulation : 45 / 460 [298.49%] @ "357445000"
// RTL Simulation : 46 / 460 [298.49%] @ "365385000"
// RTL Simulation : 47 / 460 [298.49%] @ "373325000"
// RTL Simulation : 48 / 460 [298.49%] @ "381265000"
// RTL Simulation : 49 / 460 [298.49%] @ "389205000"
// RTL Simulation : 50 / 460 [298.49%] @ "397145000"
// RTL Simulation : 51 / 460 [298.49%] @ "405085000"
// RTL Simulation : 52 / 460 [298.49%] @ "413025000"
// RTL Simulation : 53 / 460 [298.49%] @ "420965000"
// RTL Simulation : 54 / 460 [298.49%] @ "428905000"
// RTL Simulation : 55 / 460 [298.49%] @ "436845000"
// RTL Simulation : 56 / 460 [298.49%] @ "444785000"
// RTL Simulation : 57 / 460 [298.49%] @ "452725000"
// RTL Simulation : 58 / 460 [298.49%] @ "460665000"
// RTL Simulation : 59 / 460 [298.49%] @ "468605000"
// RTL Simulation : 60 / 460 [298.49%] @ "476545000"
// RTL Simulation : 61 / 460 [298.49%] @ "484485000"
// RTL Simulation : 62 / 460 [298.49%] @ "492425000"
// RTL Simulation : 63 / 460 [298.49%] @ "500365000"
// RTL Simulation : 64 / 460 [298.49%] @ "508305000"
// RTL Simulation : 65 / 460 [298.49%] @ "516245000"
// RTL Simulation : 66 / 460 [298.49%] @ "524185000"
// RTL Simulation : 67 / 460 [298.49%] @ "532125000"
// RTL Simulation : 68 / 460 [298.49%] @ "540065000"
// RTL Simulation : 69 / 460 [298.49%] @ "548005000"
// RTL Simulation : 70 / 460 [298.49%] @ "555945000"
// RTL Simulation : 71 / 460 [298.49%] @ "563885000"
// RTL Simulation : 72 / 460 [298.49%] @ "571825000"
// RTL Simulation : 73 / 460 [298.49%] @ "579765000"
// RTL Simulation : 74 / 460 [298.49%] @ "587705000"
// RTL Simulation : 75 / 460 [298.49%] @ "595645000"
// RTL Simulation : 76 / 460 [298.49%] @ "603585000"
// RTL Simulation : 77 / 460 [298.49%] @ "611525000"
// RTL Simulation : 78 / 460 [298.49%] @ "619465000"
// RTL Simulation : 79 / 460 [298.49%] @ "627405000"
// RTL Simulation : 80 / 460 [298.49%] @ "635345000"
// RTL Simulation : 81 / 460 [298.49%] @ "643285000"
// RTL Simulation : 82 / 460 [298.49%] @ "651225000"
// RTL Simulation : 83 / 460 [298.49%] @ "659165000"
// RTL Simulation : 84 / 460 [298.49%] @ "667105000"
// RTL Simulation : 85 / 460 [298.49%] @ "675045000"
// RTL Simulation : 86 / 460 [298.49%] @ "682985000"
// RTL Simulation : 87 / 460 [298.49%] @ "690925000"
// RTL Simulation : 88 / 460 [298.49%] @ "698865000"
// RTL Simulation : 89 / 460 [298.49%] @ "706805000"
// RTL Simulation : 90 / 460 [298.49%] @ "714745000"
// RTL Simulation : 91 / 460 [298.49%] @ "722685000"
// RTL Simulation : 92 / 460 [298.49%] @ "730625000"
// RTL Simulation : 93 / 460 [298.49%] @ "738565000"
// RTL Simulation : 94 / 460 [298.49%] @ "746505000"
// RTL Simulation : 95 / 460 [298.49%] @ "754445000"
// RTL Simulation : 96 / 460 [298.49%] @ "762385000"
// RTL Simulation : 97 / 460 [298.49%] @ "770325000"
// RTL Simulation : 98 / 460 [298.49%] @ "778265000"
// RTL Simulation : 99 / 460 [298.49%] @ "786205000"
// RTL Simulation : 100 / 460 [298.49%] @ "794145000"
// RTL Simulation : 101 / 460 [298.49%] @ "802085000"
// RTL Simulation : 102 / 460 [298.49%] @ "810025000"
// RTL Simulation : 103 / 460 [298.49%] @ "817965000"
// RTL Simulation : 104 / 460 [298.49%] @ "825905000"
// RTL Simulation : 105 / 460 [298.49%] @ "833845000"
// RTL Simulation : 106 / 460 [298.49%] @ "841785000"
// RTL Simulation : 107 / 460 [298.49%] @ "849725000"
// RTL Simulation : 108 / 460 [298.49%] @ "857665000"
// RTL Simulation : 109 / 460 [298.49%] @ "865605000"
// RTL Simulation : 110 / 460 [298.49%] @ "873545000"
// RTL Simulation : 111 / 460 [298.49%] @ "881485000"
// RTL Simulation : 112 / 460 [298.49%] @ "889425000"
// RTL Simulation : 113 / 460 [298.49%] @ "897365000"
// RTL Simulation : 114 / 460 [298.49%] @ "905305000"
// RTL Simulation : 115 / 460 [298.49%] @ "913245000"
// RTL Simulation : 116 / 460 [298.49%] @ "921185000"
// RTL Simulation : 117 / 460 [298.49%] @ "929125000"
// RTL Simulation : 118 / 460 [298.49%] @ "937065000"
// RTL Simulation : 119 / 460 [298.49%] @ "945005000"
// RTL Simulation : 120 / 460 [298.49%] @ "952945000"
// RTL Simulation : 121 / 460 [298.49%] @ "960885000"
// RTL Simulation : 122 / 460 [298.49%] @ "968825000"
// RTL Simulation : 123 / 460 [298.49%] @ "976765000"
// RTL Simulation : 124 / 460 [298.49%] @ "984705000"
// RTL Simulation : 125 / 460 [298.49%] @ "992645000"
// RTL Simulation : 126 / 460 [298.49%] @ "1000585000"
// RTL Simulation : 127 / 460 [298.49%] @ "1008525000"
// RTL Simulation : 128 / 460 [298.49%] @ "1016465000"
// RTL Simulation : 129 / 460 [298.49%] @ "1024405000"
// RTL Simulation : 130 / 460 [298.49%] @ "1032345000"
// RTL Simulation : 131 / 460 [298.49%] @ "1040285000"
// RTL Simulation : 132 / 460 [298.49%] @ "1048225000"
// RTL Simulation : 133 / 460 [298.49%] @ "1056165000"
// RTL Simulation : 134 / 460 [298.49%] @ "1064105000"
// RTL Simulation : 135 / 460 [298.49%] @ "1072045000"
// RTL Simulation : 136 / 460 [298.49%] @ "1079985000"
// RTL Simulation : 137 / 460 [298.49%] @ "1087925000"
// RTL Simulation : 138 / 460 [298.49%] @ "1095865000"
// RTL Simulation : 139 / 460 [298.49%] @ "1103805000"
// RTL Simulation : 140 / 460 [298.49%] @ "1111745000"
// RTL Simulation : 141 / 460 [298.49%] @ "1119685000"
// RTL Simulation : 142 / 460 [298.49%] @ "1127625000"
// RTL Simulation : 143 / 460 [298.49%] @ "1135565000"
// RTL Simulation : 144 / 460 [298.49%] @ "1143505000"
// RTL Simulation : 145 / 460 [298.49%] @ "1151445000"
// RTL Simulation : 146 / 460 [298.49%] @ "1159385000"
// RTL Simulation : 147 / 460 [298.49%] @ "1167325000"
// RTL Simulation : 148 / 460 [298.49%] @ "1175265000"
// RTL Simulation : 149 / 460 [298.49%] @ "1183205000"
// RTL Simulation : 150 / 460 [298.49%] @ "1191145000"
// RTL Simulation : 151 / 460 [298.49%] @ "1199085000"
// RTL Simulation : 152 / 460 [298.49%] @ "1207025000"
// RTL Simulation : 153 / 460 [298.49%] @ "1214965000"
// RTL Simulation : 154 / 460 [298.49%] @ "1222905000"
// RTL Simulation : 155 / 460 [298.49%] @ "1230845000"
// RTL Simulation : 156 / 460 [298.49%] @ "1238785000"
// RTL Simulation : 157 / 460 [298.49%] @ "1246725000"
// RTL Simulation : 158 / 460 [298.49%] @ "1254665000"
// RTL Simulation : 159 / 460 [298.49%] @ "1262605000"
// RTL Simulation : 160 / 460 [298.49%] @ "1270545000"
// RTL Simulation : 161 / 460 [298.49%] @ "1278485000"
// RTL Simulation : 162 / 460 [298.49%] @ "1286425000"
// RTL Simulation : 163 / 460 [298.49%] @ "1294365000"
// RTL Simulation : 164 / 460 [298.49%] @ "1302305000"
// RTL Simulation : 165 / 460 [298.49%] @ "1310245000"
// RTL Simulation : 166 / 460 [298.49%] @ "1318185000"
// RTL Simulation : 167 / 460 [298.49%] @ "1326125000"
// RTL Simulation : 168 / 460 [298.49%] @ "1334065000"
// RTL Simulation : 169 / 460 [298.49%] @ "1342005000"
// RTL Simulation : 170 / 460 [298.49%] @ "1349945000"
// RTL Simulation : 171 / 460 [298.49%] @ "1357885000"
// RTL Simulation : 172 / 460 [298.49%] @ "1365825000"
// RTL Simulation : 173 / 460 [298.49%] @ "1373765000"
// RTL Simulation : 174 / 460 [298.49%] @ "1381705000"
// RTL Simulation : 175 / 460 [298.49%] @ "1389645000"
// RTL Simulation : 176 / 460 [298.49%] @ "1397585000"
// RTL Simulation : 177 / 460 [298.49%] @ "1405525000"
// RTL Simulation : 178 / 460 [298.49%] @ "1413465000"
// RTL Simulation : 179 / 460 [298.49%] @ "1421405000"
// RTL Simulation : 180 / 460 [298.49%] @ "1429345000"
// RTL Simulation : 181 / 460 [298.49%] @ "1437285000"
// RTL Simulation : 182 / 460 [298.49%] @ "1445225000"
// RTL Simulation : 183 / 460 [298.49%] @ "1453165000"
// RTL Simulation : 184 / 460 [298.49%] @ "1461105000"
// RTL Simulation : 185 / 460 [298.49%] @ "1469045000"
// RTL Simulation : 186 / 460 [298.49%] @ "1476985000"
// RTL Simulation : 187 / 460 [298.49%] @ "1484925000"
// RTL Simulation : 188 / 460 [298.49%] @ "1492865000"
// RTL Simulation : 189 / 460 [298.49%] @ "1500805000"
// RTL Simulation : 190 / 460 [298.49%] @ "1508745000"
// RTL Simulation : 191 / 460 [298.49%] @ "1516685000"
// RTL Simulation : 192 / 460 [298.49%] @ "1524625000"
// RTL Simulation : 193 / 460 [298.49%] @ "1532565000"
// RTL Simulation : 194 / 460 [298.49%] @ "1540505000"
// RTL Simulation : 195 / 460 [298.49%] @ "1548445000"
// RTL Simulation : 196 / 460 [298.49%] @ "1556385000"
// RTL Simulation : 197 / 460 [298.49%] @ "1564325000"
// RTL Simulation : 198 / 460 [298.49%] @ "1572265000"
// RTL Simulation : 199 / 460 [298.49%] @ "1580205000"
// RTL Simulation : 200 / 460 [298.49%] @ "1588145000"
// RTL Simulation : 201 / 460 [298.49%] @ "1596085000"
// RTL Simulation : 202 / 460 [298.49%] @ "1604025000"
// RTL Simulation : 203 / 460 [298.49%] @ "1611965000"
// RTL Simulation : 204 / 460 [298.49%] @ "1619905000"
// RTL Simulation : 205 / 460 [298.49%] @ "1627845000"
// RTL Simulation : 206 / 460 [298.49%] @ "1635785000"
// RTL Simulation : 207 / 460 [298.49%] @ "1643725000"
// RTL Simulation : 208 / 460 [298.49%] @ "1651665000"
// RTL Simulation : 209 / 460 [298.49%] @ "1659605000"
// RTL Simulation : 210 / 460 [298.49%] @ "1667545000"
// RTL Simulation : 211 / 460 [298.49%] @ "1675485000"
// RTL Simulation : 212 / 460 [298.49%] @ "1683425000"
// RTL Simulation : 213 / 460 [298.49%] @ "1691365000"
// RTL Simulation : 214 / 460 [298.49%] @ "1699305000"
// RTL Simulation : 215 / 460 [298.49%] @ "1707245000"
// RTL Simulation : 216 / 460 [298.49%] @ "1715185000"
// RTL Simulation : 217 / 460 [298.49%] @ "1723125000"
// RTL Simulation : 218 / 460 [298.49%] @ "1731065000"
// RTL Simulation : 219 / 460 [298.49%] @ "1739005000"
// RTL Simulation : 220 / 460 [298.49%] @ "1746945000"
// RTL Simulation : 221 / 460 [298.49%] @ "1754885000"
// RTL Simulation : 222 / 460 [298.49%] @ "1762825000"
// RTL Simulation : 223 / 460 [298.49%] @ "1770765000"
// RTL Simulation : 224 / 460 [298.49%] @ "1778705000"
// RTL Simulation : 225 / 460 [298.49%] @ "1786645000"
// RTL Simulation : 226 / 460 [298.49%] @ "1794585000"
// RTL Simulation : 227 / 460 [298.49%] @ "1802525000"
// RTL Simulation : 228 / 460 [298.49%] @ "1810465000"
// RTL Simulation : 229 / 460 [298.49%] @ "1818405000"
// RTL Simulation : 230 / 460 [298.49%] @ "1826345000"
// RTL Simulation : 231 / 460 [298.49%] @ "1834285000"
// RTL Simulation : 232 / 460 [298.49%] @ "1842225000"
// RTL Simulation : 233 / 460 [298.49%] @ "1850165000"
// RTL Simulation : 234 / 460 [298.49%] @ "1858105000"
// RTL Simulation : 235 / 460 [298.49%] @ "1866045000"
// RTL Simulation : 236 / 460 [298.49%] @ "1873985000"
// RTL Simulation : 237 / 460 [298.49%] @ "1881925000"
// RTL Simulation : 238 / 460 [298.49%] @ "1889865000"
// RTL Simulation : 239 / 460 [298.49%] @ "1897805000"
// RTL Simulation : 240 / 460 [298.49%] @ "1905745000"
// RTL Simulation : 241 / 460 [298.49%] @ "1913685000"
// RTL Simulation : 242 / 460 [298.49%] @ "1921625000"
// RTL Simulation : 243 / 460 [298.49%] @ "1929565000"
// RTL Simulation : 244 / 460 [298.49%] @ "1937505000"
// RTL Simulation : 245 / 460 [298.49%] @ "1945445000"
// RTL Simulation : 246 / 460 [298.49%] @ "1953385000"
// RTL Simulation : 247 / 460 [298.49%] @ "1961325000"
// RTL Simulation : 248 / 460 [298.49%] @ "1969265000"
// RTL Simulation : 249 / 460 [298.49%] @ "1977205000"
// RTL Simulation : 250 / 460 [298.49%] @ "1985145000"
// RTL Simulation : 251 / 460 [298.49%] @ "1993085000"
// RTL Simulation : 252 / 460 [298.49%] @ "2001025000"
// RTL Simulation : 253 / 460 [298.49%] @ "2008965000"
// RTL Simulation : 254 / 460 [298.49%] @ "2016905000"
// RTL Simulation : 255 / 460 [298.49%] @ "2024845000"
// RTL Simulation : 256 / 460 [298.49%] @ "2032785000"
// RTL Simulation : 257 / 460 [298.49%] @ "2040725000"
// RTL Simulation : 258 / 460 [298.49%] @ "2048665000"
// RTL Simulation : 259 / 460 [298.49%] @ "2056605000"
// RTL Simulation : 260 / 460 [298.49%] @ "2064545000"
// RTL Simulation : 261 / 460 [298.49%] @ "2072485000"
// RTL Simulation : 262 / 460 [298.49%] @ "2080425000"
// RTL Simulation : 263 / 460 [298.49%] @ "2088365000"
// RTL Simulation : 264 / 460 [298.49%] @ "2096305000"
// RTL Simulation : 265 / 460 [298.49%] @ "2104245000"
// RTL Simulation : 266 / 460 [298.49%] @ "2112185000"
// RTL Simulation : 267 / 460 [298.49%] @ "2120125000"
// RTL Simulation : 268 / 460 [298.49%] @ "2128065000"
// RTL Simulation : 269 / 460 [298.49%] @ "2136005000"
// RTL Simulation : 270 / 460 [298.49%] @ "2143945000"
// RTL Simulation : 271 / 460 [298.49%] @ "2151885000"
// RTL Simulation : 272 / 460 [298.49%] @ "2159825000"
// RTL Simulation : 273 / 460 [298.49%] @ "2167765000"
// RTL Simulation : 274 / 460 [298.49%] @ "2175705000"
// RTL Simulation : 275 / 460 [298.49%] @ "2183645000"
// RTL Simulation : 276 / 460 [298.49%] @ "2191585000"
// RTL Simulation : 277 / 460 [298.49%] @ "2199525000"
// RTL Simulation : 278 / 460 [298.49%] @ "2207465000"
// RTL Simulation : 279 / 460 [298.49%] @ "2215405000"
// RTL Simulation : 280 / 460 [298.49%] @ "2223345000"
// RTL Simulation : 281 / 460 [298.49%] @ "2231285000"
// RTL Simulation : 282 / 460 [298.49%] @ "2239225000"
// RTL Simulation : 283 / 460 [298.49%] @ "2247165000"
// RTL Simulation : 284 / 460 [298.49%] @ "2255105000"
// RTL Simulation : 285 / 460 [298.49%] @ "2263045000"
// RTL Simulation : 286 / 460 [298.49%] @ "2270985000"
// RTL Simulation : 287 / 460 [298.49%] @ "2278925000"
// RTL Simulation : 288 / 460 [298.49%] @ "2286865000"
// RTL Simulation : 289 / 460 [298.49%] @ "2294805000"
// RTL Simulation : 290 / 460 [298.49%] @ "2302745000"
// RTL Simulation : 291 / 460 [298.49%] @ "2310685000"
// RTL Simulation : 292 / 460 [298.49%] @ "2318625000"
// RTL Simulation : 293 / 460 [298.49%] @ "2326565000"
// RTL Simulation : 294 / 460 [298.49%] @ "2334505000"
// RTL Simulation : 295 / 460 [298.49%] @ "2342445000"
// RTL Simulation : 296 / 460 [298.49%] @ "2350385000"
// RTL Simulation : 297 / 460 [298.49%] @ "2358325000"
// RTL Simulation : 298 / 460 [298.49%] @ "2366265000"
// RTL Simulation : 299 / 460 [298.49%] @ "2374205000"
// RTL Simulation : 300 / 460 [298.49%] @ "2382145000"
// RTL Simulation : 301 / 460 [298.49%] @ "2390085000"
// RTL Simulation : 302 / 460 [298.49%] @ "2398025000"
// RTL Simulation : 303 / 460 [298.49%] @ "2405965000"
// RTL Simulation : 304 / 460 [298.49%] @ "2413905000"
// RTL Simulation : 305 / 460 [298.49%] @ "2421845000"
// RTL Simulation : 306 / 460 [298.49%] @ "2429785000"
// RTL Simulation : 307 / 460 [298.49%] @ "2437725000"
// RTL Simulation : 308 / 460 [298.49%] @ "2445665000"
// RTL Simulation : 309 / 460 [298.49%] @ "2453605000"
// RTL Simulation : 310 / 460 [298.49%] @ "2461545000"
// RTL Simulation : 311 / 460 [298.49%] @ "2469485000"
// RTL Simulation : 312 / 460 [298.49%] @ "2477425000"
// RTL Simulation : 313 / 460 [298.49%] @ "2485365000"
// RTL Simulation : 314 / 460 [298.49%] @ "2493305000"
// RTL Simulation : 315 / 460 [298.49%] @ "2501245000"
// RTL Simulation : 316 / 460 [298.49%] @ "2509185000"
// RTL Simulation : 317 / 460 [298.49%] @ "2517125000"
// RTL Simulation : 318 / 460 [298.49%] @ "2525065000"
// RTL Simulation : 319 / 460 [298.49%] @ "2533005000"
// RTL Simulation : 320 / 460 [298.49%] @ "2540945000"
// RTL Simulation : 321 / 460 [298.49%] @ "2548885000"
// RTL Simulation : 322 / 460 [298.49%] @ "2556825000"
// RTL Simulation : 323 / 460 [298.49%] @ "2564765000"
// RTL Simulation : 324 / 460 [298.49%] @ "2572705000"
// RTL Simulation : 325 / 460 [298.49%] @ "2580645000"
// RTL Simulation : 326 / 460 [298.49%] @ "2588585000"
// RTL Simulation : 327 / 460 [298.49%] @ "2596525000"
// RTL Simulation : 328 / 460 [298.49%] @ "2604465000"
// RTL Simulation : 329 / 460 [298.49%] @ "2612405000"
// RTL Simulation : 330 / 460 [298.49%] @ "2620345000"
// RTL Simulation : 331 / 460 [298.49%] @ "2628285000"
// RTL Simulation : 332 / 460 [298.49%] @ "2636225000"
// RTL Simulation : 333 / 460 [298.49%] @ "2644165000"
// RTL Simulation : 334 / 460 [298.49%] @ "2652105000"
// RTL Simulation : 335 / 460 [298.49%] @ "2660045000"
// RTL Simulation : 336 / 460 [298.49%] @ "2667985000"
// RTL Simulation : 337 / 460 [298.49%] @ "2675925000"
// RTL Simulation : 338 / 460 [298.49%] @ "2683865000"
// RTL Simulation : 339 / 460 [298.49%] @ "2691805000"
// RTL Simulation : 340 / 460 [298.49%] @ "2699745000"
// RTL Simulation : 341 / 460 [298.49%] @ "2707685000"
// RTL Simulation : 342 / 460 [298.49%] @ "2715625000"
// RTL Simulation : 343 / 460 [298.49%] @ "2723565000"
// RTL Simulation : 344 / 460 [298.49%] @ "2731505000"
// RTL Simulation : 345 / 460 [298.49%] @ "2739445000"
// RTL Simulation : 346 / 460 [298.49%] @ "2747385000"
// RTL Simulation : 347 / 460 [298.49%] @ "2755325000"
// RTL Simulation : 348 / 460 [298.49%] @ "2763265000"
// RTL Simulation : 349 / 460 [298.49%] @ "2771205000"
// RTL Simulation : 350 / 460 [298.49%] @ "2779145000"
// RTL Simulation : 351 / 460 [298.49%] @ "2787085000"
// RTL Simulation : 352 / 460 [298.49%] @ "2795025000"
// RTL Simulation : 353 / 460 [298.49%] @ "2802965000"
// RTL Simulation : 354 / 460 [298.49%] @ "2810905000"
// RTL Simulation : 355 / 460 [298.49%] @ "2818845000"
// RTL Simulation : 356 / 460 [298.49%] @ "2826785000"
// RTL Simulation : 357 / 460 [298.49%] @ "2834725000"
// RTL Simulation : 358 / 460 [298.49%] @ "2842665000"
// RTL Simulation : 359 / 460 [298.49%] @ "2850605000"
// RTL Simulation : 360 / 460 [298.49%] @ "2858545000"
// RTL Simulation : 361 / 460 [298.49%] @ "2866485000"
// RTL Simulation : 362 / 460 [298.49%] @ "2874425000"
// RTL Simulation : 363 / 460 [298.49%] @ "2882365000"
// RTL Simulation : 364 / 460 [298.49%] @ "2890305000"
// RTL Simulation : 365 / 460 [298.49%] @ "2898245000"
// RTL Simulation : 366 / 460 [298.49%] @ "2906185000"
// RTL Simulation : 367 / 460 [298.49%] @ "2914125000"
// RTL Simulation : 368 / 460 [298.49%] @ "2922065000"
// RTL Simulation : 369 / 460 [298.49%] @ "2930005000"
// RTL Simulation : 370 / 460 [298.49%] @ "2937945000"
// RTL Simulation : 371 / 460 [298.49%] @ "2945885000"
// RTL Simulation : 372 / 460 [298.49%] @ "2953825000"
// RTL Simulation : 373 / 460 [298.49%] @ "2961765000"
// RTL Simulation : 374 / 460 [298.49%] @ "2969705000"
// RTL Simulation : 375 / 460 [298.49%] @ "2977645000"
// RTL Simulation : 376 / 460 [298.49%] @ "2985585000"
// RTL Simulation : 377 / 460 [298.49%] @ "2993525000"
// RTL Simulation : 378 / 460 [298.49%] @ "3001465000"
// RTL Simulation : 379 / 460 [298.49%] @ "3009405000"
// RTL Simulation : 380 / 460 [298.49%] @ "3017345000"
// RTL Simulation : 381 / 460 [298.49%] @ "3025285000"
// RTL Simulation : 382 / 460 [298.49%] @ "3033225000"
// RTL Simulation : 383 / 460 [298.49%] @ "3041165000"
// RTL Simulation : 384 / 460 [298.49%] @ "3049105000"
// RTL Simulation : 385 / 460 [298.49%] @ "3057045000"
// RTL Simulation : 386 / 460 [298.49%] @ "3064985000"
// RTL Simulation : 387 / 460 [298.49%] @ "3072925000"
// RTL Simulation : 388 / 460 [298.49%] @ "3080865000"
// RTL Simulation : 389 / 460 [298.49%] @ "3088805000"
// RTL Simulation : 390 / 460 [298.49%] @ "3096745000"
// RTL Simulation : 391 / 460 [298.49%] @ "3104685000"
// RTL Simulation : 392 / 460 [298.49%] @ "3112625000"
// RTL Simulation : 393 / 460 [298.49%] @ "3120565000"
// RTL Simulation : 394 / 460 [298.49%] @ "3128505000"
// RTL Simulation : 395 / 460 [298.49%] @ "3136445000"
// RTL Simulation : 396 / 460 [298.49%] @ "3144385000"
// RTL Simulation : 397 / 460 [298.49%] @ "3152325000"
// RTL Simulation : 398 / 460 [298.49%] @ "3160265000"
// RTL Simulation : 399 / 460 [298.49%] @ "3168205000"
// RTL Simulation : 400 / 460 [298.49%] @ "3176145000"
// RTL Simulation : 401 / 460 [298.49%] @ "3184085000"
// RTL Simulation : 402 / 460 [298.49%] @ "3192025000"
// RTL Simulation : 403 / 460 [298.49%] @ "3199965000"
// RTL Simulation : 404 / 460 [298.49%] @ "3207905000"
// RTL Simulation : 405 / 460 [298.49%] @ "3215845000"
// RTL Simulation : 406 / 460 [298.49%] @ "3223785000"
// RTL Simulation : 407 / 460 [298.49%] @ "3231725000"
// RTL Simulation : 408 / 460 [298.49%] @ "3239665000"
// RTL Simulation : 409 / 460 [298.49%] @ "3247605000"
// RTL Simulation : 410 / 460 [298.49%] @ "3255545000"
// RTL Simulation : 411 / 460 [298.49%] @ "3263485000"
// RTL Simulation : 412 / 460 [298.49%] @ "3271425000"
// RTL Simulation : 413 / 460 [298.49%] @ "3279365000"
// RTL Simulation : 414 / 460 [298.49%] @ "3287305000"
// RTL Simulation : 415 / 460 [298.49%] @ "3295245000"
// RTL Simulation : 416 / 460 [298.49%] @ "3303185000"
// RTL Simulation : 417 / 460 [298.49%] @ "3311125000"
// RTL Simulation : 418 / 460 [298.49%] @ "3319065000"
// RTL Simulation : 419 / 460 [298.49%] @ "3327005000"
// RTL Simulation : 420 / 460 [298.49%] @ "3334945000"
// RTL Simulation : 421 / 460 [298.49%] @ "3342885000"
// RTL Simulation : 422 / 460 [298.49%] @ "3350825000"
// RTL Simulation : 423 / 460 [298.49%] @ "3358765000"
// RTL Simulation : 424 / 460 [298.49%] @ "3366705000"
// RTL Simulation : 425 / 460 [298.49%] @ "3374645000"
// RTL Simulation : 426 / 460 [298.49%] @ "3382585000"
// RTL Simulation : 427 / 460 [298.49%] @ "3390525000"
// RTL Simulation : 428 / 460 [298.49%] @ "3398465000"
// RTL Simulation : 429 / 460 [298.49%] @ "3406405000"
// RTL Simulation : 430 / 460 [298.49%] @ "3414345000"
// RTL Simulation : 431 / 460 [298.49%] @ "3422285000"
// RTL Simulation : 432 / 460 [298.49%] @ "3430225000"
// RTL Simulation : 433 / 460 [298.49%] @ "3438165000"
// RTL Simulation : 434 / 460 [298.49%] @ "3446105000"
// RTL Simulation : 435 / 460 [298.49%] @ "3454045000"
// RTL Simulation : 436 / 460 [298.49%] @ "3461985000"
// RTL Simulation : 437 / 460 [298.49%] @ "3469925000"
// RTL Simulation : 438 / 460 [298.49%] @ "3477865000"
// RTL Simulation : 439 / 460 [298.49%] @ "3485805000"
// RTL Simulation : 440 / 460 [298.49%] @ "3493745000"
// RTL Simulation : 441 / 460 [298.49%] @ "3501685000"
// RTL Simulation : 442 / 460 [298.49%] @ "3509625000"
// RTL Simulation : 443 / 460 [298.49%] @ "3517565000"
// RTL Simulation : 444 / 460 [298.49%] @ "3525505000"
// RTL Simulation : 445 / 460 [298.49%] @ "3533445000"
// RTL Simulation : 446 / 460 [298.49%] @ "3541385000"
// RTL Simulation : 447 / 460 [298.49%] @ "3549325000"
// RTL Simulation : 448 / 460 [298.49%] @ "3557265000"
// RTL Simulation : 449 / 460 [298.49%] @ "3565205000"
// RTL Simulation : 450 / 460 [298.49%] @ "3573145000"
// RTL Simulation : 451 / 460 [298.49%] @ "3581085000"
// RTL Simulation : 452 / 460 [298.49%] @ "3589025000"
// RTL Simulation : 453 / 460 [298.49%] @ "3596965000"
// RTL Simulation : 454 / 460 [298.49%] @ "3604905000"
// RTL Simulation : 455 / 460 [298.49%] @ "3612845000"
// RTL Simulation : 456 / 460 [298.49%] @ "3620785000"
// RTL Simulation : 457 / 460 [298.49%] @ "3628725000"
// RTL Simulation : 458 / 460 [298.49%] @ "3636665000"
// RTL Simulation : 459 / 460 [298.49%] @ "3644605000"
// RTL Simulation : 460 / 460 [100.00%] @ "3652545000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3652605 ns : File "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR.autotb.v" Line 196
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1343.523 ; gain = 0.000
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1343.523 ; gain = 64.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Fri Oct 17 15:47:16 2025...
