/*******************************************************************************
*                Copyright 2001, Marvell International Ltd.
* This code contains confidential information of Marvell semiconductor, inc.
* no rights are granted herein under any patent, mask work right or copyright
* of Marvell or any third party.
* Marvell reserves the right at its sole discretion to request that this code
* be immediately returned to Marvell. This code is provided "as is".
* Marvell makes no warranties, express, implied or otherwise, regarding its
* accuracy, completeness or performance.
********************************************************************************
*/
/**
********************************************************************************
* @file mvHwsIronmanMtipPcsExtUnits.h
*
* @brief IronmanL port interface header file
*
* @version   1
********************************************************************************
*/
#ifndef __mvHwsIronmanMtipPcsExtUnits_H
#define __mvHwsIronmanMtipPcsExtUnits_H

#ifdef __cplusplus
extern "C" {
#endif

typedef enum {
  /*0*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_LINK_STATUS_E,
  /*1*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_LPCS_LINK_STATUS_E,
  /*2*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_LPCS_RX_SYNC_E,
  /*3*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_LPCS_AN_DONE_E,
  /*4*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_HI_BER_E,
  /*5*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_CHANNELS_ENA_IND_E,
  /*6*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_USXG_ENA_IND_E,
  /*7*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_LINK_STATUS_CLEAN_E,
  /*8*/  IRONMAN_MTIP_PCS_EXT_UNITS_STATUS_P0_LPCS_LINK_STATUS_CLEAN_E,
  /*9*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_PORT0_INTERRUPT_CAUSE_INT_SUM_E,
  /*10*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_STATUS_CHANGE_E,
  /*11*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_LINK_STATUS_CHANGE_E,
  /*12*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_P0_HI_BER_INT_E,
  /*13*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_P0_LINK_STATUS_CLEAN_CHANGE_E,
  /*14*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_LINK_STATUS_CLEAN_CHANGE_E,
  /*15*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_CAUSE_P0_LPCS_AN_DONE_INT_E,
  /*16*/  IRONMAN_MTIP_PCS_EXT_UNITS_INTERRUPT_MASK_P0_INTERRUPT_MASK_E,
  /*17*/  IRONMAN_MTIP_PCS_EXT_UNITS_LAST_VIOLATION_LAST_VIOLATION_E,
  /*18*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_MASK_GLOBAL_INTERRUPT_MASK_E,
  /*19*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_GLOBAL_INTERRUPT_CAUSE_INT_SUM_E,
  /*20*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_ILLEGAL_ADDRESS_ACCESS_E,
  /*21*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_ABU_BAD_ADDRESS_ERROR_E,
  /*22*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_CAUSE_ABU_WATCHDOG_ERROR_E,
  /*23*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_GLOBAL_INTERRUPT_SUMMARY_INT_SUM_E,
  /*24*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P0_INT_SUM_E,
  /*25*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P1_INT_SUM_E,
  /*26*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P2_INT_SUM_E,
  /*27*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P3_INT_SUM_E,
  /*28*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P4_INT_SUM_E,
  /*29*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P5_INT_SUM_E,
  /*30*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P6_INT_SUM_E,
  /*31*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_P7_INT_SUM_E,
  /*32*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_GLOBAL_INT_SUM_E,
  /*33*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_SD0_100FX_INT_SUM_E,
  /*34*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_CAUSE_SD1_100FX_INT_SUM_E,
  /*35*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_INTERRUPT_SUMMARY_MASK_GLOBAL_INTERRUPT_SUMMARY_MASK_E,
  /*36*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_METAL_FIX_PCS_METAL_FIX_E,
  /*37*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_STATUS_BLOCK_LOCK_L_0_E,
  /*38*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_STATUS_ALIGN_LOCK_0_E,
  /*39*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_STATUS_ALIGN_ERR_IND_0_E,
  /*40*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_CONTROL_SD0_N2_E,
  /*41*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_CONTROL_BER_TIMER_SHORT_E,
  /*42*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_CONTROL_PCS_ABU_WATCHDOG_E,
  /*43*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_CONTROL_CYC_TO_STRETCH_MAC2REG_E,
  /*44*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD0_TX_RESET__E,
  /*45*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD0_RX_RESET__E,
  /*46*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD0_TX_RESET__E,
  /*47*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD0_RX_RESET__E,
  /*48*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD1_TX_RESET__E,
  /*49*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD1_RX_RESET__E,
  /*50*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD0_TX_CLK_EN_E,
  /*51*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD0_RX_CLK_EN_E,
  /*52*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD1_TX_CLK_EN_E,
  /*53*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_SD1_RX_CLK_EN_E,
  /*54*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD0_TX_CLK_EN_E,
  /*55*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD0_RX_CLK_EN_E,
  /*56*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD1_TX_CLK_EN_E,
  /*57*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_SD1_RX_CLK_EN_E,
  /*58*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_SG_MAC_CLK_RESET__E,
  /*59*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_SG_MAC_CLK_EN_E,
  /*60*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_MAC_CLK_RESET__E,
  /*61*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_MAC_CLK_EN_E,
  /*62*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_CDR_SD0_RX_RESET__E,
  /*63*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_PCS_CLOCK_AND_RESET_CONTROL_PCS_100FX_CDR_SD1_RX_RESET__E,
  /*64*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_FORCE_LINK_STATUS_EN_E,
  /*65*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_FORCE_LINK_STATUS_DIS_E,
  /*66*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_FORCE_LPCS_LINK_STATUS_EN_E,
  /*67*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_FORCE_LPCS_LINK_STATUS_DIS_E,
  /*68*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_HD_ENA_E,
  /*69*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_100FX_MODE_E,
  /*70*/  IRONMAN_MTIP_PCS_EXT_UNITS_CONTROL_P0_LOOPBACK_EN_E,
  /*71*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_STATUS2_SD_BIT_SLIP_0_E,
  /*72*/  IRONMAN_MTIP_PCS_EXT_UNITS_GLOBAL_STATUS2_SD_BIT_SLIP_1_E,
  /*73*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_STABILIZE_TIMER_E,
  /*74*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_TX_TFIFO_W_UPD_E,
  /*75*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_TX_TFIFO_R_UPD_E,
  /*76*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_CDR_SPEED_E,
  /*77*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_START_ON_EVEN_E,
  /*78*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_ERR_START_MISALIGN_E,
  /*79*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_ERR_END_MISALIGN_E,
  /*80*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_MISSING_NIBBLE_DV_ON_E,
  /*81*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_SFD_MISALIGN_FIX_E,
  /*82*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL2_SD0_SMD_MISALIGN_FIX_E,
  /*83*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_MASK_SD0_INTERRUPT_MASK_E,
  /*84*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS2_SD0_RESERVED_OUT_E,
  /*85*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_INTERRUPT_CAUSE_INT_SUM_E,
  /*86*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_100FX_PCS_LINK_STATUS_CHANGE_E,
  /*87*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_100FX_PCS_LINK_STATUS_CLEAN_CHANGE_E,
  /*88*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_RX_ASYNC_FIFO_NOT_READY_E,
  /*89*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_TX_TFIFO_FULL_E,
  /*90*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_TX_TFIFO_EMPTY_E,
  /*91*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_TX_TFIFO_R_ERR_E,
  /*92*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_TX_TFIFO_W_ERR_E,
  /*93*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_FE_FAULT_E,
  /*94*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_ALIGNED_ON_FIRST_START__E,
  /*95*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_START_MISALIGNMENT_E,
  /*96*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_END_MISALIGNMENT_E,
  /*97*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_FALSE_CARRIER_DETECTED_E,
  /*98*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_INTERRUPT_CAUSE_SD0_LPI_DETECTED_E,
  /*99*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_NRZI_OPTION_E,
  /*100*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_INVERT_E,
  /*101*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RXERR_STAT_ENA_E,
  /*102*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_CONFIRM_K_ERR_NO_DET_E,
  /*103*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_DIS_SFD_ALIGN_E,
  /*104*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_DIS_SMD_ALIGN_E,
  /*105*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_CLKENA_DLY_E,
  /*106*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_FORCE_RX_MII_OFF_E,
  /*107*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_MASK_RX_MII_E,
  /*108*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_IDLE_CHK_VLD_E,
  /*109*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_IDLE_FLASE_CRS_E,
  /*110*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_IDLE_ERR_E,
  /*111*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_NO_ESD1_STATE_E,
  /*112*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_NO_ESD2_STATE_E,
  /*113*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_NO_PRE_MAT_STATE_E,
  /*114*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_LL_OPTION_E,
  /*115*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_FORCE_LINK_UP_E,
  /*116*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_FORCE_LINK_DOWN_E,
  /*117*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_FORCE_FAULT_E,
  /*118*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_FEFD_COUNT_NO_SIGDET_E,
  /*119*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_RX_FEFD_DIS_E,
  /*120*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_FEFD_CLEAR_ON_FAIL_E,
  /*121*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_OLD_FEFD_E,
  /*122*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_EVEN_ODD_SAWP_E,
  /*123*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_SD0_HALF_DUPLEX_E,
  /*124*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL1_100FX_CDR_TEST_MODE_E,
  /*125*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TX_NRZI_OPTION_E,
  /*126*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TX_INVERT_E,
  /*127*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_COL_TEST_E,
  /*128*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_COL_BY_XMT_E,
  /*129*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_USE_SYNCED_CRS_E,
  /*130*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TEST_ENA_E,
  /*131*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TX_FORCE_LINK_UP_E,
  /*132*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TX_FORCE_LINK_DOWN_E,
  /*133*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TEST_16_112_SEL_E,
  /*134*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_FEFG_DIS_E,
  /*135*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_ZERO_84_GEN_E,
  /*136*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_FORCE_TX_FEF_E,
  /*137*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_FORCE_ONFLY_DIS_E,
  /*138*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_IGNORE_LOAD_E,
  /*139*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_NO_IDLE_REPLACE_E,
  /*140*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_CLEAR_MASK_ON_EMPTY_E,
  /*141*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_RD_THR_E,
  /*142*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_ERR_BYTE_TO_NIBBLE_E,
  /*143*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TX_LL_OPTION_E,
  /*144*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_FORCE_100FX_PCS_LINK_STATUS_EN_E,
  /*145*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_FORCE_100FX_PCS_LINK_STATUS_DIS_E,
  /*146*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_TX_CONTROL_SD0_TX_START_ON_EVEN_E,
  /*147*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS0_SD0_RX_FASTER_COUNTER_E,
  /*148*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS0_SD0_RX_SLOWER_COUNTER_E,
  /*149*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS0_SD0_BIT_EDGE_E,
  /*150*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS0_P0_100FX_PCS_LINK_STATUS_E,
  /*151*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS0_P0_100FX_PCS_LINK_STATUS_CLEAN_E,
  /*152*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS0_100FX_CDR_TEST_RESULT_E,
  /*153*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_RX_CONTROL3_SD0_RESERVED_INPUT_E,
  /*154*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_TX_ASYNC_FIFO_WR_FILL_LEVEL_E,
  /*155*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_RX_ASYNC_FIFO_WR_FILL_LEVEL_E,
  /*156*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_TX_TFIFO_WRITE_FL_E,
  /*157*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_RXERROR_STATUS_E,
  /*158*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_CARRIER_STATUS_E,
  /*159*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_RCVING_E,
  /*160*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_FALSE_CRS_E,
  /*161*/  IRONMAN_MTIP_PCS_EXT_UNITS_PCS_100FX_100FX_STATUS1_SD0_FE_FAULT_INDICATION_E,
    IRONMAN_MTIP_PCS_EXT_UNITS_REGISTER_LAST_E /* should be last */
} MV_HWS_MTIP_PCS_EXT_UNITS_E;

#ifdef __cplusplus
}
#endif

#endif /* __mvHwsIronmanMtipPcsExtUnits_H */

