Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Wed Dec  4 13:22:50 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    68          
SYNTH-16   Warning           Address collision              1           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (14)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.910        0.000                      0                  430        0.078        0.000                      0                  430        4.500        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.910        0.000                      0                  430        0.078        0.000                      0                  430        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 3.089ns (51.867%)  route 2.867ns (48.133%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.612     5.133    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.587 f  tsg/a_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           1.017     8.604    tsg/a_rom/font_word[1]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124     8.728 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.728    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.942 r  tsg/a_rom/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           1.104    10.046    vga/rgb_reg_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.297    10.343 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.746    11.088    rgb_next[7]
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.081    14.998    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.972ns (33.559%)  route 3.904ns (66.441%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    tsg/db_right/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  tsg/db_right/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.478     5.566 f  tsg/db_right/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.700     6.266    tsg/db_right/q_reg_reg_n_0_[19]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.327     6.593 f  tsg/db_right/cur_x_reg[5]_i_13/O
                         net (fo=1, routed)           0.436     7.029    tsg/db_right/cur_x_reg[5]_i_13_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.328     7.357 f  tsg/db_right/cur_x_reg[5]_i_8/O
                         net (fo=1, routed)           0.810     8.167    tsg/db_right/cur_x_reg[5]_i_8_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.157     8.324 f  tsg/db_right/cur_x_reg[5]_i_2/O
                         net (fo=7, routed)           0.968     9.292    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.350     9.642 r  tsg/db_right/cur_y_reg[4]_i_3/O
                         net (fo=5, routed)           0.450    10.092    tsg/db_down/cur_y_reg_reg[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.541    10.965    tsg/cur_y_reg0
    SLICE_X3Y3           FDCE                                         r  tsg/cur_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    tsg/clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  tsg/cur_y_reg_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    tsg/cur_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.915ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.972ns (33.559%)  route 3.904ns (66.441%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    tsg/db_right/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  tsg/db_right/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.478     5.566 f  tsg/db_right/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.700     6.266    tsg/db_right/q_reg_reg_n_0_[19]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.327     6.593 f  tsg/db_right/cur_x_reg[5]_i_13/O
                         net (fo=1, routed)           0.436     7.029    tsg/db_right/cur_x_reg[5]_i_13_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.328     7.357 f  tsg/db_right/cur_x_reg[5]_i_8/O
                         net (fo=1, routed)           0.810     8.167    tsg/db_right/cur_x_reg[5]_i_8_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.157     8.324 f  tsg/db_right/cur_x_reg[5]_i_2/O
                         net (fo=7, routed)           0.968     9.292    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.350     9.642 r  tsg/db_right/cur_y_reg[4]_i_3/O
                         net (fo=5, routed)           0.450    10.092    tsg/db_down/cur_y_reg_reg[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.541    10.965    tsg/cur_y_reg0
    SLICE_X3Y3           FDCE                                         r  tsg/cur_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.519    14.860    tsg/clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  tsg/cur_y_reg_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    tsg/cur_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  3.915    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 3.089ns (51.867%)  route 2.867ns (48.133%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.612     5.133    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.587 f  tsg/a_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           1.017     8.604    tsg/a_rom/font_word[1]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124     8.728 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.728    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.942 r  tsg/a_rom/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           1.104    10.046    vga/rgb_reg_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.297    10.343 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.746    11.088    rgb_next[7]
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.058    15.021    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 3.089ns (52.221%)  route 2.826ns (47.779%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.612     5.133    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.587 f  tsg/a_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           1.017     8.604    tsg/a_rom/font_word[1]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124     8.728 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.728    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.942 r  tsg/a_rom/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           1.104    10.046    vga/rgb_reg_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.297    10.343 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.705    11.048    rgb_next[7]
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.067    15.012    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.972ns (33.887%)  route 3.847ns (66.113%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    tsg/db_right/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  tsg/db_right/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.478     5.566 f  tsg/db_right/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.700     6.266    tsg/db_right/q_reg_reg_n_0_[19]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.327     6.593 f  tsg/db_right/cur_x_reg[5]_i_13/O
                         net (fo=1, routed)           0.436     7.029    tsg/db_right/cur_x_reg[5]_i_13_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.328     7.357 f  tsg/db_right/cur_x_reg[5]_i_8/O
                         net (fo=1, routed)           0.810     8.167    tsg/db_right/cur_x_reg[5]_i_8_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.157     8.324 f  tsg/db_right/cur_x_reg[5]_i_2/O
                         net (fo=7, routed)           0.968     9.292    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.350     9.642 r  tsg/db_right/cur_y_reg[4]_i_3/O
                         net (fo=5, routed)           0.450    10.092    tsg/db_down/cur_y_reg_reg[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.484    10.908    tsg/cur_y_reg0
    SLICE_X4Y5           FDCE                                         r  tsg/cur_y_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517    14.858    tsg/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  tsg/cur_y_reg_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y5           FDCE (Setup_fdce_C_CE)      -0.205    14.878    tsg/cur_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.972ns (33.887%)  route 3.847ns (66.113%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    tsg/db_right/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  tsg/db_right/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.478     5.566 f  tsg/db_right/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.700     6.266    tsg/db_right/q_reg_reg_n_0_[19]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.327     6.593 f  tsg/db_right/cur_x_reg[5]_i_13/O
                         net (fo=1, routed)           0.436     7.029    tsg/db_right/cur_x_reg[5]_i_13_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.328     7.357 f  tsg/db_right/cur_x_reg[5]_i_8/O
                         net (fo=1, routed)           0.810     8.167    tsg/db_right/cur_x_reg[5]_i_8_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.157     8.324 f  tsg/db_right/cur_x_reg[5]_i_2/O
                         net (fo=7, routed)           0.968     9.292    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.350     9.642 r  tsg/db_right/cur_y_reg[4]_i_3/O
                         net (fo=5, routed)           0.450    10.092    tsg/db_down/cur_y_reg_reg[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.484    10.908    tsg/cur_y_reg0
    SLICE_X4Y5           FDCE                                         r  tsg/cur_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517    14.858    tsg/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  tsg/cur_y_reg_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y5           FDCE (Setup_fdce_C_CE)      -0.205    14.878    tsg/cur_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.972ns (33.887%)  route 3.847ns (66.113%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    tsg/db_right/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  tsg/db_right/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.478     5.566 f  tsg/db_right/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.700     6.266    tsg/db_right/q_reg_reg_n_0_[19]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.327     6.593 f  tsg/db_right/cur_x_reg[5]_i_13/O
                         net (fo=1, routed)           0.436     7.029    tsg/db_right/cur_x_reg[5]_i_13_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.328     7.357 f  tsg/db_right/cur_x_reg[5]_i_8/O
                         net (fo=1, routed)           0.810     8.167    tsg/db_right/cur_x_reg[5]_i_8_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.157     8.324 f  tsg/db_right/cur_x_reg[5]_i_2/O
                         net (fo=7, routed)           0.968     9.292    tsg/db_right/FSM_sequential_state_reg_reg[0]_0
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.350     9.642 r  tsg/db_right/cur_y_reg[4]_i_3/O
                         net (fo=5, routed)           0.450    10.092    tsg/db_down/cur_y_reg_reg[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.332    10.424 r  tsg/db_down/cur_y_reg[4]_i_1/O
                         net (fo=5, routed)           0.484    10.908    tsg/cur_y_reg0
    SLICE_X4Y5           FDCE                                         r  tsg/cur_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517    14.858    tsg/clk_IBUF_BUFG
    SLICE_X4Y5           FDCE                                         r  tsg/cur_y_reg_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y5           FDCE (Setup_fdce_C_CE)      -0.205    14.878    tsg/cur_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 3.089ns (52.228%)  route 2.825ns (47.772%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.612     5.133    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.587 f  tsg/a_rom/addr_reg_reg/DOADO[1]
                         net (fo=1, routed)           1.017     8.604    tsg/a_rom/font_word[1]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124     8.728 r  tsg/a_rom/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     8.728    tsg/a_rom/rgb_reg[7]_i_6_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.942 r  tsg/a_rom/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           1.104    10.046    vga/rgb_reg_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.297    10.343 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.704    11.047    rgb_next[7]
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.061    15.018    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 tsg/db_right/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.769ns (31.493%)  route 3.848ns (68.507%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    tsg/db_right/clk_IBUF_BUFG
    SLICE_X8Y9           FDCE                                         r  tsg/db_right/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.478     5.566 f  tsg/db_right/q_reg_reg[19]/Q
                         net (fo=4, routed)           0.700     6.266    tsg/db_right/q_reg_reg_n_0_[19]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.327     6.593 f  tsg/db_right/cur_x_reg[5]_i_13/O
                         net (fo=1, routed)           0.436     7.029    tsg/db_right/cur_x_reg[5]_i_13_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I1_O)        0.328     7.357 f  tsg/db_right/cur_x_reg[5]_i_8/O
                         net (fo=1, routed)           0.810     8.167    tsg/db_right/cur_x_reg[5]_i_8_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.157     8.324 f  tsg/db_right/cur_x_reg[5]_i_2/O
                         net (fo=7, routed)           0.939     9.263    tsg/db_set/cur_y_reg_reg[4]_3
    SLICE_X5Y6           LUT2 (Prop_lut2_I1_O)        0.355     9.618 r  tsg/db_set/cur_x_reg[6]_i_4/O
                         net (fo=5, routed)           0.450    10.068    tsg/db_left/cur_x_reg_reg[0]
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124    10.192 r  tsg/db_left/cur_x_reg[6]_i_1/O
                         net (fo=7, routed)           0.514    10.705    tsg/cur_x_reg0
    SLICE_X7Y6           FDCE                                         r  tsg/cur_x_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517    14.858    tsg/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  tsg/cur_x_reg_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y6           FDCE (Setup_fdce_C_CE)      -0.205    14.878    tsg/cur_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  4.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.547%)  route 0.198ns (58.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.198     1.788    tsg/dp_ram/ADDRBWRADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsg/db_up/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_up/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.596     1.479    tsg/db_up/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  tsg/db_up/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  tsg/db_up/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.123     1.743    tsg/db_up/state_reg[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.048     1.791 r  tsg/db_up/q_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    tsg/db_up/q_reg[7]_i_1__1_n_0
    SLICE_X2Y1           FDCE                                         r  tsg/db_up/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.994    tsg/db_up/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  tsg/db_up/q_reg_reg[7]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.131     1.623    tsg/db_up/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tsg/db_up/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_up/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.596     1.479    tsg/db_up/clk_IBUF_BUFG
    SLICE_X3Y1           FDCE                                         r  tsg/db_up/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  tsg/db_up/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.123     1.743    tsg/db_up/state_reg[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.045     1.788 r  tsg/db_up/q_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.788    tsg/db_up/q_reg[5]_i_1__1_n_0
    SLICE_X2Y1           FDCE                                         r  tsg/db_up/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.994    tsg/db_up/clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  tsg/db_up/q_reg_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y1           FDCE (Hold_fdce_C_D)         0.120     1.612    tsg/db_up/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 tsg/db_set/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_set/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.815%)  route 0.132ns (41.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  tsg/db_set/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/db_set/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=25, routed)          0.132     1.722    tsg/db_set/state_reg[0]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.048     1.770 r  tsg/db_set/q_reg[19]_i_1__4/O
                         net (fo=1, routed)           0.000     1.770    tsg/db_set/q_reg[19]_i_1__4_n_0
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    tsg/db_set/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[19]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.131     1.593    tsg/db_set/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           0.098     1.714    vga/Q[4]
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga/h_sync_next
    SLICE_X5Y7           FDCE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.091     1.579    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tsg/db_set/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_set/q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.092%)  route 0.136ns (41.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  tsg/db_set/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/db_set/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=25, routed)          0.136     1.726    tsg/db_set/state_reg[0]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.048     1.774 r  tsg/db_set/q_reg[20]_i_2__4/O
                         net (fo=1, routed)           0.000     1.774    tsg/db_set/q_reg[20]_i_2__4_n_0
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    tsg/db_set/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[20]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.131     1.593    tsg/db_set/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tsg/db_set/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_set/q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  tsg/db_set/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/db_set/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=25, routed)          0.132     1.722    tsg/db_set/state_reg[0]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  tsg/db_set/q_reg[17]_i_1__4/O
                         net (fo=1, routed)           0.000     1.767    tsg/db_set/q_reg[17]_i_1__4_n_0
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    tsg/db_set/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[17]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.120     1.582    tsg/db_set/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/a_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.976%)  route 0.287ns (67.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.287     1.877    tsg/a_rom/ADDRARDADDR[2]
    RAMB18_X0Y0          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.878     2.006    tsg/a_rom/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  tsg/a_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.691    tsg/a_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.394%)  route 0.308ns (68.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.308     1.898    tsg/dp_ram/ADDRBWRADDR[11]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tsg/db_set/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/db_set/q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    tsg/db_set/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  tsg/db_set/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/db_set/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=25, routed)          0.136     1.726    tsg/db_set/state_reg[0]
    SLICE_X8Y4           LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  tsg/db_set/q_reg[18]_i_1__4/O
                         net (fo=1, routed)           0.000     1.771    tsg/db_set/q_reg[18]_i_1__4_n_0
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    tsg/db_set/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  tsg/db_set/q_reg_reg[18]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDCE (Hold_fdce_C_D)         0.121     1.583    tsg/db_set/q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    tsg/a_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y39   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y12    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y46   baudrate_gen/baud_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.036ns (49.796%)  route 4.069ns (50.204%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  transmitter/bit_out_reg/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.069     4.587    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.105 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.105    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 1.456ns (17.991%)  route 6.638ns (82.009%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.638     8.094    vga/AR[0]
    SLICE_X5Y4           FDCE                                         f  vga/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 1.456ns (18.696%)  route 6.333ns (81.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.333     7.789    vga/AR[0]
    SLICE_X7Y4           FDCE                                         f  vga/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 1.456ns (18.696%)  route 6.333ns (81.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.333     7.789    vga/AR[0]
    SLICE_X7Y4           FDCE                                         f  vga/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 1.456ns (18.696%)  route 6.333ns (81.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.333     7.789    vga/AR[0]
    SLICE_X7Y4           FDCE                                         f  vga/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 1.456ns (18.696%)  route 6.333ns (81.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.333     7.789    vga/AR[0]
    SLICE_X7Y4           FDCE                                         f  vga/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 1.456ns (18.696%)  route 6.333ns (81.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.333     7.789    vga/AR[0]
    SLICE_X7Y4           FDCE                                         f  vga/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            receiver/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 1.456ns (24.429%)  route 4.505ns (75.571%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.505     5.961    receiver/D[0]
    SLICE_X2Y11          FDRE                                         r  receiver/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 1.456ns (25.078%)  route 4.350ns (74.922%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         4.350     5.807    vga/AR[0]
    SLICE_X7Y7           FDCE                                         f  vga/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.807ns  (logic 1.456ns (25.078%)  route 4.350ns (74.922%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         4.350     5.807    vga/AR[0]
    SLICE_X7Y7           FDCE                                         f  vga/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_reg/Q
                         net (fo=2, routed)           0.068     0.209    transmitter/en
    SLICE_X5Y9           FDRE                                         r  transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE                         0.000     0.000 r  transmitter/temp_reg[7]/C
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.056     0.197    transmitter/data7
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.242 r  transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.242    transmitter/bit_out_i_3_n_0
    SLICE_X6Y8           FDRE                                         r  transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.514%)  route 0.113ns (44.486%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[1]/Q
                         net (fo=2, routed)           0.113     0.254    transmitter/Q[1]
    SLICE_X7Y9           FDRE                                         r  transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[0]/Q
                         net (fo=1, routed)           0.120     0.261    transmitter/Q[0]
    SLICE_X5Y8           FDRE                                         r  transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  receiver/count_reg[5]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/count_reg[5]/Q
                         net (fo=9, routed)           0.079     0.220    receiver/count_reg[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.265 r  receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.265    receiver/receiving_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.715%)  route 0.161ns (53.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[2]/Q
                         net (fo=2, routed)           0.161     0.302    transmitter/Q[2]
    SLICE_X7Y9           FDRE                                         r  transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.158%)  route 0.118ns (38.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  receiver/data_out_reg[0]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    db_set/Q[0]
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  db_set/data_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    db_set_n_7
    SLICE_X4Y10          FDRE                                         r  data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE                         0.000     0.000 r  transmitter/count_reg[1]/C
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    transmitter/count_reg[1]
    SLICE_X6Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    transmitter/p_0_in__1[2]
    SLICE_X6Y10          FDRE                                         r  transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE                         0.000     0.000 r  transmitter/count_reg[1]/C
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.124     0.265    transmitter/count_reg[1]
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.310 r  transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    transmitter/p_0_in__1[3]
    SLICE_X6Y10          FDRE                                         r  transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  data_in_reg[3]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    transmitter/Q[3]
    SLICE_X7Y9           FDRE                                         r  transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 3.986ns (58.890%)  route 2.783ns (41.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.783     8.391    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.922 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.922    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 3.959ns (58.848%)  route 2.769ns (41.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.769     8.315    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.818 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.818    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.665ns  (logic 3.985ns (59.794%)  route 2.680ns (40.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.680     8.288    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.817 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.817    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 3.961ns (59.585%)  route 2.687ns (40.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.687     8.295    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.801 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.801    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.977ns (60.049%)  route 2.646ns (39.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.646     8.254    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.775 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.775    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 3.953ns (62.480%)  route 2.374ns (37.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.374     7.985    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.481 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.481    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_set/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.153ns  (logic 0.952ns (22.925%)  route 3.201ns (77.075%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.637     5.158    db_set/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  db_set/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  db_set/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.830     6.444    db_set/q_reg[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  db_set/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.650     7.218    db_set/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.342 f  db_set/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.465     7.807    db_set/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  db_set/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=11, routed)          0.716     8.647    db_set/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.771 r  db_set/data_in[7]_i_1/O
                         net (fo=8, routed)           0.540     9.311    db_set_n_8
    SLICE_X4Y9           FDRE                                         r  data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_set/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.153ns  (logic 0.952ns (22.925%)  route 3.201ns (77.075%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.637     5.158    db_set/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  db_set/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  db_set/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.830     6.444    db_set/q_reg[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  db_set/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.650     7.218    db_set/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.342 f  db_set/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.465     7.807    db_set/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  db_set/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=11, routed)          0.716     8.647    db_set/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.771 r  db_set/data_in[7]_i_1/O
                         net (fo=8, routed)           0.540     9.311    db_set_n_8
    SLICE_X4Y9           FDRE                                         r  data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_set/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.153ns  (logic 0.952ns (22.925%)  route 3.201ns (77.075%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.637     5.158    db_set/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  db_set/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  db_set/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.830     6.444    db_set/q_reg[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  db_set/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.650     7.218    db_set/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.342 f  db_set/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.465     7.807    db_set/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  db_set/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=11, routed)          0.716     8.647    db_set/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.771 r  db_set/data_in[7]_i_1/O
                         net (fo=8, routed)           0.540     9.311    db_set_n_8
    SLICE_X4Y9           FDRE                                         r  data_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_set/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.153ns  (logic 0.952ns (22.925%)  route 3.201ns (77.075%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.637     5.158    db_set/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  db_set/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.456     5.614 f  db_set/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.830     6.444    db_set/q_reg[3]
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  db_set/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.650     7.218    db_set/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X3Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.342 f  db_set/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.465     7.807    db_set/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  db_set/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=11, routed)          0.716     8.647    db_set/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.771 r  db_set/data_in[7]_i_1/O
                         net (fo=8, routed)           0.540     9.311    db_set_n_8
    SLICE_X4Y9           FDRE                                         r  data_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[4]/Q
                         net (fo=6, routed)           0.089     1.680    vga/v_count_reg_reg[8]_0[4]
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.725 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.725    vga/v_count_next[5]_i_1_n_0
    SLICE_X10Y6          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.011%)  route 0.124ns (39.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y5          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     1.714    vga/v_count_reg_reg[8]_0[1]
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga/v_count_next[1]_i_1_n_0
    SLICE_X12Y5          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.345%)  route 0.150ns (44.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y6          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  vga/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.150     1.740    vga/v_count_reg_reg[8]_0[0]
    SLICE_X12Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    vga/v_count_next[0]_i_1_n_0
    SLICE_X12Y6          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y5          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.175     1.765    vga/w_y[9]
    SLICE_X12Y5          LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.810    vga/v_count_next[9]_i_2_n_0
    SLICE_X12Y5          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.972%)  route 0.179ns (49.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y5          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 f  vga/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.179     1.769    vga/w_y[9]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    vga/v_count_next[2]_i_1_n_0
    SLICE_X10Y5          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_set/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.290%)  route 0.170ns (47.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.591     1.474    db_set/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  db_set/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  db_set/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=33, routed)          0.170     1.785    db_set/FSM_sequential_state_reg_reg_n_0_[1]
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  db_set/data_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    db_set_n_6
    SLICE_X4Y10          FDRE                                         r  data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.631%)  route 0.174ns (45.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 f  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.174     1.814    vga/Q[0]
    SLICE_X7Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    vga/h_count_next_0[0]
    SLICE_X7Y4           FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.227ns (57.720%)  route 0.166ns (42.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.128     1.603 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.166     1.769    vga/Q[5]
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.099     1.868 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga/h_count_next_0[5]
    SLICE_X7Y7           FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.209ns (52.181%)  route 0.192ns (47.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.192     1.832    vga/Q[0]
    SLICE_X7Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    vga/h_count_next_0[1]
    SLICE_X7Y4           FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (52.051%)  route 0.193ns (47.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.193     1.833    vga/Q[0]
    SLICE_X7Y4           LUT4 (Prop_lut4_I1_O)        0.045     1.878 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vga/h_count_next_0[3]
    SLICE_X7Y4           FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           518 Endpoints
Min Delay           518 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_set/q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.456ns (17.759%)  route 6.744ns (82.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.744     8.200    tsg/db_set/AR[0]
    SLICE_X10Y2          FDCE                                         f  tsg/db_set/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.452     4.793    tsg/db_set/clk_IBUF_BUFG
    SLICE_X10Y2          FDCE                                         r  tsg/db_set/q_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_set/q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.456ns (17.759%)  route 6.744ns (82.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.744     8.200    tsg/db_set/AR[0]
    SLICE_X10Y2          FDCE                                         f  tsg/db_set/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.452     4.793    tsg/db_set/clk_IBUF_BUFG
    SLICE_X10Y2          FDCE                                         r  tsg/db_set/q_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_set/q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.456ns (17.759%)  route 6.744ns (82.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.744     8.200    tsg/db_set/AR[0]
    SLICE_X10Y2          FDCE                                         f  tsg/db_set/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.452     4.793    tsg/db_set/clk_IBUF_BUFG
    SLICE_X10Y2          FDCE                                         r  tsg/db_set/q_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_set/q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.456ns (17.759%)  route 6.744ns (82.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.744     8.200    tsg/db_set/AR[0]
    SLICE_X10Y2          FDCE                                         f  tsg/db_set/q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.452     4.793    tsg/db_set/clk_IBUF_BUFG
    SLICE_X10Y2          FDCE                                         r  tsg/db_set/q_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.456ns (17.759%)  route 6.744ns (82.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.744     8.200    tsg/AR[0]
    SLICE_X11Y2          FDCE                                         f  tsg/pix_y1_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.452     4.793    tsg/clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  tsg/pix_y1_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 1.456ns (17.759%)  route 6.744ns (82.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.744     8.200    tsg/AR[0]
    SLICE_X11Y2          FDCE                                         f  tsg/pix_y2_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.452     4.793    tsg/clk_IBUF_BUFG
    SLICE_X11Y2          FDCE                                         r  tsg/pix_y2_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/db_down/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.098ns  (logic 1.456ns (17.982%)  route 6.642ns (82.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.642     8.098    tsg/db_down/AR[0]
    SLICE_X4Y4           FDCE                                         f  tsg/db_down/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517     4.858    tsg/db_down/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  tsg/db_down/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.098ns  (logic 1.456ns (17.982%)  route 6.642ns (82.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.642     8.098    vga/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517     4.858    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.098ns  (logic 1.456ns (17.982%)  route 6.642ns (82.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.642     8.098    vga/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517     4.858    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/r_25MHz_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.098ns  (logic 1.456ns (17.982%)  route 6.642ns (82.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=224, routed)         6.642     8.098    vga/AR[0]
    SLICE_X4Y4           FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.517     4.858    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/r_25MHz_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.100     0.241    vga/h_count_next[5]
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.265    vga/h_count_next[9]
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.119%)  route 0.121ns (44.881%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.121     0.269    vga/v_count_next[7]
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[9]
    SLICE_X13Y5          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X13Y5          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.117     0.281    vga/v_count_next[6]
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.689%)  route 0.161ns (53.311%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.161     0.302    vga/h_count_next[4]
    SLICE_X4Y7           FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.166     0.307    vga/v_count_next[8]
    SLICE_X11Y6          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.979%)  route 0.164ns (50.021%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.164     0.328    vga/v_count_next[2]
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.201     0.342    vga/h_count_next[3]
    SLICE_X6Y4           FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.831%)  route 0.179ns (52.169%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.179     0.343    vga/h_count_next[8]
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  vga/h_count_reg_reg[8]/C





