// Seed: 3218791898
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output supply0 id_9,
    output tri0 id_10,
    input wire id_11,
    output tri id_12,
    output wire id_13,
    output tri id_14,
    input tri0 id_15,
    output tri id_16,
    input wor id_17,
    input supply0 id_18,
    output tri0 id_19,
    output tri id_20,
    input supply0 id_21,
    output wor id_22,
    input wor id_23,
    output supply1 id_24
    , id_26
);
  wire id_27;
endmodule
module module_1 (
    input wire id_0
);
  supply0 id_2;
  always @(1'h0) id_2 = id_2;
  assign id_2 = 1'd0;
  tri id_3 = id_0;
  module_0(
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3
  );
  always id_3 = 1;
endmodule
