-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ModExp_montMult is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    X_V : IN STD_LOGIC_VECTOR (1023 downto 0);
    Y_V : IN STD_LOGIC_VECTOR (1023 downto 0);
    M_V : IN STD_LOGIC_VECTOR (1023 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (1023 downto 0) );
end;


architecture behav of ModExp_montMult is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv1024_lc_2 : STD_LOGIC_VECTOR (1023 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_26 : BOOLEAN;
    signal M_V_read_reg_185 : STD_LOGIC_VECTOR (1023 downto 0);
    signal Y_V_read_reg_191 : STD_LOGIC_VECTOR (1023 downto 0);
    signal X_V_read_reg_196 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_1_fu_79_p1 : STD_LOGIC_VECTOR (1024 downto 0);
    signal tmp_1_reg_201 : STD_LOGIC_VECTOR (1024 downto 0);
    signal p_cast_fu_83_p1 : STD_LOGIC_VECTOR (1024 downto 0);
    signal p_cast_reg_206 : STD_LOGIC_VECTOR (1024 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_53 : BOOLEAN;
    signal i_fu_97_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_214 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_118_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal r_V_reg_219 : STD_LOGIC_VECTOR (1023 downto 0);
    signal exitcond_fu_91_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_74 : BOOLEAN;
    signal grp_fu_141_p2 : STD_LOGIC_VECTOR (1024 downto 0);
    signal S_V_3_reg_235 : STD_LOGIC_VECTOR (1024 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_83 : BOOLEAN;
    signal tmp_7_fu_146_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_240 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_245 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_reg_250 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_96 : BOOLEAN;
    signal tmp_4_fu_174_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_108 : BOOLEAN;
    signal grp_fu_128_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal S_V_reg_260 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_117 : BOOLEAN;
    signal p_s_reg_56 : STD_LOGIC_VECTOR (1023 downto 0);
    signal bvh_d_index_reg_68 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_assign_cast1_fu_87_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast_fu_110_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_fu_141_p0 : STD_LOGIC_VECTOR (1024 downto 0);
    signal grp_fu_136_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_167 : BOOLEAN;
    signal grp_fu_160_p2 : STD_LOGIC_VECTOR (1024 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_184 : BOOLEAN;
    signal ssdm_int_V_write_assign_fu_179_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);

    component ModExp_sub_1024ns_1024ns_1024_2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1023 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component ModExp_add_1024ns_1024ns_1024_2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1023 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component ModExp_add_1025ns_1025ns_1025_2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (1024 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1024 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1024 downto 0) );
    end component;



begin
    ModExp_sub_1024ns_1024ns_1024_2_U1 : component ModExp_sub_1024ns_1024ns_1024_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        dout_WIDTH => 1024)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_s_reg_56,
        din1 => M_V_read_reg_185,
        ce => ap_const_logic_1,
        dout => grp_fu_128_p2);

    ModExp_add_1024ns_1024ns_1024_2_U2 : component ModExp_add_1024ns_1024ns_1024_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        dout_WIDTH => 1024)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_s_reg_56,
        din1 => r_V_reg_219,
        ce => ap_const_logic_1,
        dout => grp_fu_136_p2);

    ModExp_add_1025ns_1025ns_1025_2_U3 : component ModExp_add_1025ns_1025ns_1025_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 1025,
        din1_WIDTH => 1025,
        dout_WIDTH => 1025)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_141_p0,
        din1 => p_cast_reg_206,
        ce => ap_const_logic_1,
        dout => grp_fu_141_p2);

    ModExp_add_1025ns_1025ns_1025_2_U4 : component ModExp_add_1025ns_1025ns_1025_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 1025,
        din1_WIDTH => 1025,
        dout_WIDTH => 1025)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_1_reg_201,
        din1 => S_V_3_reg_235,
        ce => ap_const_logic_1,
        dout => grp_fu_160_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    bvh_d_index_reg_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                bvh_d_index_reg_68 <= i_reg_214;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                bvh_d_index_reg_68 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    p_s_reg_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                p_s_reg_56 <= tmp_4_fu_174_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                p_s_reg_56 <= ap_const_lv1024_lc_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                M_V_read_reg_185 <= M_V;
                X_V_read_reg_196 <= X_V;
                Y_V_read_reg_191 <= Y_V;
                    tmp_1_reg_201(1023 downto 0) <= tmp_1_fu_79_p1(1023 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                S_V_3_reg_235 <= grp_fu_141_p2;
                tmp_3_reg_245 <= grp_fu_141_p2(1024 downto 1);
                tmp_7_reg_240 <= tmp_7_fu_146_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then
                S_V_reg_260 <= grp_fu_128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then
                ap_return <= ssdm_int_V_write_assign_fu_179_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_reg_214 <= i_fu_97_p2;
                    p_cast_reg_206(1023 downto 0) <= p_cast_fu_83_p1(1023 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond_fu_91_p2 = ap_const_lv1_0))) then
                r_V_reg_219 <= r_V_fu_118_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond_fu_91_p2 = ap_const_lv1_0)))) then
                tmp_2_reg_225 <= tmp_2_fu_123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_7_reg_240)))) then
                tmp_reg_250 <= grp_fu_160_p2(1024 downto 1);
            end if;
        end if;
    end process;
    tmp_1_reg_201(1024) <= '0';
    p_cast_reg_206(1024) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_fu_91_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((exitcond_fu_91_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_108_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_108 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_117_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_117 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_167_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_167 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_184_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_184 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_26_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_26 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_53_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_53 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_74_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_74 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_83_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_83 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_96_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_96 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_26)
    begin
        if (ap_sig_26) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_53)
    begin
        if (ap_sig_53) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_74)
    begin
        if (ap_sig_74) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_83)
    begin
        if (ap_sig_83) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_167)
    begin
        if (ap_sig_167) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_96)
    begin
        if (ap_sig_96) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_108)
    begin
        if (ap_sig_108) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_117)
    begin
        if (ap_sig_117) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_184)
    begin
        if (ap_sig_184) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_91_p2 <= "1" when (bvh_d_index_reg_68 = ap_const_lv11_400) else "0";
    grp_fu_141_p0 <= std_logic_vector(resize(unsigned(r_V_reg_219),1025));
    i_fu_97_p2 <= std_logic_vector(unsigned(bvh_d_index_reg_68) + unsigned(ap_const_lv11_1));
    index_assign_cast1_fu_87_p1 <= std_logic_vector(resize(unsigned(bvh_d_index_reg_68),32));
    p_cast_fu_83_p1 <= std_logic_vector(resize(unsigned(p_s_reg_56),1025));
    r_V_fu_118_p2 <= (tmp_cast_fu_110_p3 and Y_V_read_reg_191);
    ssdm_int_V_write_assign_fu_179_p3 <= 
        p_s_reg_56 when (tmp_2_reg_225(0) = '1') else 
        S_V_reg_260;
    tmp_1_fu_79_p1 <= std_logic_vector(resize(unsigned(M_V),1025));
    tmp_2_fu_123_p2 <= "1" when (unsigned(p_s_reg_56) < unsigned(M_V_read_reg_185)) else "0";
    tmp_4_fu_174_p3 <= 
        tmp_reg_250 when (tmp_7_reg_240(0) = '1') else 
        tmp_3_reg_245;
    tmp_5_fu_103_p3 <= X_V_read_reg_196(to_integer(unsigned(index_assign_cast1_fu_87_p1)) downto to_integer(unsigned(index_assign_cast1_fu_87_p1))) when (to_integer(unsigned(index_assign_cast1_fu_87_p1))>= 0 and to_integer(unsigned(index_assign_cast1_fu_87_p1))<=1023) else "-";
    tmp_7_fu_146_p1 <= grp_fu_136_p2(1 - 1 downto 0);
    tmp_cast_fu_110_p3 <= 
        ap_const_lv1024_lc_2 when (tmp_5_fu_103_p3(0) = '1') else 
        ap_const_lv1024_lc_1;
end behav;
