

================================================================
== Vivado HLS Report for 'myloop'
================================================================
* Date:           Sun Mar 18 17:01:40 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pipeline
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      8|       -|       -|
|Expression       |        -|      -|       0|      25|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      38|
|Register         |        -|      -|     150|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      8|     150|      63|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |myloop_mul_mul_18bkb_U1  |myloop_mul_mul_18bkb  |  i0 * i0  |
    |myloop_mul_mul_18bkb_U2  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18bkb_U3  |myloop_mul_mul_18bkb  |  i0 * i0  |
    |myloop_mul_mul_18bkb_U4  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18bkb_U5  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18bkb_U6  |myloop_mul_mul_18bkb  |  i0 * i0  |
    |myloop_mul_mul_18bkb_U7  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18cud_U8  |myloop_mul_mul_18cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |tmp_fu_35_p2  |     +    |      0|  0|  25|          18|          18|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  25|          18|          18|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   6|   0|    6|          0|
    |r_V_s_reg_129  |  18|   0|   18|          0|
    |tmp1_reg_119   |  18|   0|   18|          0|
    |tmp2_reg_107   |  18|   0|   18|          0|
    |tmp3_reg_94    |  18|   0|   18|          0|
    |tmp5_reg_112   |  18|   0|   18|          0|
    |tmp7_reg_102   |  18|   0|   18|          0|
    |tmp9_reg_124   |  18|   0|   18|          0|
    |tmp_reg_88     |  18|   0|   18|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 150|   0|  150|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_done      | out |    1| ap_ctrl_hs |    myloop    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    myloop    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    myloop    | return value |
|a_V          |  in |   18|   ap_none  |      a_V     |    scalar    |
|b_V          |  in |   18|   ap_none  |      b_V     |    scalar    |
|outp         | out |   64|   ap_vld   |     outp     |    pointer   |
|outp_ap_vld  | out |    1|   ap_vld   |     outp     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

