// Seed: 1967319951
module module_0 ();
  logic   id_1;
  supply1 id_2;
  assign id_1 = id_1;
  wire [-1 : 1 'h0] id_3;
  wire id_4;
  ;
  wire [{  1  {  1 'b0 }  } : 1] id_5;
  assign id_2#(.id_2(1)) = -1'h0;
  wire id_6;
  always $unsigned(16);
  ;
  tri id_7;
  ;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
  module_0 modCall_1 ();
  wire id_3;
  ;
endmodule
