/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 * 
 */
/*================================================================*/
/* Automatically Generated by rdbHC.sh                            */
/*   - Do Not Edit -                                              */
/*================================================================*/
#ifndef chip_address_defines__H
#define chip_address_defines__H

/*-----------------------------------------------*/
/*   Defines for IEEE_PMA_PMD_BLK0 Bank                    */
/*-----------------------------------------------*/
#define IEEE_PMA_PMD_BLK0_BASEADR                                                              (0x0000)
#define IEEE_PMA_PMD_BLK0_PMD_CONTROL_REGISTER_ADR                                             (0x0000)
#define IEEE_PMA_PMD_BLK0_STATUS_REGISTER_ADR                                                  (0x0001)
#define IEEE_PMA_PMD_BLK0_PMD_IDENTIFIER_REGISTER_0_ADR                                        (0x0002)
#define IEEE_PMA_PMD_BLK0_PMD_IDENTIFIER_REGISTER_1_ADR                                        (0x0003)
#define IEEE_PMA_PMD_BLK0_PMD_SPEED_ABILITY_ADR                                                (0x0004)
#define IEEE_PMA_PMD_BLK0_DEVICES_IN_PACKAGE_1_ADR                                             (0x0005)
#define IEEE_PMA_PMD_BLK0_DEVICES_IN_PACKAGE_2_ADR                                             (0x0006)
#define IEEE_PMA_PMD_BLK0_PMD_CONTROL_2_REGISTER_ADR                                           (0x0007)
#define IEEE_PMA_PMD_BLK0_STATUS_REGISTER_2_ADR                                                (0x0008)
#define IEEE_PMA_PMD_BLK0_PMD_TRANSMIT_DISABLE_REGISTER_ADR                                    (0x0009)
#define IEEE_PMA_PMD_BLK0_PMD_EXTENDED_ABILITY_REGISTER_ADR                                    (0x000b)
#define IEEE_PMA_PMD_BLK0_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_ADR                             (0x000d)
#define IEEE_PMA_PMD_BLK0_PMD_OUI_ID0_REGISTER_ADR                                             (0x000e)
#define IEEE_PMA_PMD_BLK0_PMD_OUI_ID1_REG_ADR                                                  (0x000f)

/*-----------------------------------------------*/
/*   Defines for M10G_CL72_IEEE_TX Bank                    */
/*-----------------------------------------------*/
#define M10G_CL72_IEEE_TX_BASEADR                                                              (0x0090)
#define M10G_CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_ADR                                  (0x0096)
#define M10G_CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_ADR                                   (0x0097)
#define M10G_CL72_IEEE_TX_BASE_R_LP_COEFF_UPDATE_REGISTER_152_ADR                              (0x0098)
#define M10G_CL72_IEEE_TX_BASE_R_LD_COEFF_UPDATE_REGISTER_154_ADR                              (0x009a)
#define M10G_CL72_IEEE_TX_BASE_R_LD_STATUS_REPORT_REGISTER_155_ADR                             (0x009b)

/*-----------------------------------------------*/
/*   Defines for M10G_CL72_IEEE_RX Bank                    */
/*-----------------------------------------------*/
#define M10G_CL72_IEEE_RX_BASEADR                                                              (0x0090)
#define M10G_CL72_IEEE_RX_BASE_R_LD_STATUS_REPORT_REGISTER_153_ADR                             (0x0099)

/*-----------------------------------------------*/
/*   Defines for F25G_CL93n72_IEEE_TX Bank                    */
/*-----------------------------------------------*/
#define F25G_CL93N72_IEEE_TX_BASEADR                                                           (0x0090)
#define F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150_ADR                     (0x0096)
#define F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151_ADR                      (0x0097)
#define F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154_ADR                 (0x009a)
#define F25G_CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155_ADR                (0x009b)

/*-----------------------------------------------*/
/*   Defines for F25G_CL93n72_IEEE_RX Bank                    */
/*-----------------------------------------------*/
#define F25G_CL93N72_IEEE_RX_BASEADR                                                           (0x0090)
#define F25G_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152_ADR                 (0x0098)
#define F25G_CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153_ADR                (0x0099)

/*-----------------------------------------------*/
/*   Defines for IEEE_CL91_RX Bank                    */
/*-----------------------------------------------*/
#define IEEE_CL91_RX_BASEADR                                                                   (0x0000)
#define IEEE_CL91_RX_FEC_CONTROL_ADR                                                           (0x00c8)
#define IEEE_CL91_RX_FEC_STATUS_ADR                                                            (0x00c9)
#define IEEE_CL91_RX_FEC_CORR_CW_CNT_LOWER_REG_ADR                                             (0x00ca)
#define IEEE_CL91_RX_FEC_CORR_CW_CNT_UPPER_REG_ADR                                             (0x00cb)
#define IEEE_CL91_RX_FEC_UNCORR_CW_CNT_LOWER_REG_ADR                                           (0x00cc)
#define IEEE_CL91_RX_FEC_UNCORR_CW_CNT_UPPER_REG_ADR                                           (0x00cd)
#define IEEE_CL91_RX_FEC_LANE_MAPPING_ADR                                                      (0x00ce)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_0_LOWER_REG_ADR                                        (0x00d2)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_0_UPPER_REG_ADR                                        (0x00d3)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_1_LOWER_REG_ADR                                        (0x00d4)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_1_UPPER_REG_ADR                                        (0x00d5)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_2_LOWER_REG_ADR                                        (0x00d6)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_2_UPPER_REG_ADR                                        (0x00d7)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_3_LOWER_REG_ADR                                        (0x00d8)
#define IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_3_UPPER_REG_ADR                                        (0x00d9)

/*-----------------------------------------------*/
/*   Defines for IEEE_CL91_TX Bank                    */
/*-----------------------------------------------*/
#define IEEE_CL91_TX_BASEADR                                                                   (0x0000)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_0_REG_ADR                                                  (0x00e6)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_1_REG_ADR                                                  (0x00e7)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_2_REG_ADR                                                  (0x00e8)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_3_REG_ADR                                                  (0x00e9)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_4_REG_ADR                                                  (0x00ea)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_5_REG_ADR                                                  (0x00eb)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_6_REG_ADR                                                  (0x00ec)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_7_REG_ADR                                                  (0x00ed)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_8_REG_ADR                                                  (0x00ee)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_9_REG_ADR                                                  (0x00ef)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_10_REG_ADR                                                 (0x00f0)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_11_REG_ADR                                                 (0x00f1)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_12_REG_ADR                                                 (0x00f2)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_13_REG_ADR                                                 (0x00f3)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_14_REG_ADR                                                 (0x00f4)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_15_REG_ADR                                                 (0x00f5)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_16_REG_ADR                                                 (0x00f6)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_17_REG_ADR                                                 (0x00f7)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_18_REG_ADR                                                 (0x00f8)
#define IEEE_CL91_TX_BIP_ERR_CNT_LN_19_REG_ADR                                                 (0x00f9)
#define IEEE_CL91_TX_PCS_LN_0_MAPPING_REG_ADR                                                  (0x00fa)
#define IEEE_CL91_TX_PCS_LN_1_MAPPING_REG_ADR                                                  (0x00fb)
#define IEEE_CL91_TX_PCS_LN_2_MAPPING_REG_ADR                                                  (0x00fc)
#define IEEE_CL91_TX_PCS_LN_3_MAPPING_REG_ADR                                                  (0x00fd)
#define IEEE_CL91_TX_PCS_LN_4_MAPPING_REG_ADR                                                  (0x00fe)
#define IEEE_CL91_TX_PCS_LN_5_MAPPING_REG_ADR                                                  (0x00ff)
#define IEEE_CL91_TX_PCS_LN_6_MAPPING_REG_ADR                                                  (0x0100)
#define IEEE_CL91_TX_PCS_LN_7_MAPPING_REG_ADR                                                  (0x0101)
#define IEEE_CL91_TX_PCS_LN_8_MAPPING_REG_ADR                                                  (0x0102)
#define IEEE_CL91_TX_PCS_LN_9_MAPPING_REG_ADR                                                  (0x0103)
#define IEEE_CL91_TX_PCS_LN_10_MAPPING_REG_ADR                                                 (0x0104)
#define IEEE_CL91_TX_PCS_LN_11_MAPPING_REG_ADR                                                 (0x0105)
#define IEEE_CL91_TX_PCS_LN_12_MAPPING_REG_ADR                                                 (0x0106)
#define IEEE_CL91_TX_PCS_LN_13_MAPPING_REG_ADR                                                 (0x0107)
#define IEEE_CL91_TX_PCS_LN_14_MAPPING_REG_ADR                                                 (0x0108)
#define IEEE_CL91_TX_PCS_LN_15_MAPPING_REG_ADR                                                 (0x0109)
#define IEEE_CL91_TX_PCS_LN_16_MAPPING_REG_ADR                                                 (0x010a)
#define IEEE_CL91_TX_PCS_LN_17_MAPPING_REG_ADR                                                 (0x010b)
#define IEEE_CL91_TX_PCS_LN_18_MAPPING_REG_ADR                                                 (0x010c)
#define IEEE_CL91_TX_PCS_LN_19_MAPPING_REG_ADR                                                 (0x010d)
#define IEEE_CL91_TX_PCS_ALIGN_STATUS1_REG_ADR                                                 (0x0118)
#define IEEE_CL91_TX_PCS_ALIGN_STATUS2_REG_ADR                                                 (0x0119)
#define IEEE_CL91_TX_PCS_ALIGN_STATUS3_REG_ADR                                                 (0x011a)
#define IEEE_CL91_TX_PCS_ALIGN_STATUS4_REG_ADR                                                 (0x011b)

/*-----------------------------------------------*/
/*   Defines for DEV1_SLICE Bank                    */
/*-----------------------------------------------*/
#define DEV1_SLICE_BASEADR                                                                     (0x0000)
#define DEV1_SLICE_SLICE_ADR                                                                   (0x8000)

/*-----------------------------------------------*/
/*   Defines for SES_MDICS_PMI_ARB_MASK Bank                    */
/*-----------------------------------------------*/
#define SES_MDICS_PMI_ARB_MASK_BASEADR                                                         (0x0000)
#define SES_MDICS_PMI_ARB_MASK_CTRL_ADR                                                        (0x8020)

/*-----------------------------------------------*/
/*   Defines for SES_GEN_CNTRLS Bank                    */
/*-----------------------------------------------*/
#define SES_GEN_CNTRLS_BASEADR                                                                 (0x0000)
#define SES_GEN_CNTRLS_GEN_CONTROL1_ADR                                                        (0x8200)
#define SES_GEN_CNTRLS_GEN_CONTROL2_ADR                                                        (0x8201)
#define SES_GEN_CNTRLS_GEN_CONTROL3_ADR                                                        (0x8202)
#define SES_GEN_CNTRLS_SPI_MST_CODE_START_PTR_ADR                                              (0x8210)
#define SES_GEN_CNTRLS_SPI_SLV_CODE_START_PTR_ADR                                              (0x8211)
#define SES_GEN_CNTRLS_SPI_CODE_LOAD_EN_ADR                                                    (0x8212)
#define SES_GEN_CNTRLS_SPI_EEPROM_CONTROL_ADR                                                  (0x8213)
#define SES_GEN_CNTRLS_MSCR_ADR                                                                (0x8214)
#define SES_GEN_CNTRLS_MSGOUT_ADR                                                              (0x8215)
#define SES_GEN_CNTRLS_MSGIN_ADR                                                               (0x8216)
#define SES_GEN_CNTRLS_BOOT_ADR                                                                (0x8217)
#define SES_GEN_CNTRLS_SLV_MSGOUT_ADR                                                          (0x8218)
#define SES_GEN_CNTRLS_SLV_MSGIN_ADR                                                           (0x8219)
#define SES_GEN_CNTRLS_GPREG10_ADR                                                             (0x822a)
#define SES_GEN_CNTRLS_GPREG11_ADR                                                             (0x822b)
#define SES_GEN_CNTRLS_GPREG12_ADR                                                             (0x822c)
#define SES_GEN_CNTRLS_GPREG13_ADR                                                             (0x822d)
#define SES_GEN_CNTRLS_GPREG14_ADR                                                             (0x822e)
#define SES_GEN_CNTRLS_GPREG15_ADR                                                             (0x822f)
#define SES_GEN_CNTRLS_MST_RUNNING_CHKSUM_ADR                                                  (0x8230)
#define SES_GEN_CNTRLS_SLV_RUNNING_CHKSUM_ADR                                                  (0x8231)
#define SES_GEN_CNTRLS_MST_RUNNING_BYTE_CNT_ADR                                                (0x8232)
#define SES_GEN_CNTRLS_SLV_RUNNING_BYTE_CNT_ADR                                                (0x8233)
#define SES_GEN_CNTRLS_FIRMWARE_VERSION_ADR                                                    (0x8234)
#define SES_GEN_CNTRLS_FIRMWARE_ENABLE_ADR                                                     (0x8235)
#define SES_GEN_CNTRLS_MICRO_SYNC_0_ADR                                                        (0x8240)
#define SES_GEN_CNTRLS_MICRO_SYNC_1_ADR                                                        (0x8241)
#define SES_GEN_CNTRLS_MICRO_SYNC_2_ADR                                                        (0x8242)
#define SES_GEN_CNTRLS_MICRO_SYNC_3_ADR                                                        (0x8243)
#define SES_GEN_CNTRLS_MICRO_SYNC_4_ADR                                                        (0x8244)
#define SES_GEN_CNTRLS_MICRO_SYNC_5_ADR                                                        (0x8245)
#define SES_GEN_CNTRLS_MICRO_SYNC_6_ADR                                                        (0x8246)
#define SES_GEN_CNTRLS_MICRO_SYNC_7_ADR                                                        (0x8247)

/*-----------------------------------------------*/
/*   Defines for SES_MICRO_BOOT Bank                    */
/*-----------------------------------------------*/
#define SES_MICRO_BOOT_BASEADR                                                                 (0x0000)
#define SES_MICRO_BOOT_BOOT_POR_ADR                                                            (0x82ff)

/*-----------------------------------------------*/
/*   Defines for SES_M0ACCESS_ADDR Bank          */
/*-----------------------------------------------*/
#define SES_M0ACCESS_ADDR_BASEADR                                                              (0x0000)
#define SES_M0ACCESS_ADDR_MASTER_DRAM_MEM_ADD_ADR                                              (0x8401)

/*-----------------------------------------------*/
/*   Defines for SES_M0ACCESS_DATA Bank          */
/*-----------------------------------------------*/
#define SES_M0ACCESS_DATA_BASEADR                                                              (0x0000)
#define SES_M0ACCESS_DATA_MASTER_DRAM_WDATA_ADR                                                (0x8414)
#define SES_M0ACCESS_DATA_MASTER_DRAM_RDATA_ADR                                                (0x8415)

/*-----------------------------------------------*/
/*   Defines for SES_CTRL Bank                    */
/*-----------------------------------------------*/
#define SES_CTRL_BASEADR                                                                       (0x0000)
#define SES_CTRL_CHIP_ID_ADR                                                                   (0x8a00)
#define SES_CTRL_CHIP_REVISION_ADR                                                             (0x8a01)
#define SES_CTRL_M0_EISR_ADR                                                                   (0x8a10)
#define SES_CTRL_M0_EIPR_ADR                                                                   (0x8a11)
#define SES_CTRL_M0_EIER_ADR                                                                   (0x8a12)
#define SES_CTRL_MM_EISR_ADR                                                                   (0x8a13)
#define SES_CTRL_MM_EIPR_ADR                                                                   (0x8a14)
#define SES_CTRL_MM_EIER_ADR                                                                   (0x8a15)
#define SES_CTRL_DF_EISR_ADR                                                                   (0x8a16)
#define SES_CTRL_DF_EIPR_ADR                                                                   (0x8a17)
#define SES_CTRL_DF_EIER_ADR                                                                   (0x8a18)
#define SES_CTRL_DEMUX_EISR_ADR                                                                (0x8a19)
#define SES_CTRL_DEMUX_EIPR_ADR                                                                (0x8a1a)
#define SES_CTRL_DEMUX_EIER_ADR                                                                (0x8a1b)
#define SES_CTRL_MUX_EISR_ADR                                                                  (0x8a1c)
#define SES_CTRL_MUX_EIPR_ADR                                                                  (0x8a1d)
#define SES_CTRL_MUX_EIER_ADR                                                                  (0x8a1e)
#define SES_CTRL_GENERAL_PURPOSE_IO_CTRL0_ADR                                                  (0x8a80)
#define SES_CTRL_GENERAL_PURPOSE_IO_CTRL1_ADR                                                  (0x8a81)
#define SES_CTRL_TEST_PAD_CTRL_ADR                                                             (0x8a82)
#define SES_CTRL_CLOCK_SCALER_CTRL_ADR                                                         (0x8af0)

/*-----------------------------------------------*/
/*   Defines for SES_MODULE_CNTRL Bank                    */
/*-----------------------------------------------*/
#define SES_MODULE_CNTRL_BASEADR                                                               (0x0000)
#define SES_MODULE_CNTRL_CONTROL_ADR                                                           (0x8700)
#define SES_MODULE_CNTRL_STATUS_ADR                                                            (0x8701)
#define SES_MODULE_CNTRL_XFER_COUNT_ADR                                                        (0x8702)
#define SES_MODULE_CNTRL_ADDRESS_ADR                                                           (0x8703)
#define SES_MODULE_CNTRL_XFER_ADDRESS_ADR                                                      (0x8704)
#define SES_MODULE_CNTRL_DEV_ID_ADR                                                            (0x8705)
#define SES_MODULE_CNTRL_RAM_NVR0_ADR                                                          (0x8800) 

/*-----------------------------------------------*/
/*   Defines for SES_PAD_CTRL Bank                    */
/*-----------------------------------------------*/
#define SES_PAD_CTRL_BASEADR                                                                   (0x0000)
#define SES_PAD_CTRL_EXT_UC_RSTB_OUT_CONTROL_ADR                                               (0x8a54)
#define SES_PAD_CTRL_MOD_LOPWR_CONTROL_ADR                                                     (0x8a58)
#define SES_PAD_CTRL_MOD_LOPWR_STATUS_ADR                                                      (0x8a59)
#define SES_PAD_CTRL_MOD_ABS_CONTROL_ADR                                                       (0x8a5a)
#define SES_PAD_CTRL_MOD_ABS_STATUS_ADR                                                        (0x8a5b)
#define SES_PAD_CTRL_MOD_RSTN_CONTROL_ADR                                                      (0x8a5c)
#define SES_PAD_CTRL_MOD_RSTN_STATUS_ADR                                                       (0x8a5d)
#define SES_PAD_CTRL_MOD_INTRN_CONTROL_ADR                                                     (0x8a5e)
#define SES_PAD_CTRL_MOD_INTRN_STATUS_ADR                                                      (0x8a5f)
#define SES_PAD_CTRL_MOD_TX_DIS_LOPWR2_CONTROL_ADR                                             (0x8a60)
#define SES_PAD_CTRL_MOD_TX_DIS_LOPWR2_STATUS_ADR                                              (0x8a61)
#define SES_PAD_CTRL_MOD_RX_LOS_ABS2_CONTROL_ADR                                               (0x8a62)
#define SES_PAD_CTRL_MOD_RX_LOS_ABS2_STATUS_ADR                                                (0x8a63)
#define SES_PAD_CTRL_GPIO_0_CONTROL_ADR                                                        (0x8a64)
#define SES_PAD_CTRL_GPIO_0_STATUS_ADR                                                         (0x8a65)
#define SES_PAD_CTRL_GPIO_1_CONTROL_ADR                                                        (0x8a66)
#define SES_PAD_CTRL_GPIO_1_STATUS_ADR                                                         (0x8a67)
#define SES_PAD_CTRL_GPIO_2_CONTROL_ADR                                                        (0x8a68)
#define SES_PAD_CTRL_GPIO_2_STATUS_ADR                                                         (0x8a69)
#define SES_PAD_CTRL_GPIO_3_CONTROL_ADR                                                        (0x8a6a)
#define SES_PAD_CTRL_GPIO_3_STATUS_ADR                                                         (0x8a6b)

/*-----------------------------------------------*/
/*   Defines for CL91_USER_RX Bank                    */
/*-----------------------------------------------*/
#define CL91_USER_RX_BASEADR                                                                   (0x9400)
#define CL91_USER_RX_STATUS_ADR                                                                (0x9400)
#define CL91_USER_RX_LATCHED_STATUS_ADR                                                        (0x9401)
#define CL91_USER_RX_PHY_LN0_MAPPING_CTRL1_ADR                                                 (0x9406)
#define CL91_USER_RX_PHY_LN0_MAPPING_CTRL2_ADR                                                 (0x9407)
#define CL91_USER_RX_PHY_LN0_MAPPING_CTRL3_ADR                                                 (0x9408)
#define CL91_USER_RX_PHY_LN1_MAPPING_CTRL1_ADR                                                 (0x9409)
#define CL91_USER_RX_PHY_LN1_MAPPING_CTRL2_ADR                                                 (0x940a)
#define CL91_USER_RX_PHY_LN1_MAPPING_CTRL3_ADR                                                 (0x940b)
#define CL91_USER_RX_PHY_LN2_MAPPING_CTRL1_ADR                                                 (0x940c)
#define CL91_USER_RX_PHY_LN2_MAPPING_CTRL2_ADR                                                 (0x940d)
#define CL91_USER_RX_PHY_LN2_MAPPING_CTRL3_ADR                                                 (0x940e)
#define CL91_USER_RX_PHY_LN3_MAPPING_CTRL1_ADR                                                 (0x940f)
#define CL91_USER_RX_PHY_LN3_MAPPING_CTRL2_ADR                                                 (0x9410)
#define CL91_USER_RX_PHY_LN3_MAPPING_CTRL3_ADR                                                 (0x9411)

/*-----------------------------------------------*/
/*   Defines for CL91_USER_TX Bank                    */
/*-----------------------------------------------*/
#define CL91_USER_TX_BASEADR                                                                   (0x9c00)
#define CL91_USER_TX_STATUS1_ADR                                                               (0x9c01)
#define CL91_USER_TX_STATUS2_ADR                                                               (0x9c02)
#define CL91_USER_TX_STATUS3_ADR                                                               (0x9c03)
#define CL91_USER_TX_STATUS4_ADR                                                               (0x9c04)
#define CL91_USER_TX_STATUS5_ADR                                                               (0x9c05)
#define CL91_USER_TX_LN0_STATUS_ADR                                                            (0x9c06)
#define CL91_USER_TX_LN1_STATUS_ADR                                                            (0x9c07)
#define CL91_USER_TX_LN2_STATUS_ADR                                                            (0x9c08)
#define CL91_USER_TX_LN3_STATUS_ADR                                                            (0x9c09)
#define CL91_USER_TX_LN4_STATUS_ADR                                                            (0x9c0a)
#define CL91_USER_TX_LN5_STATUS_ADR                                                            (0x9c0b)
#define CL91_USER_TX_LN6_STATUS_ADR                                                            (0x9c0c)
#define CL91_USER_TX_LN7_STATUS_ADR                                                            (0x9c0d)
#define CL91_USER_TX_LN8_STATUS_ADR                                                            (0x9c0e)
#define CL91_USER_TX_LN9_STATUS_ADR                                                            (0x9c0f)
#define CL91_USER_TX_LN10_STATUS_ADR                                                           (0x9c10)
#define CL91_USER_TX_LN11_STATUS_ADR                                                           (0x9c11)
#define CL91_USER_TX_LN12_STATUS_ADR                                                           (0x9c12)
#define CL91_USER_TX_LN13_STATUS_ADR                                                           (0x9c13)
#define CL91_USER_TX_LN14_STATUS_ADR                                                           (0x9c14)
#define CL91_USER_TX_LN15_STATUS_ADR                                                           (0x9c15)
#define CL91_USER_TX_LN16_STATUS_ADR                                                           (0x9c16)
#define CL91_USER_TX_LN17_STATUS_ADR                                                           (0x9c17)
#define CL91_USER_TX_LN18_STATUS_ADR                                                           (0x9c18)
#define CL91_USER_TX_LN19_STATUS_ADR                                                           (0x9c19)

/*-----------------------------------------------*/
/*   Defines for RX_ANA_REGS Bank                    */
/*-----------------------------------------------*/
#define RX_ANA_REGS_BASEADR                                                                    (0xc0b0)
#define RX_ANA_REGS_ANARXCONTROL3_ADR                                                          (0xc0ba)

/*-----------------------------------------------*/
/*   Defines for DP Bank                    */
/*-----------------------------------------------*/
#define DP_BASEADR                                                                             (0x0000)
#define DP_DP_CONTROL0_ADR                                                                     (0xa100)
#define DP_SESTO_MODE_CTRL0_ADR                                                                (0xa101)
#define DP_SESTO_MODE_CTRL1_ADR                                                                (0xa102)
#define DP_LANE_RESET_CONTROL0_ADR                                                             (0xa103)
#define DP_DECODED_MODE_STATUS0_ADR                                                            (0xa108)
#define DP_DECODED_MODE_STATUS1_ADR                                                            (0xa109)
#define DP_DEMUX_FEC_RC_CTRL_ADR                                                               (0xa10a)
#define DP_DEMUX_P0_FIFO_CTRL_ADR                                                              (0xa10b)
#define DP_DEMUX_P1_FIFO_CTRL_ADR                                                              (0xa10c)
#define DP_DEMUX_P2_FIFO_CTRL_ADR                                                              (0xa10d)
#define DP_DEMUX_P3_FIFO_CTRL_ADR                                                              (0xa10e)
#define DP_MUX_FEC_RC_CTRL_ADR                                                                 (0xa10f)
#define DP_MUX_P0_FIFO_CTRL_ADR                                                                (0xa110)
#define DP_MUX_P1_FIFO_CTRL_ADR                                                                (0xa111)
#define DP_MUX_P2_FIFO_CTRL_ADR                                                                (0xa112)
#define DP_MUX_P3_FIFO_CTRL_ADR                                                                (0xa113)
#define DP_MUX_P4_FIFO_CTRL_ADR                                                                (0xa114)
#define DP_MUX_P5_FIFO_CTRL_ADR                                                                (0xa115)
#define DP_MUX_P6_FIFO_CTRL_ADR                                                                (0xa116)
#define DP_MUX_P7_FIFO_CTRL_ADR                                                                (0xa117)
#define DP_MUX_P8_FIFO_CTRL_ADR                                                                (0xa118)
#define DP_MUX_P9_FIFO_CTRL_ADR                                                                (0xa119)
#define DP_COMMON_FIFO_CTRL_ADR                                                                (0xa11a)
#define DP_MUX_FERR_LH_ADR                                                                     (0xa140)
#define DP_DEMUX_FERR_LH_ADR                                                                   (0xa141)
#define DP_MUX_FEC_RC_FERR_LH_ADR                                                              (0xa142)
#define DP_DEMUX_FEC_RC_FERR_LH_ADR                                                            (0xa143)
#define DP_MER_AN_LANE_SELECT_ADR                                                              (0xa200)
#define DP_FAL_AN_LANE_SELECT_ADR                                                              (0xa201)
#define DP_FAL_MER_LINE_SIDE_RESET_CONTROL1_ADR                                                (0xa208)
#define DP_FMON0_MAIN_CONTROL_ADR                                                              (0xa220)
#define DP_FMON1_MAIN_CONTROL_ADR                                                              (0xa221)
#define DP_FMON2_MAIN_CONTROL_ADR                                                              (0xa222)
#define DP_FMON3_MAIN_CONTROL_ADR                                                              (0xa223)
#define DP_MMON0_MAIN_CONTROL_ADR                                                              (0xa224)
#define DP_MMON1_MAIN_CONTROL_ADR                                                              (0xa225)
#define DP_MMON2_MAIN_CONTROL_ADR                                                              (0xa226)
#define DP_MMON3_MAIN_CONTROL_ADR                                                              (0xa227)
#define DP_MMON4_MAIN_CONTROL_ADR                                                              (0xa228)
#define DP_MMON5_MAIN_CONTROL_ADR                                                              (0xa229)
#define DP_MMON6_MAIN_CONTROL_ADR                                                              (0xa22a)
#define DP_MMON7_MAIN_CONTROL_ADR                                                              (0xa22b)
#define DP_MMON8_MAIN_CONTROL_ADR                                                              (0xa22c)
#define DP_MMON9_MAIN_CONTROL_ADR                                                              (0xa22d)
#define DP_FMON0_MAIN_STATUS_ADR                                                               (0xa274)
#define DP_FMON1_MAIN_STATUS_ADR                                                               (0xa275)
#define DP_FMON2_MAIN_STATUS_ADR                                                               (0xa276)
#define DP_FMON3_MAIN_STATUS_ADR                                                               (0xa277)
#define DP_MMON0_MAIN_STATUS_ADR                                                               (0xa278)
#define DP_MMON1_MAIN_STATUS_ADR                                                               (0xa279)
#define DP_MMON2_MAIN_STATUS_ADR                                                               (0xa27a)
#define DP_MMON3_MAIN_STATUS_ADR                                                               (0xa27b)
#define DP_MMON4_MAIN_STATUS_ADR                                                               (0xa27c)
#define DP_MMON5_MAIN_STATUS_ADR                                                               (0xa27d)
#define DP_MMON6_MAIN_STATUS_ADR                                                               (0xa27e)
#define DP_MMON7_MAIN_STATUS_ADR                                                               (0xa27f)
#define DP_MMON8_MAIN_STATUS_ADR                                                               (0xa280)
#define DP_MMON9_MAIN_STATUS_ADR                                                               (0xa281)
#define DP_FMON0_CL49_BER_STATUS_ADR                                                           (0xa282)
#define DP_FMON1_CL49_BER_STATUS_ADR                                                           (0xa283)
#define DP_FMON2_CL49_BER_STATUS_ADR                                                           (0xa284)
#define DP_FMON3_CL49_BER_STATUS_ADR                                                           (0xa285)
#define DP_MMON0_CL49_BER_STATUS_ADR                                                           (0xa286)
#define DP_MMON1_CL49_BER_STATUS_ADR                                                           (0xa287)
#define DP_MMON2_CL49_BER_STATUS_ADR                                                           (0xa288)
#define DP_MMON3_CL49_BER_STATUS_ADR                                                           (0xa289)
#define DP_MMON4_CL49_BER_STATUS_ADR                                                           (0xa28a)
#define DP_MMON5_CL49_BER_STATUS_ADR                                                           (0xa28b)
#define DP_MMON6_CL49_BER_STATUS_ADR                                                           (0xa28c)
#define DP_MMON7_CL49_BER_STATUS_ADR                                                           (0xa28d)
#define DP_MMON8_CL49_BER_STATUS_ADR                                                           (0xa28e)
#define DP_MMON9_CL49_BER_STATUS_ADR                                                           (0xa28f)
#define DP_FMON0_BER_COUNT_MSB_ADR                                                             (0xa290)
#define DP_FMON1_BER_COUNT_MSB_ADR                                                             (0xa291)
#define DP_FMON2_BER_COUNT_MSB_ADR                                                             (0xa292)
#define DP_FMON3_BER_COUNT_MSB_ADR                                                             (0xa293)
#define DP_MMON0_BER_COUNT_MSB_ADR                                                             (0xa294)
#define DP_MMON1_BER_COUNT_MSB_ADR                                                             (0xa295)
#define DP_MMON2_BER_COUNT_MSB_ADR                                                             (0xa296)
#define DP_MMON3_BER_COUNT_MSB_ADR                                                             (0xa297)
#define DP_MMON4_BER_COUNT_MSB_ADR                                                             (0xa298)
#define DP_MMON5_BER_COUNT_MSB_ADR                                                             (0xa299)
#define DP_MMON6_BER_COUNT_MSB_ADR                                                             (0xa29a)
#define DP_MMON7_BER_COUNT_MSB_ADR                                                             (0xa29b)
#define DP_MMON8_BER_COUNT_MSB_ADR                                                             (0xa29c)
#define DP_MMON9_BER_COUNT_MSB_ADR                                                             (0xa29d)
#define DP_FMON0_LIVE_STATUS_ADR                                                               (0xa29e)
#define DP_FMON1_LIVE_STATUS_ADR                                                               (0xa29f)
#define DP_FMON2_LIVE_STATUS_ADR                                                               (0xa2a0)
#define DP_FMON3_LIVE_STATUS_ADR                                                               (0xa2a1)
#define DP_MMON0_LIVE_STATUS_ADR                                                               (0xa2a2)
#define DP_MMON1_LIVE_STATUS_ADR                                                               (0xa2a3)
#define DP_MMON2_LIVE_STATUS_ADR                                                               (0xa2a4)
#define DP_MMON3_LIVE_STATUS_ADR                                                               (0xa2a5)
#define DP_MMON4_LIVE_STATUS_ADR                                                               (0xa2a6)
#define DP_MMON5_LIVE_STATUS_ADR                                                               (0xa2a7)
#define DP_MMON6_LIVE_STATUS_ADR                                                               (0xa2a8)
#define DP_MMON7_LIVE_STATUS_ADR                                                               (0xa2a9)
#define DP_MMON8_LIVE_STATUS_ADR                                                               (0xa2aa)
#define DP_MMON9_LIVE_STATUS_ADR                                                               (0xa2ab)
#define DP_PCS_MON_RESET_FRC_CONTROL0_ADR                                                      (0xa2ac)
#define DP_PCS_MON_RESET_FRC_CONTROL1_ADR                                                      (0xa2ad)

/*-----------------------------------------------*/
/*   Defines for MRX_TEST Bank                    */
/*-----------------------------------------------*/
#define MRX_TEST_BASEADR                                                                       (0x0000)
#define MRX_TEST_PATTERN_ADR                                                                   (0xa914)
#define MRX_TEST_CONTROL1_LN0_ADR                                                              (0xa915)
#define MRX_TEST_CONTROL1_LN1_ADR                                                              (0xa916)
#define MRX_TEST_CONTROL1_LN2_ADR                                                              (0xa917)
#define MRX_TEST_CONTROL1_LN3_ADR                                                              (0xa918)
#define MRX_TEST_CONTROL1_LN4_ADR                                                              (0xa919)
#define MRX_TEST_CONTROL1_LN5_ADR                                                              (0xa91a)
#define MRX_TEST_CONTROL1_LN6_ADR                                                              (0xa91b)
#define MRX_TEST_CONTROL1_LN7_ADR                                                              (0xa91c)
#define MRX_TEST_CONTROL1_LN8_ADR                                                              (0xa91d)
#define MRX_TEST_CONTROL1_LN9_ADR                                                              (0xa91e)
#define MRX_TEST_STATUS1_LN0_ADR                                                               (0xa91f)
#define MRX_TEST_STATUS1_LN1_ADR                                                               (0xa920)
#define MRX_TEST_STATUS1_LN2_ADR                                                               (0xa921)
#define MRX_TEST_STATUS1_LN3_ADR                                                               (0xa922)
#define MRX_TEST_STATUS1_LN4_ADR                                                               (0xa923)
#define MRX_TEST_STATUS1_LN5_ADR                                                               (0xa924)
#define MRX_TEST_STATUS1_LN6_ADR                                                               (0xa925)
#define MRX_TEST_STATUS1_LN7_ADR                                                               (0xa926)
#define MRX_TEST_STATUS1_LN8_ADR                                                               (0xa927)
#define MRX_TEST_STATUS1_LN9_ADR                                                               (0xa928)

/*-----------------------------------------------*/
/*   Defines for DRX_TEST Bank                    */
/*-----------------------------------------------*/
#define DRX_TEST_BASEADR                                                                       (0x0000)
#define DRX_TEST_PATTERN_ADR                                                                   (0xb900)
#define DRX_TEST_CONTROL_LN0_ADR                                                               (0xb901)
#define DRX_TEST_CONTROL_LN1_ADR                                                               (0xb902)
#define DRX_TEST_CONTROL_LN2_ADR                                                               (0xb903)
#define DRX_TEST_CONTROL_LN3_ADR                                                               (0xb904)
#define DRX_TEST_STATUS_LN0_ADR                                                                (0xb905)
#define DRX_TEST_STATUS_LN1_ADR                                                                (0xb906)
#define DRX_TEST_STATUS_LN2_ADR                                                                (0xb907)
#define DRX_TEST_STATUS_LN3_ADR                                                                (0xb908)

/*-----------------------------------------------*/
/*   Defines for MERLIN_IF Bank                    */
/*-----------------------------------------------*/
#define MERLIN_IF_BASEADR                                                                      (0xae00)
#define MERLIN_IF_CONTROL1_LANE0_ADR                                                           (0xae00)
#define MERLIN_IF_CONTROL1_LANE1_ADR                                                           (0xae01)
#define MERLIN_IF_CONTROL1_LANE2_ADR                                                           (0xae02)
#define MERLIN_IF_CONTROL1_LANE3_ADR                                                           (0xae03)
#define MERLIN_IF_CONTROL1_LANE4_ADR                                                           (0xae04)
#define MERLIN_IF_CONTROL1_LANE5_ADR                                                           (0xae05)
#define MERLIN_IF_CONTROL1_LANE6_ADR                                                           (0xae06)
#define MERLIN_IF_CONTROL1_LANE7_ADR                                                           (0xae07)
#define MERLIN_IF_CONTROL1_LANE8_ADR                                                           (0xae08)
#define MERLIN_IF_CONTROL1_LANE9_ADR                                                           (0xae09)
#define MERLIN_IF_CONTROL2_LANE0_ADR                                                           (0xae10)
#define MERLIN_IF_CONTROL2_LANE1_ADR                                                           (0xae11)
#define MERLIN_IF_CONTROL2_LANE2_ADR                                                           (0xae12)
#define MERLIN_IF_CONTROL2_LANE3_ADR                                                           (0xae13)
#define MERLIN_IF_CONTROL2_LANE4_ADR                                                           (0xae14)
#define MERLIN_IF_CONTROL2_LANE5_ADR                                                           (0xae15)
#define MERLIN_IF_CONTROL2_LANE6_ADR                                                           (0xae16)
#define MERLIN_IF_CONTROL2_LANE7_ADR                                                           (0xae17)
#define MERLIN_IF_CONTROL2_LANE8_ADR                                                           (0xae18)
#define MERLIN_IF_CONTROL2_LANE9_ADR                                                           (0xae19)
#define MERLIN_IF_COMMON_CONTROL_ADR                                                           (0xae20)
#define MERLIN_IF_RESCAL_ADR                                                                   (0xae21)
#define MERLIN_IF_REPEATER_STATUS_LANE0_ADR                                                    (0xae22)
#define MERLIN_IF_REPEATER_STATUS_LANE1_ADR                                                    (0xae23)
#define MERLIN_IF_REPEATER_STATUS_LANE2_ADR                                                    (0xae24)
#define MERLIN_IF_REPEATER_STATUS_LANE3_ADR                                                    (0xae25)
#define MERLIN_IF_REPEATER_STATUS_LANE4_ADR                                                    (0xae26)
#define MERLIN_IF_REPEATER_STATUS_LANE5_ADR                                                    (0xae27)
#define MERLIN_IF_REPEATER_STATUS_LANE6_ADR                                                    (0xae28)
#define MERLIN_IF_REPEATER_STATUS_LANE7_ADR                                                    (0xae29)
#define MERLIN_IF_REPEATER_STATUS_LANE8_ADR                                                    (0xae30)
#define MERLIN_IF_REPEATER_STATUS_LANE9_ADR                                                    (0xae31)
#define MERLIN_IF_PMD_PLL_LOCK_STATUS_ADR                                                      (0xae36)

/*-----------------------------------------------*/
/*   Defines for FALCON_IF Bank                    */
/*-----------------------------------------------*/
#define FALCON_IF_BASEADR                                                                      (0xbe00)
#define FALCON_IF_CONTROL1_LANE0_ADR                                                           (0xbe00)
#define FALCON_IF_CONTROL1_LANE1_ADR                                                           (0xbe01)
#define FALCON_IF_CONTROL1_LANE2_ADR                                                           (0xbe02)
#define FALCON_IF_CONTROL1_LANE3_ADR                                                           (0xbe03)
#define FALCON_IF_CONTROL2_LANE0_ADR                                                           (0xbe04)
#define FALCON_IF_CONTROL2_LANE1_ADR                                                           (0xbe05)
#define FALCON_IF_CONTROL2_LANE2_ADR                                                           (0xbe06)
#define FALCON_IF_CONTROL2_LANE3_ADR                                                           (0xbe07)
#define FALCON_IF_COMMON_CONTROL_ADR                                                           (0xbe08)
#define FALCON_IF_RESCAL_ADR                                                                   (0xbe09)
#define FALCON_IF_REPEATER_STATUS_LANE0_ADR                                                    (0xbe10)
#define FALCON_IF_REPEATER_STATUS_LANE1_ADR                                                    (0xbe11)
#define FALCON_IF_REPEATER_STATUS_LANE2_ADR                                                    (0xbe12)
#define FALCON_IF_REPEATER_STATUS_LANE3_ADR                                                    (0xbe13)
#define FALCON_IF_PMD_PLL_STS_ADR                                                              (0xbe21)

/*-----------------------------------------------*/
/*   Defines for M10G_SIGDET Bank                    */
/*-----------------------------------------------*/
#define M10G_SIGDET_BASEADR                                                                    (0xd0c0)
#define M10G_SIGDET_SIGDET_CTRL_1_ADR                                                          (0xd0c1)

/*-----------------------------------------------*/
/*   Defines for M10G_CKRST_CTRL Bank                    */
/*-----------------------------------------------*/
#define M10G_CKRST_CTRL_BASEADR                                                                (0xd080)
#define M10G_CKRST_CTRL_OSR_MODE_CONTROL_ADR                                                   (0xd080)
#define M10G_CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_ADR                                 (0xd081)
#define M10G_CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_ADR                              (0xd082)

/*-----------------------------------------------*/
/*   Defines for M10G_PLL_CAL Bank                    */
/*-----------------------------------------------*/
#define M10G_PLL_CAL_BASEADR                                                                   (0xd120)
#define M10G_PLL_CAL_PLL_CALSTS_0_ADR                                                          (0xd128)

/*-----------------------------------------------*/
/*   Defines for M10G_AMSCOM Bank                    */
/*-----------------------------------------------*/
#define M10G_AMSCOM_BASEADR                                                                    (0xd0b0)
#define M10G_AMSCOM_PLL_CTRL_3_ADR                                                             (0xd0b3)
#define M10G_AMSCOM_PLL_CTRL_6_ADR                                                             (0xd0b6)
#define M10G_AMSCOM_PLL_CTRL_7_ADR                                                             (0xd0b7)
#define M10G_AMSCOM_PLL_CTRL_8_ADR                                                             (0xd0b8)
#define M10G_AMSCOM_PLL_CTRL_9_ADR                                                             (0xd0b9)

/*-----------------------------------------------*/
/*   Defines for M10G_PATT_GEN Bank                    */
/*-----------------------------------------------*/
#define M10G_PATT_GEN_BASEADR                                                                  (0xd100)
#define M10G_PATT_GEN_PATT_GEN_SEQ_0_ADR                                                       (0xd100)
#define M10G_PATT_GEN_PATT_GEN_SEQ_1_ADR                                                       (0xd101)
#define M10G_PATT_GEN_PATT_GEN_SEQ_2_ADR                                                       (0xd102)
#define M10G_PATT_GEN_PATT_GEN_SEQ_3_ADR                                                       (0xd103)
#define M10G_PATT_GEN_PATT_GEN_SEQ_4_ADR                                                       (0xd104)
#define M10G_PATT_GEN_PATT_GEN_SEQ_5_ADR                                                       (0xd105)
#define M10G_PATT_GEN_PATT_GEN_SEQ_6_ADR                                                       (0xd106)
#define M10G_PATT_GEN_PATT_GEN_SEQ_7_ADR                                                       (0xd107)
#define M10G_PATT_GEN_PATT_GEN_SEQ_8_ADR                                                       (0xd108)
#define M10G_PATT_GEN_PATT_GEN_SEQ_9_ADR                                                       (0xd109)
#define M10G_PATT_GEN_PATT_GEN_SEQ_10_ADR                                                      (0xd10a)
#define M10G_PATT_GEN_PATT_GEN_SEQ_11_ADR                                                      (0xd10b)
#define M10G_PATT_GEN_PATT_GEN_SEQ_12_ADR                                                      (0xd10c)
#define M10G_PATT_GEN_PATT_GEN_SEQ_13_ADR                                                      (0xd10d)
#define M10G_PATT_GEN_PATT_GEN_SEQ_14_ADR                                                      (0xd10e)

/*-----------------------------------------------*/
/*   Defines for M10G_TX_FED Bank                    */
/*-----------------------------------------------*/
#define M10G_TX_FED_BASEADR                                                                    (0xd110)
#define M10G_TX_FED_TXFIR_CONTROL1_ADR                                                         (0xd110)
#define M10G_TX_FED_TXFIR_CONTROL2_ADR                                                         (0xd111)
#define M10G_TX_FED_TXFIR_CONTROL3_ADR                                                         (0xd112)

/*-----------------------------------------------*/
/*   Defines for M10G_TLB_RX Bank                    */
/*-----------------------------------------------*/
#define M10G_TLB_RX_BASEADR                                                                    (0xd0d0)
#define M10G_TLB_RX_PRBS_CHK_CONFIG_ADR                                                        (0xd0d1)
#define M10G_TLB_RX_DIG_LPBK_CONFIG_ADR                                                        (0xd0d2)
#define M10G_TLB_RX_TLB_RX_MISC_CONFIG_ADR                                                     (0xd0d3)
#define M10G_TLB_RX_PRBS_CHK_LOCK_STATUS_ADR                                                   (0xd0d9)
#define M10G_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_ADR                                            (0xd0da)
#define M10G_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_ADR                                            (0xd0db)
#define M10G_TLB_RX_PMD_RX_LOCK_STATUS_ADR                                                     (0xd0dc)

/*-----------------------------------------------*/
/*   Defines for M10G_TLB_TX Bank                    */
/*-----------------------------------------------*/
#define M10G_TLB_TX_BASEADR                                                                    (0xd0e0)
#define M10G_TLB_TX_PATT_GEN_CONFIG_ADR                                                        (0xd0e0)
#define M10G_TLB_TX_PRBS_GEN_CONFIG_ADR                                                        (0xd0e1)
#define M10G_TLB_TX_RMT_LPBK_CONFIG_ADR                                                        (0xd0e2)
#define M10G_TLB_TX_TLB_TX_MISC_CONFIG_ADR                                                     (0xd0e3)

/*-----------------------------------------------*/
/*   Defines for F25G_SIGDET Bank                    */
/*-----------------------------------------------*/
#define F25G_SIGDET_BASEADR                                                                    (0xd0e0)
#define F25G_SIGDET_SIGDET_CTRL_1_ADR                                                          (0xd0e1)

/*-----------------------------------------------*/
/*   Defines for F25G_CKRST_CTRL_RPTR Bank                    */
/*-----------------------------------------------*/
#define F25G_CKRST_CTRL_RPTR_BASEADR                                                           (0xd0b0)
#define F25G_CKRST_CTRL_RPTR_OSR_MODE_CONTROL_ADR                                              (0xd0b0)
#define F25G_CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_ADR                            (0xd0b1)
#define F25G_CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_ADR                         (0xd0b2)
#define F25G_CKRST_CTRL_RPTR_LN_S_RSTB_CONTROL_ADR                                             (0xd0be)

/*-----------------------------------------------*/
/*   Defines for F25G_PLL_CAL_COM Bank                    */
/*-----------------------------------------------*/
#define F25G_PLL_CAL_COM_BASEADR                                                               (0xd140)
#define F25G_PLL_CAL_COM_CTL_5_ADR                                                             (0xd145)
#define F25G_PLL_CAL_COM_CTL_7_ADR                                                             (0xd147)
#define F25G_PLL_CAL_COM_CTL_STATUS_0_ADR                                                      (0xd148)

/*-----------------------------------------------*/
/*   Defines for F25G_AMS_COM Bank                    */
/*-----------------------------------------------*/
#define F25G_AMS_COM_BASEADR                                                                   (0xd110)
#define F25G_AMS_COM_PLL_CONTROL_3_ADR                                                         (0xd113)

/*-----------------------------------------------*/
/*   Defines for F25G_PATT_GEN_COM Bank                    */
/*-----------------------------------------------*/
#define F25G_PATT_GEN_COM_BASEADR                                                              (0xd120)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_0_ADR                                                   (0xd120)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_1_ADR                                                   (0xd121)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_2_ADR                                                   (0xd122)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_3_ADR                                                   (0xd123)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_4_ADR                                                   (0xd124)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_5_ADR                                                   (0xd125)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_6_ADR                                                   (0xd126)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_7_ADR                                                   (0xd127)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_8_ADR                                                   (0xd128)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_9_ADR                                                   (0xd129)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_10_ADR                                                  (0xd12a)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_11_ADR                                                  (0xd12b)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_12_ADR                                                  (0xd12c)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_13_ADR                                                  (0xd12d)
#define F25G_PATT_GEN_COM_PATT_GEN_SEQ_14_ADR                                                  (0xd12e)

/*-----------------------------------------------*/
/*   Defines for F25G_TX_FED Bank                    */
/*-----------------------------------------------*/
#define F25G_TX_FED_BASEADR                                                                    (0xd130)
#define F25G_TX_FED_TXFIR_CONTROL0_ADR                                                         (0xd130)
#define F25G_TX_FED_TXFIR_CONTROL1_ADR                                                         (0xd131)
#define F25G_TX_FED_TXFIR_CONTROL2_ADR                                                         (0xd132)

/*-----------------------------------------------*/
/*   Defines for F25G_TLB_RX Bank                    */
/*-----------------------------------------------*/
#define F25G_TLB_RX_BASEADR                                                                    (0xd160)
#define F25G_TLB_RX_PRBS_CHK_CNT_CONFIG_ADR                                                    (0xd160)
#define F25G_TLB_RX_PRBS_CHK_CONFIG_ADR                                                        (0xd161)
#define F25G_TLB_RX_DIG_LPBK_CONFIG_ADR                                                        (0xd162)
#define F25G_TLB_RX_TLB_RX_MISC_CONFIG_ADR                                                     (0xd163)
#define F25G_TLB_RX_PRBS_CHK_LOCK_STATUS_ADR                                                   (0xd169)
#define F25G_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_ADR                                            (0xd16a)
#define F25G_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_ADR                                            (0xd16b)
#define F25G_TLB_RX_PMD_RX_LOCK_STATUS_ADR                                                     (0xd16c)

/*-----------------------------------------------*/
/*   Defines for F25G_TLB_TX Bank                    */
/*-----------------------------------------------*/
#define F25G_TLB_TX_BASEADR                                                                    (0xd170)
#define F25G_TLB_TX_PATT_GEN_CONFIG_ADR                                                        (0xd170)
#define F25G_TLB_TX_PRBS_GEN_CONFIG_ADR                                                        (0xd171)
#define F25G_TLB_TX_RMT_LPBK_CONFIG_ADR                                                        (0xd172)
#define F25G_TLB_TX_TLB_TX_MISC_CONFIG_ADR                                                     (0xd173)

/*-----------------------------------------------*/
/*   Defines for IEEE_AN_BLK0 Bank                    */
/*-----------------------------------------------*/
#define IEEE_AN_BLK0_BASEADR                                                                   (0x0000)
#define IEEE_AN_BLK0_AN_CONTROL_REGISTER_ADR                                                   (0x0000)
#define IEEE_AN_BLK0_AN_STATUS_REGISTER_ADR                                                    (0x0001)
#define IEEE_AN_BLK0_AN_IDENTIFIER_REGISTER_0_ADR                                              (0x0002)
#define IEEE_AN_BLK0_AN_IDENTIFIER_REGISTER_1_ADR                                              (0x0003)
#define IEEE_AN_BLK0_AN_DEVICES_IN_PACKAGE_1_ADR                                               (0x0005)
#define IEEE_AN_BLK0_AN_DEVICES_IN_PACKAGE_2_ADR                                               (0x0006)
#define IEEE_AN_BLK0_AN_OUI_ID0_REGISTER_ADR                                                   (0x000e)
#define IEEE_AN_BLK0_AN_OUI_ID1_REG_ADR                                                        (0x000f)

/*-----------------------------------------------*/
/*   Defines for IEEE_AN_BLK1 Bank                    */
/*-----------------------------------------------*/
#define IEEE_AN_BLK1_BASEADR                                                                   (0x0010)
#define IEEE_AN_BLK1_AN_ADVERTISEMENT_1_REGISTER_ADR                                           (0x0010)
#define IEEE_AN_BLK1_AN_ADVERTISEMENT_2_REGISTER_ADR                                           (0x0011)
#define IEEE_AN_BLK1_AN_ADVERTISEMENT_3_REGISTER_ADR                                           (0x0012)
#define IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_1_REG_ADR                                         (0x0013)
#define IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_2_REG_ADR                                         (0x0014)
#define IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_3_REG_ADR                                         (0x0015)
#define IEEE_AN_BLK1_AN_XNP_TRANSMIT_1_REGISTER_ADR                                            (0x0016)
#define IEEE_AN_BLK1_AN_XNP_TRANSMIT_2_REGISTER_ADR                                            (0x0017)
#define IEEE_AN_BLK1_AN_XNP_TRANSMIT_3_REGISTER_ADR                                            (0x0018)
#define IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_1_REGISTER_ADR                                         (0x0019)
#define IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_2_REGISTER_ADR                                         (0x001a)
#define IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_3_REGISTER_ADR                                         (0x001b)

/*-----------------------------------------------*/
/*   Defines for IEEE_AN_BLK3 Bank                    */
/*-----------------------------------------------*/
#define IEEE_AN_BLK3_BASEADR                                                                   (0x0030)
#define IEEE_AN_BLK3_BACKPLANE_ETHERNET_STATUS_REGISTER_ADR                                    (0x0030)
#define IEEE_AN_BLK3_EEE_ADV_ADR                                                               (0x003c)
#define IEEE_AN_BLK3_EEE_LP_ADV_ADR                                                            (0x003d)

/*-----------------------------------------------*/
/*   Defines for DEV7_SLICE Bank                    */
/*-----------------------------------------------*/
#define DEV7_SLICE_BASEADR                                                                     (0x0000)
#define DEV7_SLICE_SLICE_ADR                                                                   (0x8000)

#endif /*  chip_address_defines__H */
