{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713665352964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713665352964 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PE2_gtbuckner42 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PE2_gtbuckner42\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713665352999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713665353026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713665353026 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713665353063 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713665353063 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713665353207 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713665353211 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713665353353 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713665353353 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713665353368 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713665353368 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713665353369 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713665353369 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713665353369 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713665353369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713665353373 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 143 " "No exact pin location assignment(s) for 60 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713665354365 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "101 " "The Timing Analyzer is analyzing 101 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713665355625 ""}
{ "Info" "ISTA_SDC_FOUND" "dual_boot/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dual_boot/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1713665355630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713665355655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713665355656 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713665355700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713665355701 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713665355702 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[5\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[5\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[6\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[6\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[7\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[7\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[1\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[1\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[2\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[2\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[3\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[3\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Current_State.update_score_rst_ball " "Destination node Current_State.update_score_rst_ball" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 278 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 1437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 28079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/db/vga_pll_25_175_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:U2\|disp_ena  " "Automatically promoted node vga_controller:U2\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:U3\|green\[2\]~34 " "Destination node hw_image_generator:U3\|green\[2\]~34" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/hw_image_generator.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 9087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:U3\|green\[2\]~35 " "Destination node hw_image_generator:U3\|green\[2\]~35" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/hw_image_generator.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 9088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:enable " "Destination node \\moveball_and_set_Scoreboard_once_scored:enable" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player_L_scored " "Destination node player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 1471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "move_paddle_L~1 " "Destination node move_paddle_L~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 23907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/vga_controller.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "player_L_scoreMSBs\[0\]~0  " "Automatically promoted node player_L_scoreMSBs\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 439 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 16667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Player_R_scoreMSBs\[1\]~0  " "Automatically promoted node Player_R_scoreMSBs\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 439 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 16738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~0  " "Automatically promoted node hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 24033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\moveball_and_set_Scoreboard_once_scored:ball_x\[31\]~0  " "Automatically promoted node \\moveball_and_set_Scoreboard_once_scored:ball_x\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~2 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 8511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713665356166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713665356166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713665356166 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 23354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356167 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~1  " "Automatically promoted node hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356167 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 24078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seed_set  " "Automatically promoted node seed_set " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713665356167 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 266 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713665356167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713665357018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713665357021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713665357021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713665357026 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713665357029 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713665357033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713665357304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713665357307 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713665357307 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 2.5V 0 60 0 " "Number of I/O pins in group: 60 (unused VREF, 2.5V VCCIO, 0 input, 60 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1713665357340 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1713665357340 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713665357340 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 41 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 31 21 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713665357341 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1713665357341 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713665357341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713665358152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713665358169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713665359589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713665360808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713665360872 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713665381428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713665381428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713665382889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.3% " "1e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1713665387244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713665387740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713665387740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713665396758 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713665396758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713665396763 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.76 " "Total time spent on timing analysis during the Fitter is 6.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713665396999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713665397035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713665398749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713665398754 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713665401531 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713665402935 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1713665404336 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/PE2_gtbuckner42.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1713665404336 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1713665404336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/output_files/PE2_gtbuckner42.fit.smsg " "Generated suppressed messages file C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2b/output_files/PE2_gtbuckner42.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713665404706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6425 " "Peak virtual memory: 6425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713665405982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 21:10:05 2024 " "Processing ended: Sat Apr 20 21:10:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713665405982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713665405982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713665405982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713665405982 ""}
