
                          HAPS (R) ProtoCompiler 100 

               Version R-2020.12-SP1-1 for RHEL64 - Apr 08, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/linux_a_64/mbin/protocompiler
Install:     /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
Hostname:    ws25
Date:        Thu Apr 13 11:28:34 2023
Version:     R-2020.12-SP1-1

Arguments:   -product protocompiler100
ProductType: protocompiler100

For command descriptions, use the following tools:
- For syntax statements, enter "help  <command_name>"  in the Tcl shell
- For detailed descriptions:
   1. Select "Help->Help Topics"
   2. Click the Search tab
   3. Enter <command_name>


License checkout: ProtoCompiler100
License: ProtoCompiler100 from server ws26 
Licensed Vendor: All FPGA

External Tools          Supported Version       Install Environment Variable
Vivado                  2020.1                  XILINX_VIVADO=/usr/cadtool/csr5306/synopsys/xilinx_vivado/2021.1-ep9/tools/XILINX_VIVADO
Formality               2020.09-SP5             FORMALITY=""
Verdi                   R-2020.12-SP2-6         VERDI_HOME=""
VC Formal               2020.12-SP2-6           VC_STATIC_HOME=""
Confpro                 2020.12-SP1-1           HAPS_INSTALL_DIR=/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
Design Compiler         2020.09-SP5             DC_ROOT=""
Design Ware             2020.09-SP5-5           SYNOPSYS=""
  (Please make sure that DC_ROOT and SYNOPSYS points to the same location.)
VCS                     2020.03-SP2-10          VCS_HOME=/usr/cadtool/csr5306/synopsys/vcs/Q-2020.03-SP2-10-T-20220405


Note: Standard compile is no longer the recommended flow. Use Unified Compile for future projects.
Using -top_module "top" as the base name of result files
report rtl_diagnostics -srclist vlog_inputs.txt -top_module top -out rd0
Running: compile_flow in foreground


Running Flow: compile_flow (Compile HDL/EDIF) on datastate|root.rd0
# Thu Apr 13 11:28:41 2023

Running Flow: main_compile_processes (Main Compile Processes) on datastate|root.rd0
# Thu Apr 13 11:28:41 2023

Running Parallel Flow: compiler_db (Compile with Debug) on datastate|root.rd0
# Thu Apr 13 11:28:41 2023

Running: compiler (Compile Input) on datastate|root.rd0
# Thu Apr 13 11:28:41 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/distcomp0.tlg
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/top_compiler.srr

compiler completed
# Thu Apr 13 11:28:45 2023

Return Code: 0
Run Time:00h:00m:04s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/top_compiler.srr
Complete: Compile with Debug on datastate|root.rd0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/top_compiler.srr
Complete: Main Compile Processes on datastate|root.rd0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/top_compiler.srr
Complete: Compile HDL/EDIF on datastate|root.rd0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/top_compiler.srr
To see "root.rd0" state log details, open "/home/course/csr530605/HAPS/lab/finalProject/RCPU.html" file from any standard browser.
Reports and files available for state root.rd0 (use "export file <filename>" to access them):
  distcomp0.tlg: An incremental, partial HDL compilation log file that may allow early access to errors or other messages. (11:28:43 Apr 13 2023)
  incr_compile.rpt: Incremental Compile Report (11:28:45 Apr 13 2023)
  top_compiler.srr: RTL Diagnostics Report (11:28:45 Apr 13 2023)
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root.rd0/top_compiler.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root/rd0.distcomp0.tlg
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root/rd0.incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/root/rd0.top_compiler.srr
launch uc -utf uc_compile.utf -ucdb top_ucdb -v 2.0
Running: Unified compile in foreground

Running: Unified compile
# Thu Apr 13 11:28:46 2023

Unified compile completed
# Thu Apr 13 11:28:49 2023

Return Code: 0
Run Time:00h:00m:03s
File already added: "/home/course/csr530605/HAPS/lab/finalProject/top_ucdb"
run compile -ucdb top_ucdb -out c0
Running: compile_flow in foreground


Running Flow: compile_flow (Compile HDL/EDIF) on datastate|c0
# Thu Apr 13 11:28:50 2023

Running Flow: main_compile_processes (Main Compile Processes) on datastate|c0
# Thu Apr 13 11:28:50 2023

Running: identify_db_generator (Identify Database Generator) on datastate|c0
# Thu Apr 13 11:28:50 2023
Copied /home/course/csr530605/HAPS/lab/finalProject/RCPU/compile/c0/../../../top_ucdb/uc.log to /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/uc.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_identify_db_generator.srr

identify_db_generator completed
# Thu Apr 13 11:28:51 2023

Return Code: 0
Run Time:00h:00m:01s

Running Parallel Flow: compiler_db (Compile with Debug) on datastate|c0
# Thu Apr 13 11:28:51 2023

Running: compiler (Compile Input) on datastate|c0
# Thu Apr 13 11:28:51 2023
Imported /home/course/csr530605/HAPS/lab/finalProject/top_ucdb/vcs.xcui
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_identify_db_generator.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/linker.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_comp.rt.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/compile_summary.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_compiler.srr

compiler completed
# Thu Apr 13 11:28:58 2023

Return Code: 0
Run Time:00h:00m:07s
Complete: Compile with Debug on datastate|c0
Complete: Main Compile Processes on datastate|c0

Running Parallel Flow: post_compile_processes (Post Compile Processes) on datastate|c0
# Thu Apr 13 11:28:58 2023

Running: multi_srs_gen (Multi-srs Generator) on datastate|c0
# Thu Apr 13 11:28:58 2023

Running Flow: post_compile_optimizations (Post Compile Optimizations) on datastate|c0
# Thu Apr 13 11:28:58 2023

Running: global_optimizer (Global Optimizer) on datastate|c0
# Thu Apr 13 11:28:58 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_multi_srs_gen.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_opt.srr

multi_srs_gen completed
# Thu Apr 13 11:28:58 2023

Return Code: 0
Run Time:00h:00m:00s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_multi_srs_gen.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_opt.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_port_consts.rpt

global_optimizer completed with warnings
# Thu Apr 13 11:29:05 2023

Return Code: 1
Run Time:00h:00m:07s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_opt.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/c0/top_port_consts.rpt
Complete: Post Compile Optimizations on datastate|c0
Complete: Post Compile Processes on datastate|c0
Complete: Compile HDL/EDIF on datastate|c0
To see "c0" state log details, open "/home/course/csr530605/HAPS/lab/finalProject/RCPU.html" file from any standard browser.
Reports and files available for state c0 (use "export file <filename>" to access them):
  uc.rpt: Unified Compiler Report (OUT OF DATE 11:28:49 Apr 13 2023)
  top_identify_db_generator.srr: Pre-Instrument Log (11:28:51 Apr 13 2023)
  linker.rpt: Summary of linker messages for components that did not bind (11:28:54 Apr 13 2023)
  top_comp.rt.csv: Module Runtime Summary (11:28:54 Apr 13 2023)
  compile_summary.rpt: Incremental Compiler Summary Report (11:28:56 Apr 13 2023)
  top_compiler.srr: Compile Log (11:28:56 Apr 13 2023)
  top_multi_srs_gen.srr: Multi-srs Generator Log (11:28:58 Apr 13 2023)
  const_out_top.nle: Netlist editing script to propagate constants out of this module. (11:29:05 Apr 13 2023)
  top_opt.srr: Post compilation optimization Log (11:29:05 Apr 13 2023)
  top_port_consts.rpt: Constants driving top level ports. (11:29:05 Apr 13 2023)
File already added: "/home/course/csr530605/HAPS/lab/finalProject/board.tss"
run pre_partition -tss board.tss -fdc design.fdc -area_est 1 -out pp0
Running: target_system_spec_gen in foreground

Running: target_system_spec_gen (Target System Spec Converter)
# Thu Apr 13 11:29:07 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/incr_compile.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/tss.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/tss.rpt

target_system_spec_gen completed
# Thu Apr 13 11:29:21 2023

Return Code: 0
Run Time:00h:00m:13s
System technology extracted from TSS: (Xilinx:HAPS-100)
Running: pre_partition in foreground

Warning: Expected input netlist 'lw-db.srs' does not match netlist 'top_post.srs' generated by previous state 'c0'.
Previous state may have been run with incompatible options and should be rerun

Running Flow: pre_partition (Prepartition Flow) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running Parallel Flow: partition_premap_estimation (Partition Premap and Estimate Area) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running Flow: partition_premap_clock_tree_gen (Partition Pre-Map and Clock Tree) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running Parallel Flow: distributed_constraint_apply_and_clock_tree_gen on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running: clock_tree_conversion (Clock Tree Conversion) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running: distributed_constraint_applier (Distributed Constraint Applier) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running Flow: distributed_prep_estimation (Distributed Prep and Estimation) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running Flow: distributed_prep (Distributed Ultra Flow Preparation) on datastate|pp0
# Thu Apr 13 11:29:21 2023

Running: od_constraint_applier (On Demand Constraint Applier) on datastate|pp0
# Thu Apr 13 11:29:21 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition_constraints_application.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/syntax_constraint_check.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top_scck.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_est_constraints_application.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition.srr

clock_tree_conversion completed with warnings
# Thu Apr 13 11:29:29 2023

Return Code: 1
Run Time:00h:00m:08s
0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/syntax_constraint_check.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top_scck.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition_constraints_application.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_est_constraints_application.srr

od_constraint_applier completed
# Thu Apr 13 11:29:41 2023

Return Code: 0
Run Time:00h:00m:20s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_est_constraints_application.srr
Complete: Distributed Ultra Flow Preparation on datastate|pp0

Running: estimate_area_job (Estimate Area) on datastate|pp0
# Thu Apr 13 11:29:41 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_est_constraints_application.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition_constraints_application.srr

distributed_constraint_applier completed with warnings
# Thu Apr 13 11:29:49 2023

Return Code: 1
Run Time:00h:00m:28s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition_constraints_application.srr
Complete: distributed_constraint_apply_and_clock_tree_gen on datastate|pp0

Running: partition_premap (ProtoCompiler Pre_map) on datastate|pp0
# Thu Apr 13 11:29:49 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition_constraints_application.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/syntax_constraint_check.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top_scck.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/constraint_check.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/design_info.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/partitioner_timing_model.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition.srr

partition_premap completed with warnings
# Thu Apr 13 11:29:56 2023

Return Code: 1
Run Time:00h:00m:07s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/constraint_check.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/design_info.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/partitioner_timing_model.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition.srr
Complete: Partition Pre-Map and Clock Tree on datastate|pp0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/constraint_check.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/design_info.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/partitioner_timing_model.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/pre_partition.srr
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top.mem.rpt

estimate_area_job completed
# Thu Apr 13 11:29:57 2023

Return Code: 0
Run Time:00h:00m:16s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top.mem.rpt
Complete: Distributed Prep and Estimation on datastate|pp0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top.mem.rpt
Complete: Partition Premap and Estimate Area on datastate|pp0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top.mem.rpt
Complete: Prepartition Flow on datastate|pp0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/area_estimation.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pp0/top.mem.rpt
To see "pp0" state log details, open "/home/course/csr530605/HAPS/lab/finalProject/RCPU.html" file from any standard browser.
Reports and files available for state pp0 (use "export file <filename>" to access them):
  incr_compile.rpt: Incremental Compile Report (OUT OF DATE 11:29:12 Apr 13 2023)
  tss.log: Target system specification log (OUT OF DATE 11:29:20 Apr 13 2023)
  tss.rpt: Target system specification report (OUT OF DATE 11:29:20 Apr 13 2023)
  inferred_clocks.fdc: Clocks inferred by the timing engine. This file can be used to augment user-supplied fdc files. (11:29:28 Apr 13 2023)
  area_est_constraints_application.srr: Area Est Constraint Application Log (11:29:41 Apr 13 2023)
  pre_partition_constraints_application.srr: Prepartition Constraint Application Log (11:29:49 Apr 13 2023)
  syntax_constraint_check.rpt: Syntax Constraint Check Report (11:29:49 Apr 13 2023)
  top_scck.rpt: Constraint check report (11:29:49 Apr 13 2023)
  constraint_check.rpt: Constraint Check Report (11:29:56 Apr 13 2023)
  design_info.rpt: Design Info Report. (11:29:56 Apr 13 2023)
  hapsip_assign.pcf: HAPS IP Assignment File (11:29:56 Apr 13 2023)
  partitioner_timing_model.log: Hierarchical timing models are used in the partitioner and router. Look here for warnings regarding unsupported timing models (11:29:56 Apr 13 2023)
  pre_partition.srr: Pre-partition Log (11:29:56 Apr 13 2023)
  area_estimation.log: Area Estimation Log (11:29:57 Apr 13 2023)
  top.est: Area estimation file (11:29:57 Apr 13 2023)
  top.mem.rpt: RAM/ROM mapping report (11:29:57 Apr 13 2023)
  top_est.csv: Area estimation results (11:29:57 Apr 13 2023)
  top_uniquified_est.csv: Area estimation results (11:29:57 Apr 13 2023)
Wrote /home/course/csr530605/HAPS/lab/finalProject/pp0_area/top.est
run partition -pcf partition.pcf -out pa0
Running: partition in foreground


Running Flow: partition (Partition) on datastate|pa0
# Thu Apr 13 11:30:00 2023

Running: auto_partitioner (Auto-Partitioner) on datastate|pa0
# Thu Apr 13 11:30:00 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/timing_partition.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/cell_assignments.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/partition.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/partition.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/tdm_nonqualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/tdm_qualified.rpt

auto_partitioner completed
# Thu Apr 13 11:30:09 2023

Return Code: 0
Run Time:00h:00m:09s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/cell_assignments.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/partition.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/partition.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/tdm_nonqualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/tdm_qualified.rpt
Complete: Partition on datastate|pa0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/cell_assignments.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/partition.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/partition.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/tdm_nonqualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/pa0/tdm_qualified.rpt
To see "pa0" state log details, open "/home/course/csr530605/HAPS/lab/finalProject/RCPU.html" file from any standard browser.
Reports and files available for state pa0 (use "export file <filename>" to access them):
  timing_partition.rpt: Multi-hop Path Report (11:30:08 Apr 13 2023)
  assignments.db: SQL database containing cell assignments and net information (11:30:09 Apr 13 2023)
  assignments.pcf: Partition Assignment Results (11:30:09 Apr 13 2023)
  cell_assignments.csv: Assignment CSV File (11:30:09 Apr 13 2023)
  dissolve_control.pcf: Partition dissolve statements (11:30:09 Apr 13 2023)
  net_attributes.pcf: User Net Attributes (11:30:09 Apr 13 2023)
  partition.log: Partition Log (11:30:09 Apr 13 2023)
  partition.rpt: Partition Report (11:30:09 Apr 13 2023)
  tdm_nonqualified.rpt: Report of all nets disqualified for TDM (11:30:09 Apr 13 2023)
  tdm_qualified.rpt: Report of all nets qualified for TDM (11:30:09 Apr 13 2023)
run system_route -pcf partition.pcf -fdc design.fdc -optimization_priority multi_hop_path -estimate_timing 1 -out sr0
Running: system_route in foreground


Running Flow: system_route (System Router) on datastate|sr0
# Thu Apr 13 11:30:11 2023

Running: estimate_timing_cpm_job (Timing Estimation) on datastate|sr0
# Thu Apr 13 11:30:11 2023
0
0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/timing_estimation.log

estimate_timing_cpm_job completed
# Thu Apr 13 11:30:43 2023

Return Code: 0
Run Time:00h:00m:32s

Running: system_router (System Routing and TDM Insertion) on datastate|sr0
# Thu Apr 13 11:30:43 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/system_route.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/system_route.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/tdm_nonqualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/tdm_qualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/timing_route.rpt

system_router completed
# Thu Apr 13 11:30:52 2023

Return Code: 0
Run Time:00h:00m:09s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/system_route.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/system_route.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/tdm_nonqualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/tdm_qualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/timing_route.rpt
Complete: System Router on datastate|sr0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/system_route.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/system_route.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/tdm_nonqualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/tdm_qualified.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sr0/timing_route.rpt
To see "sr0" state log details, open "/home/course/csr530605/HAPS/lab/finalProject/RCPU.html" file from any standard browser.
Reports and files available for state sr0 (use "export file <filename>" to access them):
  estimate_timing.est: Estimate Timing .est file (11:30:41 Apr 13 2023)
  timing_estimation.log: Timing Estimation Log (11:30:42 Apr 13 2023)
  router_constraints.pcf: System-route Trace Assignment Results (11:30:52 Apr 13 2023)
  system_route.log: System Route Log (11:30:52 Apr 13 2023)
  system_route.rpt: System Route Report (11:30:52 Apr 13 2023)
  tdm_nonqualified.rpt: Report of all nets disqualified for TDM (11:30:52 Apr 13 2023)
  tdm_qualified.rpt: Report of all nets qualified for TDM (11:30:52 Apr 13 2023)
  timing_route.rpt: Multi-hop Path Report (11:30:52 Apr 13 2023)
Note: Verilog output for system_generate is not supported in Unified Compile flow
run system_generate -fdc design.fdc -path synthesis_files -out sg0
Running: system_generate in foreground


Running Flow: system_generate (System Generate) on datastate|sg0
# Thu Apr 13 11:30:56 2023

Running Flow: slp_generate (SLP Generation) on datastate|sg0
# Thu Apr 13 11:30:56 2023

Running: slp_project_gen (Generate SLP Projects) on datastate|sg0
# Thu Apr 13 11:30:56 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/system_generate.log

slp_project_gen completed
# Thu Apr 13 11:30:58 2023

Return Code: 0
Run Time:00h:00m:02s

Running: slp_mapper (Generate SLP data files) on datastate|sg0
# Thu Apr 13 11:30:58 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/board_iostd_report.txt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/system_generate.log

slp_mapper completed
# Thu Apr 13 11:31:10 2023

Return Code: 0
Run Time:00h:00m:12s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/system_generate.log
Complete: SLP Generation on datastate|sg0

Running: estimate_timing_job (Estimate Time-Budgets) on datastate|sg0
# Thu Apr 13 11:31:10 2023
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/system_generate.log
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/inter_fpga_path_report.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/inter_fpga_path_report.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/time_budget.log

estimate_timing_job completed
# Thu Apr 13 11:31:19 2023

Return Code: 0
Run Time:00h:00m:09s
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/inter_fpga_path_report.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/inter_fpga_path_report.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/time_budget.log
Complete: System Generate on datastate|sg0
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/inter_fpga_path_report.csv
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/inter_fpga_path_report.rpt
Wrote /home/course/csr530605/HAPS/lab/finalProject/RCPU_reports/sg0/time_budget.log
To see "sg0" state log details, open "/home/course/csr530605/HAPS/lab/finalProject/RCPU.html" file from any standard browser.
Reports and files available for state sg0 (use "export file <filename>" to access them):
  Modified_Modules_FB1_uA.rpt: Modified Module Report for FPGA FB1_uA  (11:31:07 Apr 13 2023)
  Modified_Modules_FB1_uB.rpt: Modified Module Report for FPGA FB1_uB  (11:31:07 Apr 13 2023)
  board_iostd_report.txt: Board IO STD Report (11:31:07 Apr 13 2023)
  system_generate.log: System generate log (11:31:10 Apr 13 2023)
  inter_fpga_path_report.csv: inter_fpga_path_report.csv (11:31:19 Apr 13 2023)
  inter_fpga_path_report.rpt: Inter-Fpga Paths Report (11:31:19 Apr 13 2023)
  time_budget.log: Timing Budgets Generation Log (11:31:19 Apr 13 2023)
launch protocompiler -script ./synthesis_files/FB1_uA/FB1_uA_srs.tcl -script ./synthesis_files/FB1_uB/FB1_uB_srs.tcl
auto-detect product: "protocompiler100" from script: /home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/FB1_uA_srs.tcl
Launching ProtoCompiler on script '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/FB1_uA_srs.tcl':
    max_parallel_jobs: 4 (use -max_parallel_jobs before -script to control this)
    working directory: '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA' (use -run_dir to change this)
    log file:          'protocompiler_run_FB1_uA_srs.log' (in working directory)
auto-detect product: "protocompiler100" from script: /home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/FB1_uB_srs.tcl
Launching ProtoCompiler on script '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/FB1_uB_srs.tcl':
    max_parallel_jobs: 4 (use -max_parallel_jobs before -script to control this)
    working directory: '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB' (use -run_dir to change this)
    log file:          'protocompiler_run_FB1_uB_srs.log' (in working directory)
@N:|Note 0 additional ProtoCompiler100 license(s) are required
Running: protocompiler_tcl_run in foreground

Running Parallel Flow: protocompiler_tcl_run (ProtoCompiler Tcl Run)
# Thu Apr 13 11:31:21 2023

Running: protocompiler_run_FB1_uA_srs (protocompiler_run_FB1_uA_srs ProtoCompiler Launch)
# Thu Apr 13 11:31:21 2023

Running: protocompiler_run_FB1_uB_srs (protocompiler_run_FB1_uB_srs ProtoCompiler Launch)
# Thu Apr 13 11:31:21 2023
0

protocompiler_run_FB1_uA_srs completed
# Thu Apr 13 11:33:12 2023

log file:/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/protocompiler_run_FB1_uA_srs.log
Return Code: 0
Run Time:00h:01m:51s

protocompiler_run_FB1_uB_srs completed
# Thu Apr 13 11:33:12 2023

log file:/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/protocompiler_run_FB1_uB_srs.log
Return Code: 0
Run Time:00h:01m:51s
Complete: ProtoCompiler Tcl Run
launch vivado -script ./synthesis_files/FB1_uA/vivado_srs/run_vivado_haps.tcl -script ./synthesis_files/FB1_uB/vivado_srs/run_vivado_haps.tcl
Launching Vivado on script '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/vivado_srs/run_vivado_haps.tcl':
Working directory: '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/vivado_srs' (use -run_dir to change this)
Log file: '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/vivado_srs/vivado.log'

Launching Vivado on script '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/vivado_srs/run_vivado_haps.tcl':
Working directory: '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/vivado_srs' (use -run_dir to change this)
Log file: '/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/vivado_srs/vivado.log'

Setting PAR_BELDLYRPT environment variable to 1.
Running: Vivado JobFlow in foreground

Running Parallel Flow: Vivado JobFlow
# Thu Apr 13 11:33:13 2023

Running: launch_vivado_run_vivado_haps (Xilinx Vivado run_vivado_haps)
# Thu Apr 13 11:33:13 2023

Running: launch_vivado_run_vivado_haps (Xilinx Vivado run_vivado_haps)
# Thu Apr 13 11:33:13 2023
exit status=0

Job: "launch_vivado_run_vivado_haps" terminated with errors. Return status: 0
See log file: "/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uA/vivado_srs/vivado.log"
# Thu Apr 13 11:38:42 2023

Return Code: 0
Run Time:00h:05m:29s
Job allowed to continue run following exit: "launch_vivado_run_vivado_haps"

Job: "launch_vivado_run_vivado_haps" terminated with errors. Return status: 0
See log file: "/home/course/csr530605/HAPS/lab/finalProject/synthesis_files/FB1_uB/vivado_srs/vivado.log"
# Thu Apr 13 11:38:42 2023

Return Code: 0
Run Time:00h:05m:29s
Job allowed to continue run following exit: "launch_vivado_run_vivado_haps"
Job flow canceled: "Vivado JobFlow"
License checkin: ProtoCompiler100
Option definition override for: state_name
Option definition override for: database_name
Option definition override for: generated_run_script
Option definition override for: run_script_checksum
Option definition override for: run_command
Option definition override for: cd_database_on_open
Option definition override for: vivado_run_dir
Option definition override for: generated_options_file
Option definition override for: script_run_dir
Option definition override for: config_script_output_dir
Option definition override for: tcl_template_source_dir
Option definition override for: rtl_input_format
Option definition override for: tech
Option definition override for: top_module
Option definition override for: library_path_list
Option definition override for: library_path
Option definition override for: include_path_list
Option definition override for: include_path
Option definition override for: synthesis_template
Option definition override for: hdl_define
Option definition override for: hdl_param
Option definition override for: generate_debug_database
Option definition override for: ucdb
Option definition override for: lmf
Option definition override for: additional_switches
Option definition override for: incr
Option definition override for: state_input_files
Option definition override for: effort
Option definition override for: mode
Option definition override for: optimization_priority
Option definition override for: tss
Option definition override for: export_netlist_path
Option definition override for: fdc
Option definition override for: fdclist
Option definition override for: enable_run
Option definition override for: run_optional
Option definition override for: RELOAD_DATABASE
Option definition override for: ENABLE_RTL_DIAGNOSTICS
Option definition override for: ENABLE_LAUNCH_PROTOCOMPILER
Option definition override for: ENABLE_PAR
Option definition override for: format
Option definition override for: syntax_only
Option definition override for: pg_area_est
Option definition override for: estimate_timing
Option definition override for: path
Option definition override for: pg_default_option_string
Option definition override for: pg_default_option_bool
Option definition override for: use_pre_instrument
Option definition override for: enable_export_vivado
Option definition override for: enable_import_vivado
Option definition override for: enable_backannotation
  at line 22 of /home/course/csr530605/HAPS/lab/finalProject/run.tcl. Command was "launch vivado -script ./synthesis_files/FB1_uA/vivado_srs/run_vivado_haps.tcl -script ./synthesis_files/FB1_uB/vivado_srs/run_vivado_haps.tcl"
