=== Testing VPSRAW (Vector Packed Shift Right Arithmetic Word) ===

--- 128-bit Tests ---
Test 1: VPSRAW xmm, xmm, 1
Source: 34 12 78 56 ff 7f 00 80 01 00 ff ff 33 33 cc cc 
Result: 1a 09 3c 2b ff 3f 00 c0 00 00 ff ff 99 19 66 e6 
Comparison: PASS

Test 2: VPSRAW xmm, xmm, 4
Result: 23 01 67 05 ff 07 00 f8 00 00 ff ff 33 03 cc fc 
Comparison: PASS

Test 3: VPSRAW xmm, xmm, 15
Result: 00 00 00 00 00 00 ff ff 00 00 ff ff 00 00 ff ff 
Comparison: PASS

--- 256-bit Tests ---

Test 4: VPSRAW ymm, ymm, 1
Source: 34 12 78 56 ff 7f 00 80 01 00 ff ff 33 33 cc cc 34 12 78 56 ff 7f 00 80 01 00 ff ff 33 33 cc cc 
Result: 1a 09 3c 2b ff 3f 00 c0 00 00 ff ff 99 19 66 e6 1a 09 3c 2b ff 3f 00 c0 00 00 ff ff 99 19 66 e6 
Comparison: PASS

Test 5: VPSRAW ymm, ymm, 4
Result: 23 01 67 05 ff 07 00 f8 00 00 ff ff 33 03 cc fc 23 01 67 05 ff 07 00 f8 00 00 ff ff 33 03 cc fc 
Comparison: PASS

Test 6: VPSRAW ymm, ymm, 15
Result: 00 00 00 00 00 00 ff ff 00 00 ff ff 00 00 ff ff 00 00 00 00 00 00 ff ff 00 00 ff ff 00 00 ff ff 
Comparison: PASS

--- Boundary Tests ---

Test 7: Shift count 0 (no change)
Result: 34 12 78 56 ff 7f 00 80 01 00 ff ff 33 33 cc cc 
Comparison: PASS

Test 8: Shift count 16 (should be all sign bits)
Result: 00 00 00 00 00 00 ff ff 00 00 ff ff 00 00 ff ff 
Comparison: PASS
