//
// Written by Synplify
// Synplify 8.1.0, Build 539R.
// Sat Nov 29 00:48:01 2008
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "noname"
// file 1 "\c:\program files\synplicity\fpga_81\lib\altera\altera.v "
// file 2 "\c:\program files\synplicity\fpga_81\lib\altera\cyclone.v "
// file 3 "\c:\program files\synplicity\fpga_81\lib\altera\altera_mf.v "
// file 4 "\c:\program files\synplicity\fpga_81\lib\altera\altera_lpm.v "
// file 5 "\f:\mips_bak\11_28_update\rtl\verilog\exec_stage.v "
// file 6 "\f:\mips_bak\11_28_update\rtl\verilog\mips789_defs.v "
// file 7 "\f:\mips_bak\11_28_update\rtl\verilog\rf_components.v "
// file 8 "\f:\mips_bak\11_28_update\rtl\verilog\rf_stage.v "
// file 9 "\f:\mips_bak\11_28_update\rtl\verilog\ctl_fsm.v "
// file 10 "\f:\mips_bak\11_28_update\rtl\verilog\decode_pipe.v "
// file 11 "\f:\mips_bak\11_28_update\rtl\verilog\dvc.v "
// file 12 "\f:\mips_bak\11_28_update\rtl\verilog\forward.v "
// file 13 "\f:\mips_bak\11_28_update\rtl\verilog\mem_module.v "
// file 14 "\f:\mips_bak\11_28_update\rtl\verilog\mips_core.v "
// file 15 "\f:\mips_bak\11_28_update\rtl\verilog\mips_dvc.v "
// file 16 "\f:\mips_bak\11_28_update\rtl\verilog\mips_sys.v "
// file 17 "\f:\mips_bak\11_28_update\rtl\verilog\mips_uart.v "
// file 18 "\f:\mips_bak\11_28_update\rtl\verilog\ulit.v "
// file 19 "\f:\mips_bak\11_28_update\rtl\verilog\altera\fifo512_cyclone.v "
// file 20 "\f:\mips_bak\11_28_update\rtl\verilog\mips_top.v "
// file 21 "\f:\mips_bak\11_28_update\rtl\verilog\ram_module.v "
// file 22 "\f:\mips_bak\11_28_update\rtl\verilog\altera\pll50.v "
// file 23 "\f:\mips_bak\11_28_update\rtl\verilog\altera\ram2048x8_0.v "
// file 24 "\f:\mips_bak\11_28_update\rtl\verilog\altera\ram2048x8_1.v "
// file 25 "\f:\mips_bak\11_28_update\rtl\verilog\altera\ram2048x8_2.v "
// file 26 "\f:\mips_bak\11_28_update\rtl\verilog\altera\ram2048x8_3.v "

// VQM4.1+ 
module altpll_Z1 (
  inclk,
  clk
);
input [1:0] inclk ;
output [5:0] clk ;
altpll U1 (
  .inclk(inclk),
  .clk(clk)
 );
defparam U1.lpm_type =  "altpll";
defparam U1.clk0_duty_cycle =  50;
defparam U1.clk0_phase_shift =  "0";
defparam U1.clk0_divide_by =  1;
defparam U1.clk0_multiply_by =  2;
defparam U1.inclk0_input_frequency =  40000;
defparam U1.compensate_clock =  "CLK0";
defparam U1.pll_type =  "AUTO";
defparam U1.operation_mode =  "NORMAL";
defparam U1.intended_device_family =  "Cyclone";
endmodule /* altpll_Z1 */

// VQM4.1+ 
module pll50 (
  clk_c,
  CLK
);
input clk_c ;
output CLK ;
wire clk_c ;
wire CLK ;
wire [5:1] sub_wire0;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire VCC ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @22:56
  altpll_Z1 altpll_component (
	.inclk({GND, clk_c}),
	.clk({sub_wire0[5], sub_wire0[4], sub_wire0[3], sub_wire0[2], sub_wire0[1], 
   CLK})
);
endmodule /* pll50 */

// VQM4.1+ 
module altsyncram_Z2 (
  wren_a,
  wren_b,
  data_a,
  data_b,
  address_a,
  address_b,
  clock0,
  q_a,
  q_b
);
input wren_a ;
input wren_b ;
input [7:0] data_a ;
input [7:0] data_b ;
input [10:0] address_a ;
input [10:0] address_b ;
input clock0 ;
output [7:0] q_a ;
output [7:0] q_b ;
altsyncram U1 (
  .wren_a(wren_a),
  .wren_b(wren_b),
  .data_a(data_a),
  .data_b(data_b),
  .address_a(address_a),
  .address_b(address_b),
  .clock0(clock0),
  .q_a(q_a),
  .q_b(q_b)
 );
defparam U1.intended_device_family =  "Cyclone";
defparam U1.init_file =  "qu2_ram3.mif";
defparam U1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam U1.operation_mode =  "BIDIR_DUAL_PORT";
defparam U1.width_byteena_b =  1;
defparam U1.address_aclr_b =  "NONE";
defparam U1.wrcontrol_aclr_b =  "NONE";
defparam U1.indata_aclr_b =  "NONE";
defparam U1.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam U1.indata_reg_b =  "CLOCK0";
defparam U1.outdata_aclr_b =  "NONE";
defparam U1.outdata_reg_b =  "UNREGISTERED";
defparam U1.address_reg_b =  "CLOCK0";
defparam U1.numwords_b =  2048;
defparam U1.widthad_b =  11;
defparam U1.width_b =  8;
defparam U1.width_byteena_a =  1;
defparam U1.wrcontrol_aclr_a =  "NONE";
defparam U1.indata_aclr_a =  "NONE";
defparam U1.outdata_aclr_a =  "NONE";
defparam U1.address_aclr_a =  "NONE";
defparam U1.outdata_reg_a =  "UNREGISTERED";
defparam U1.numwords_a =  2048;
defparam U1.widthad_a =  11;
defparam U1.width_a =  8;
endmodule /* altsyncram_Z2 */

// VQM4.1+ 
module ram2048x8_3 (
  data2core_7,
  data2core_6,
  data2core_5,
  data2core_4,
  data2core_3,
  data2core_2,
  data2core_1,
  data2core_0,
  ins2core_7,
  ins2core_6,
  ins2core_5,
  ins2core_4,
  ins2core_3,
  ins2core_2,
  ins2core_1,
  ins2core_0,
  c_10,
  c_9,
  c_8,
  c_7,
  c_6,
  c_5,
  c_4,
  c_3,
  c_2,
  c_1,
  c_0,
  pc_next_iv_9,
  pc_next_iv_8,
  pc_next_iv_7,
  pc_next_iv_6,
  pc_next_iv_5,
  pc_next_iv_4,
  pc_next_iv_3,
  pc_next_iv_2,
  pc_next_iv_1,
  pc_next_iv_0,
  pc_next_iv_0_0,
  dout_1_2_7,
  dout_1_2_6,
  dout_1_2_5,
  dout_1_2_4,
  dout_1_2_3,
  dout_1_2_2,
  dout_1_2_1,
  dout_1_2_0,
  wr_en_0_0_0,
  CLK
);
output data2core_7 ;
output data2core_6 ;
output data2core_5 ;
output data2core_4 ;
output data2core_3 ;
output data2core_2 ;
output data2core_1 ;
output data2core_0 ;
output ins2core_7 ;
output ins2core_6 ;
output ins2core_5 ;
output ins2core_4 ;
output ins2core_3 ;
output ins2core_2 ;
output ins2core_1 ;
output ins2core_0 ;
input c_10 ;
input c_9 ;
input c_8 ;
input c_7 ;
input c_6 ;
input c_5 ;
input c_4 ;
input c_3 ;
input c_2 ;
input c_1 ;
input c_0 ;
input pc_next_iv_9 ;
input pc_next_iv_8 ;
input pc_next_iv_7 ;
input pc_next_iv_6 ;
input pc_next_iv_5 ;
input pc_next_iv_4 ;
input pc_next_iv_3 ;
input pc_next_iv_2 ;
input pc_next_iv_1 ;
input pc_next_iv_0 ;
input pc_next_iv_0_0 ;
input dout_1_2_7 ;
input dout_1_2_6 ;
input dout_1_2_5 ;
input dout_1_2_4 ;
input dout_1_2_3 ;
input dout_1_2_2 ;
input dout_1_2_1 ;
input dout_1_2_0 ;
input wr_en_0_0_0 ;
input CLK ;
wire data2core_7 ;
wire data2core_6 ;
wire data2core_5 ;
wire data2core_4 ;
wire data2core_3 ;
wire data2core_2 ;
wire data2core_1 ;
wire data2core_0 ;
wire ins2core_7 ;
wire ins2core_6 ;
wire ins2core_5 ;
wire ins2core_4 ;
wire ins2core_3 ;
wire ins2core_2 ;
wire ins2core_1 ;
wire ins2core_0 ;
wire c_10 ;
wire c_9 ;
wire c_8 ;
wire c_7 ;
wire c_6 ;
wire c_5 ;
wire c_4 ;
wire c_3 ;
wire c_2 ;
wire c_1 ;
wire c_0 ;
wire pc_next_iv_9 ;
wire pc_next_iv_8 ;
wire pc_next_iv_7 ;
wire pc_next_iv_6 ;
wire pc_next_iv_5 ;
wire pc_next_iv_4 ;
wire pc_next_iv_3 ;
wire pc_next_iv_2 ;
wire pc_next_iv_1 ;
wire pc_next_iv_0 ;
wire pc_next_iv_0_0 ;
wire dout_1_2_7 ;
wire dout_1_2_6 ;
wire dout_1_2_5 ;
wire dout_1_2_4 ;
wire dout_1_2_3 ;
wire dout_1_2_2 ;
wire dout_1_2_1 ;
wire dout_1_2_0 ;
wire wr_en_0_0_0 ;
wire CLK ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire VCC ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @26:68
  altsyncram_Z2 altsyncram_component_Z (
	.wren_a(GND),
	.wren_b(wr_en_0_0_0),
	.data_a({GND, GND, GND, GND, GND, GND, GND, GND}),
	.data_b({dout_1_2_7, dout_1_2_6, dout_1_2_5, dout_1_2_4, dout_1_2_3, dout_1_2_2, 
   dout_1_2_1, dout_1_2_0}),
	.address_a({pc_next_iv_9, pc_next_iv_8, pc_next_iv_7, pc_next_iv_6, pc_next_iv_5, 
   pc_next_iv_4, pc_next_iv_3, pc_next_iv_2, pc_next_iv_1, pc_next_iv_0, 
   pc_next_iv_0_0}),
	.address_b({c_10, c_9, c_8, c_7, c_6, c_5, c_4, c_3, c_2, c_1, c_0}),
	.clock0(CLK),
	.q_a({ins2core_7, ins2core_6, ins2core_5, ins2core_4, ins2core_3, ins2core_2, 
   ins2core_1, ins2core_0}),
	.q_b({data2core_7, data2core_6, data2core_5, data2core_4, data2core_3, 
   data2core_2, data2core_1, data2core_0})
);
endmodule /* ram2048x8_3 */

// VQM4.1+ 
module altsyncram_Z3 (
  wren_a,
  wren_b,
  data_a,
  data_b,
  address_a,
  address_b,
  clock0,
  q_a,
  q_b
);
input wren_a ;
input wren_b ;
input [7:0] data_a ;
input [7:0] data_b ;
input [10:0] address_a ;
input [10:0] address_b ;
input clock0 ;
output [7:0] q_a ;
output [7:0] q_b ;
altsyncram U1 (
  .wren_a(wren_a),
  .wren_b(wren_b),
  .data_a(data_a),
  .data_b(data_b),
  .address_a(address_a),
  .address_b(address_b),
  .clock0(clock0),
  .q_a(q_a),
  .q_b(q_b)
 );
defparam U1.intended_device_family =  "Cyclone";
defparam U1.init_file =  "qu2_ram2.mif";
defparam U1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam U1.operation_mode =  "BIDIR_DUAL_PORT";
defparam U1.width_byteena_b =  1;
defparam U1.address_aclr_b =  "NONE";
defparam U1.wrcontrol_aclr_b =  "NONE";
defparam U1.indata_aclr_b =  "NONE";
defparam U1.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam U1.indata_reg_b =  "CLOCK0";
defparam U1.outdata_aclr_b =  "NONE";
defparam U1.outdata_reg_b =  "UNREGISTERED";
defparam U1.address_reg_b =  "CLOCK0";
defparam U1.numwords_b =  2048;
defparam U1.widthad_b =  11;
defparam U1.width_b =  8;
defparam U1.width_byteena_a =  1;
defparam U1.wrcontrol_aclr_a =  "NONE";
defparam U1.indata_aclr_a =  "NONE";
defparam U1.outdata_aclr_a =  "NONE";
defparam U1.address_aclr_a =  "NONE";
defparam U1.outdata_reg_a =  "UNREGISTERED";
defparam U1.numwords_a =  2048;
defparam U1.widthad_a =  11;
defparam U1.width_a =  8;
endmodule /* altsyncram_Z3 */

// VQM4.1+ 
module ram2048x8_2 (
  data2core_7,
  data2core_6,
  data2core_5,
  data2core_4,
  data2core_3,
  data2core_2,
  data2core_1,
  data2core_0,
  ins2core_7,
  ins2core_6,
  ins2core_5,
  ins2core_4,
  ins2core_3,
  ins2core_2,
  ins2core_1,
  ins2core_0,
  c_10,
  c_9,
  c_8,
  c_7,
  c_6,
  c_5,
  c_4,
  c_3,
  c_2,
  c_1,
  c_0,
  pc_next_iv_9,
  pc_next_iv_8,
  pc_next_iv_7,
  pc_next_iv_6,
  pc_next_iv_5,
  pc_next_iv_4,
  pc_next_iv_3,
  pc_next_iv_2,
  pc_next_iv_1,
  pc_next_iv_0,
  pc_next_iv_0_0,
  dout_1_7,
  dout_1_6,
  dout_1_5,
  dout_1_4,
  dout_1_3,
  dout_1_2,
  dout_1_1,
  dout_1_0,
  wr_en_0_0_0,
  CLK
);
output data2core_7 ;
output data2core_6 ;
output data2core_5 ;
output data2core_4 ;
output data2core_3 ;
output data2core_2 ;
output data2core_1 ;
output data2core_0 ;
output ins2core_7 ;
output ins2core_6 ;
output ins2core_5 ;
output ins2core_4 ;
output ins2core_3 ;
output ins2core_2 ;
output ins2core_1 ;
output ins2core_0 ;
input c_10 ;
input c_9 ;
input c_8 ;
input c_7 ;
input c_6 ;
input c_5 ;
input c_4 ;
input c_3 ;
input c_2 ;
input c_1 ;
input c_0 ;
input pc_next_iv_9 ;
input pc_next_iv_8 ;
input pc_next_iv_7 ;
input pc_next_iv_6 ;
input pc_next_iv_5 ;
input pc_next_iv_4 ;
input pc_next_iv_3 ;
input pc_next_iv_2 ;
input pc_next_iv_1 ;
input pc_next_iv_0 ;
input pc_next_iv_0_0 ;
input dout_1_7 ;
input dout_1_6 ;
input dout_1_5 ;
input dout_1_4 ;
input dout_1_3 ;
input dout_1_2 ;
input dout_1_1 ;
input dout_1_0 ;
input wr_en_0_0_0 ;
input CLK ;
wire data2core_7 ;
wire data2core_6 ;
wire data2core_5 ;
wire data2core_4 ;
wire data2core_3 ;
wire data2core_2 ;
wire data2core_1 ;
wire data2core_0 ;
wire ins2core_7 ;
wire ins2core_6 ;
wire ins2core_5 ;
wire ins2core_4 ;
wire ins2core_3 ;
wire ins2core_2 ;
wire ins2core_1 ;
wire ins2core_0 ;
wire c_10 ;
wire c_9 ;
wire c_8 ;
wire c_7 ;
wire c_6 ;
wire c_5 ;
wire c_4 ;
wire c_3 ;
wire c_2 ;
wire c_1 ;
wire c_0 ;
wire pc_next_iv_9 ;
wire pc_next_iv_8 ;
wire pc_next_iv_7 ;
wire pc_next_iv_6 ;
wire pc_next_iv_5 ;
wire pc_next_iv_4 ;
wire pc_next_iv_3 ;
wire pc_next_iv_2 ;
wire pc_next_iv_1 ;
wire pc_next_iv_0 ;
wire pc_next_iv_0_0 ;
wire dout_1_7 ;
wire dout_1_6 ;
wire dout_1_5 ;
wire dout_1_4 ;
wire dout_1_3 ;
wire dout_1_2 ;
wire dout_1_1 ;
wire dout_1_0 ;
wire wr_en_0_0_0 ;
wire CLK ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire VCC ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @25:68
  altsyncram_Z3 altsyncram_component_Z (
	.wren_a(GND),
	.wren_b(wr_en_0_0_0),
	.data_a({GND, GND, GND, GND, GND, GND, GND, GND}),
	.data_b({dout_1_7, dout_1_6, dout_1_5, dout_1_4, dout_1_3, dout_1_2, dout_1_1, 
   dout_1_0}),
	.address_a({pc_next_iv_9, pc_next_iv_8, pc_next_iv_7, pc_next_iv_6, pc_next_iv_5, 
   pc_next_iv_4, pc_next_iv_3, pc_next_iv_2, pc_next_iv_1, pc_next_iv_0, 
   pc_next_iv_0_0}),
	.address_b({c_10, c_9, c_8, c_7, c_6, c_5, c_4, c_3, c_2, c_1, c_0}),
	.clock0(CLK),
	.q_a({ins2core_7, ins2core_6, ins2core_5, ins2core_4, ins2core_3, ins2core_2, 
   ins2core_1, ins2core_0}),
	.q_b({data2core_7, data2core_6, data2core_5, data2core_4, data2core_3, 
   data2core_2, data2core_1, data2core_0})
);
endmodule /* ram2048x8_2 */

// VQM4.1+ 
module altsyncram_Z4 (
  wren_a,
  wren_b,
  data_a,
  data_b,
  address_a,
  address_b,
  clock0,
  q_a,
  q_b
);
input wren_a ;
input wren_b ;
input [7:0] data_a ;
input [7:0] data_b ;
input [10:0] address_a ;
input [10:0] address_b ;
input clock0 ;
output [7:0] q_a ;
output [7:0] q_b ;
altsyncram U1 (
  .wren_a(wren_a),
  .wren_b(wren_b),
  .data_a(data_a),
  .data_b(data_b),
  .address_a(address_a),
  .address_b(address_b),
  .clock0(clock0),
  .q_a(q_a),
  .q_b(q_b)
 );
defparam U1.intended_device_family =  "Cyclone";
defparam U1.init_file =  "qu2_ram1.mif";
defparam U1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam U1.operation_mode =  "BIDIR_DUAL_PORT";
defparam U1.width_byteena_b =  1;
defparam U1.address_aclr_b =  "NONE";
defparam U1.wrcontrol_aclr_b =  "NONE";
defparam U1.indata_aclr_b =  "NONE";
defparam U1.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam U1.indata_reg_b =  "CLOCK0";
defparam U1.outdata_aclr_b =  "NONE";
defparam U1.outdata_reg_b =  "UNREGISTERED";
defparam U1.address_reg_b =  "CLOCK0";
defparam U1.numwords_b =  2048;
defparam U1.widthad_b =  11;
defparam U1.width_b =  8;
defparam U1.width_byteena_a =  1;
defparam U1.wrcontrol_aclr_a =  "NONE";
defparam U1.indata_aclr_a =  "NONE";
defparam U1.outdata_aclr_a =  "NONE";
defparam U1.address_aclr_a =  "NONE";
defparam U1.outdata_reg_a =  "UNREGISTERED";
defparam U1.numwords_a =  2048;
defparam U1.widthad_a =  11;
defparam U1.width_a =  8;
endmodule /* altsyncram_Z4 */

// VQM4.1+ 
module ram2048x8_1 (
  data2core_7,
  data2core_6,
  data2core_5,
  data2core_4,
  data2core_3,
  data2core_2,
  data2core_1,
  data2core_0,
  ins2core_7,
  ins2core_6,
  ins2core_5,
  ins2core_4,
  ins2core_3,
  ins2core_2,
  ins2core_1,
  ins2core_0,
  c_10,
  c_9,
  c_8,
  c_7,
  c_6,
  c_5,
  c_4,
  c_3,
  c_2,
  c_1,
  c_0,
  pc_next_iv_9,
  pc_next_iv_8,
  pc_next_iv_7,
  pc_next_iv_6,
  pc_next_iv_5,
  pc_next_iv_4,
  pc_next_iv_3,
  pc_next_iv_2,
  pc_next_iv_1,
  pc_next_iv_0,
  pc_next_iv_0_0,
  dout_1_7,
  dout_1_6,
  dout_1_5,
  dout_1_4,
  dout_1_3,
  dout_1_2,
  dout_1_1,
  dout_1_0,
  wr_en_0_0_0,
  CLK
);
output data2core_7 ;
output data2core_6 ;
output data2core_5 ;
output data2core_4 ;
output data2core_3 ;
output data2core_2 ;
output data2core_1 ;
output data2core_0 ;
output ins2core_7 ;
output ins2core_6 ;
output ins2core_5 ;
output ins2core_4 ;
output ins2core_3 ;
output ins2core_2 ;
output ins2core_1 ;
output ins2core_0 ;
input c_10 ;
input c_9 ;
input c_8 ;
input c_7 ;
input c_6 ;
input c_5 ;
input c_4 ;
input c_3 ;
input c_2 ;
input c_1 ;
input c_0 ;
input pc_next_iv_9 ;
input pc_next_iv_8 ;
input pc_next_iv_7 ;
input pc_next_iv_6 ;
input pc_next_iv_5 ;
input pc_next_iv_4 ;
input pc_next_iv_3 ;
input pc_next_iv_2 ;
input pc_next_iv_1 ;
input pc_next_iv_0 ;
input pc_next_iv_0_0 ;
input dout_1_7 ;
input dout_1_6 ;
input dout_1_5 ;
input dout_1_4 ;
input dout_1_3 ;
input dout_1_2 ;
input dout_1_1 ;
input dout_1_0 ;
input wr_en_0_0_0 ;
input CLK ;
wire data2core_7 ;
wire data2core_6 ;
wire data2core_5 ;
wire data2core_4 ;
wire data2core_3 ;
wire data2core_2 ;
wire data2core_1 ;
wire data2core_0 ;
wire ins2core_7 ;
wire ins2core_6 ;
wire ins2core_5 ;
wire ins2core_4 ;
wire ins2core_3 ;
wire ins2core_2 ;
wire ins2core_1 ;
wire ins2core_0 ;
wire c_10 ;
wire c_9 ;
wire c_8 ;
wire c_7 ;
wire c_6 ;
wire c_5 ;
wire c_4 ;
wire c_3 ;
wire c_2 ;
wire c_1 ;
wire c_0 ;
wire pc_next_iv_9 ;
wire pc_next_iv_8 ;
wire pc_next_iv_7 ;
wire pc_next_iv_6 ;
wire pc_next_iv_5 ;
wire pc_next_iv_4 ;
wire pc_next_iv_3 ;
wire pc_next_iv_2 ;
wire pc_next_iv_1 ;
wire pc_next_iv_0 ;
wire pc_next_iv_0_0 ;
wire dout_1_7 ;
wire dout_1_6 ;
wire dout_1_5 ;
wire dout_1_4 ;
wire dout_1_3 ;
wire dout_1_2 ;
wire dout_1_1 ;
wire dout_1_0 ;
wire wr_en_0_0_0 ;
wire CLK ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire VCC ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @24:68
  altsyncram_Z4 altsyncram_component_Z (
	.wren_a(GND),
	.wren_b(wr_en_0_0_0),
	.data_a({GND, GND, GND, GND, GND, GND, GND, GND}),
	.data_b({dout_1_7, dout_1_6, dout_1_5, dout_1_4, dout_1_3, dout_1_2, dout_1_1, 
   dout_1_0}),
	.address_a({pc_next_iv_9, pc_next_iv_8, pc_next_iv_7, pc_next_iv_6, pc_next_iv_5, 
   pc_next_iv_4, pc_next_iv_3, pc_next_iv_2, pc_next_iv_1, pc_next_iv_0, 
   pc_next_iv_0_0}),
	.address_b({c_10, c_9, c_8, c_7, c_6, c_5, c_4, c_3, c_2, c_1, c_0}),
	.clock0(CLK),
	.q_a({ins2core_7, ins2core_6, ins2core_5, ins2core_4, ins2core_3, ins2core_2, 
   ins2core_1, ins2core_0}),
	.q_b({data2core_7, data2core_6, data2core_5, data2core_4, data2core_3, 
   data2core_2, data2core_1, data2core_0})
);
endmodule /* ram2048x8_1 */

// VQM4.1+ 
module altsyncram_Z5 (
  wren_a,
  wren_b,
  data_a,
  data_b,
  address_a,
  address_b,
  clock0,
  q_a,
  q_b
);
input wren_a ;
input wren_b ;
input [7:0] data_a ;
input [7:0] data_b ;
input [10:0] address_a ;
input [10:0] address_b ;
input clock0 ;
output [7:0] q_a ;
output [7:0] q_b ;
altsyncram U1 (
  .wren_a(wren_a),
  .wren_b(wren_b),
  .data_a(data_a),
  .data_b(data_b),
  .address_a(address_a),
  .address_b(address_b),
  .clock0(clock0),
  .q_a(q_a),
  .q_b(q_b)
 );
defparam U1.intended_device_family =  "Cyclone";
defparam U1.init_file =  "qu2_ram0.mif";
defparam U1.read_during_write_mode_mixed_ports =  "DONT_CARE";
defparam U1.operation_mode =  "BIDIR_DUAL_PORT";
defparam U1.width_byteena_b =  1;
defparam U1.address_aclr_b =  "NONE";
defparam U1.wrcontrol_aclr_b =  "NONE";
defparam U1.indata_aclr_b =  "NONE";
defparam U1.wrcontrol_wraddress_reg_b =  "CLOCK0";
defparam U1.indata_reg_b =  "CLOCK0";
defparam U1.outdata_aclr_b =  "NONE";
defparam U1.outdata_reg_b =  "UNREGISTERED";
defparam U1.address_reg_b =  "CLOCK0";
defparam U1.numwords_b =  2048;
defparam U1.widthad_b =  11;
defparam U1.width_b =  8;
defparam U1.width_byteena_a =  1;
defparam U1.wrcontrol_aclr_a =  "NONE";
defparam U1.indata_aclr_a =  "NONE";
defparam U1.outdata_aclr_a =  "NONE";
defparam U1.address_aclr_a =  "NONE";
defparam U1.outdata_reg_a =  "UNREGISTERED";
defparam U1.numwords_a =  2048;
defparam U1.widthad_a =  11;
defparam U1.width_a =  8;
endmodule /* altsyncram_Z5 */

// VQM4.1+ 
module ram2048x8_0 (
  data2core_7,
  data2core_6,
  data2core_5,
  data2core_4,
  data2core_3,
  data2core_2,
  data2core_1,
  data2core_0,
  ins2core_7,
  ins2core_6,
  ins2core_5,
  ins2core_4,
  ins2core_3,
  ins2core_2,
  ins2core_1,
  ins2core_0,
  c_10,
  c_9,
  c_8,
  c_7,
  c_6,
  c_5,
  c_4,
  c_3,
  c_2,
  c_1,
  c_0,
  pc_next_iv_9,
  pc_next_iv_8,
  pc_next_iv_7,
  pc_next_iv_6,
  pc_next_iv_5,
  pc_next_iv_4,
  pc_next_iv_3,
  pc_next_iv_2,
  pc_next_iv_1,
  pc_next_iv_0,
  pc_next_iv_0_0,
  dout_2_7,
  dout_2_6,
  dout_2_5,
  dout_2_4,
  dout_2_3,
  dout_2_2,
  dout_2_1,
  dout_2_0,
  wr_en_0_0_0,
  CLK
);
output data2core_7 ;
output data2core_6 ;
output data2core_5 ;
output data2core_4 ;
output data2core_3 ;
output data2core_2 ;
output data2core_1 ;
output data2core_0 ;
output ins2core_7 ;
output ins2core_6 ;
output ins2core_5 ;
output ins2core_4 ;
output ins2core_3 ;
output ins2core_2 ;
output ins2core_1 ;
output ins2core_0 ;
input c_10 ;
input c_9 ;
input c_8 ;
input c_7 ;
input c_6 ;
input c_5 ;
input c_4 ;
input c_3 ;
input c_2 ;
input c_1 ;
input c_0 ;
input pc_next_iv_9 ;
input pc_next_iv_8 ;
input pc_next_iv_7 ;
input pc_next_iv_6 ;
input pc_next_iv_5 ;
input pc_next_iv_4 ;
input pc_next_iv_3 ;
input pc_next_iv_2 ;
input pc_next_iv_1 ;
input pc_next_iv_0 ;
input pc_next_iv_0_0 ;
input dout_2_7 ;
input dout_2_6 ;
input dout_2_5 ;
input dout_2_4 ;
input dout_2_3 ;
input dout_2_2 ;
input dout_2_1 ;
input dout_2_0 ;
input wr_en_0_0_0 ;
input CLK ;
wire data2core_7 ;
wire data2core_6 ;
wire data2core_5 ;
wire data2core_4 ;
wire data2core_3 ;
wire data2core_2 ;
wire data2core_1 ;
wire data2core_0 ;
wire ins2core_7 ;
wire ins2core_6 ;
wire ins2core_5 ;
wire ins2core_4 ;
wire ins2core_3 ;
wire ins2core_2 ;
wire ins2core_1 ;
wire ins2core_0 ;
wire c_10 ;
wire c_9 ;
wire c_8 ;
wire c_7 ;
wire c_6 ;
wire c_5 ;
wire c_4 ;
wire c_3 ;
wire c_2 ;
wire c_1 ;
wire c_0 ;
wire pc_next_iv_9 ;
wire pc_next_iv_8 ;
wire pc_next_iv_7 ;
wire pc_next_iv_6 ;
wire pc_next_iv_5 ;
wire pc_next_iv_4 ;
wire pc_next_iv_3 ;
wire pc_next_iv_2 ;
wire pc_next_iv_1 ;
wire pc_next_iv_0 ;
wire pc_next_iv_0_0 ;
wire dout_2_7 ;
wire dout_2_6 ;
wire dout_2_5 ;
wire dout_2_4 ;
wire dout_2_3 ;
wire dout_2_2 ;
wire dout_2_1 ;
wire dout_2_0 ;
wire wr_en_0_0_0 ;
wire CLK ;
wire GND ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire VCC ;
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @23:68
  altsyncram_Z5 altsyncram_component_Z (
	.wren_a(GND),
	.wren_b(wr_en_0_0_0),
	.data_a({GND, GND, GND, GND, GND, GND, GND, GND}),
	.data_b({dout_2_7, dout_2_6, dout_2_5, dout_2_4, dout_2_3, dout_2_2, dout_2_1, 
   dout_2_0}),
	.address_a({pc_next_iv_9, pc_next_iv_8, pc_next_iv_7, pc_next_iv_6, pc_next_iv_5, 
   pc_next_iv_4, pc_next_iv_3, pc_next_iv_2, pc_next_iv_1, pc_next_iv_0, 
   pc_next_iv_0_0}),
	.address_b({c_10, c_9, c_8, c_7, c_6, c_5, c_4, c_3, c_2, c_1, c_0}),
	.clock0(CLK),
	.q_a({ins2core_7, ins2core_6, ins2core_5, ins2core_4, ins2core_3, ins2core_2, 
   ins2core_1, ins2core_0}),
	.q_b({data2core_7, data2core_6, data2core_5, data2core_4, data2core_3, 
   data2core_2, data2core_1, data2core_0})
);
endmodule /* ram2048x8_0 */

// VQM4.1+ 
module mem_array (
  dout_2_0,
  dout_2_1,
  dout_2_2,
  dout_2_3,
  dout_2_4,
  dout_2_5,
  dout_2_6,
  dout_2_7,
  dout_1_0,
  dout_1_1,
  dout_1_2,
  dout_1_3,
  dout_1_4,
  dout_1_5,
  dout_1_6,
  dout_1_7,
  dout_1_8,
  dout_1_9,
  dout_1_10,
  dout_1_11,
  dout_1_12,
  dout_1_13,
  dout_1_14,
  dout_1_15,
  wr_en_0_0_0,
  wr_en_0_0_1,
  wr_en_0_0_2,
  wr_en_0_0_3,
  dout_1_2_0,
  dout_1_2_1,
  dout_1_2_2,
  dout_1_2_3,
  dout_1_2_4,
  dout_1_2_5,
  dout_1_2_6,
  dout_1_2_7,
  pc_next_iv_0_0,
  pc_next_iv_0,
  pc_next_iv_1,
  pc_next_iv_2,
  pc_next_iv_3,
  pc_next_iv_4,
  pc_next_iv_5,
  pc_next_iv_6,
  pc_next_iv_7,
  pc_next_iv_8,
  pc_next_iv_9,
  c_0,
  c_1,
  c_2,
  c_3,
  c_4,
  c_5,
  c_6,
  c_7,
  c_8,
  c_9,
  c_10,
  ins2core_0,
  ins2core_1,
  ins2core_2,
  ins2core_3,
  ins2core_4,
  ins2core_5,
  ins2core_6,
  ins2core_7,
  ins2core_8,
  ins2core_9,
  ins2core_10,
  ins2core_11,
  ins2core_12,
  ins2core_13,
  ins2core_14,
  ins2core_15,
  ins2core_16,
  ins2core_17,
  ins2core_18,
  ins2core_19,
  ins2core_20,
  ins2core_21,
  ins2core_22,
  ins2core_23,
  ins2core_24,
  ins2core_25,
  ins2core_26,
  ins2core_27,
  ins2core_28,
  ins2core_29,
  ins2core_30,
  ins2core_31,
  data2core_0,
  data2core_1,
  data2core_2,
  data2core_3,
  data2core_4,
  data2core_5,
  data2core_6,
  data2core_7,
  data2core_8,
  data2core_9,
  data2core_10,
  data2core_11,
  data2core_12,
  data2core_13,
  data2core_14,
  data2core_15,
  data2core_16,
  data2core_17,
  data2core_18,
  data2core_19,
  data2core_20,
  data2core_21,
  data2core_22,
  data2core_23,
  data2core_24,
  data2core_25,
  data2core_26,
  data2core_27,
  data2core_28,
  data2core_29,
  data2core_30,
  data2core_31,
  CLK
);
input dout_2_0 ;
input dout_2_1 ;
input dout_2_2 ;
input dout_2_3 ;
input dout_2_4 ;
input dout_2_5 ;
input dout_2_6 ;
input dout_2_7 ;
input dout_1_0 ;
input dout_1_1 ;
input dout_1_2 ;
input dout_1_3 ;
input dout_1_4 ;
input dout_1_5 ;
input dout_1_6 ;
input dout_1_7 ;
input dout_1_8 ;
input dout_1_9 ;
input dout_1_10 ;
input dout_1_11 ;
input dout_1_12 ;
input dout_1_13 ;
input dout_1_14 ;
input dout_1_15 ;
input wr_en_0_0_0 ;
input wr_en_0_0_1 ;
input wr_en_0_0_2 ;
input wr_en_0_0_3 ;
input dout_1_2_0 ;
input dout_1_2_1 ;
input dout_1_2_2 ;
input dout_1_2_3 ;
input dout_1_2_4 ;
input dout_1_2_5 ;
input dout_1_2_6 ;
input dout_1_2_7 ;
input pc_next_iv_0_0 ;
input pc_next_iv_0 ;
input pc_next_iv_1 ;
input pc_next_iv_2 ;
input pc_next_iv_3 ;
input pc_next_iv_4 ;
input pc_next_iv_5 ;
input pc_next_iv_6 ;
input pc_next_iv_7 ;
input pc_next_iv_8 ;
input pc_next_iv_9 ;
input c_0 ;
input c_1 ;
input c_2 ;
input c_3 ;
input c_4 ;
input c_5 ;
input c_6 ;
input c_7 ;
input c_8 ;
input c_9 ;
input c_10 ;
output ins2core_0 ;
output ins2core_1 ;
output ins2core_2 ;
output ins2core_3 ;
output ins2core_4 ;
output ins2core_5 ;
output ins2core_6 ;
output ins2core_7 ;
output ins2core_8 ;
output ins2core_9 ;
output ins2core_10 ;
output ins2core_11 ;
output ins2core_12 ;
output ins2core_13 ;
output ins2core_14 ;
output ins2core_15 ;
output ins2core_16 ;
output ins2core_17 ;
output ins2core_18 ;
output ins2core_19 ;
output ins2core_20 ;
output ins2core_21 ;
output ins2core_22 ;
output ins2core_23 ;
output ins2core_24 ;
output ins2core_25 ;
output ins2core_26 ;
output ins2core_27 ;
output ins2core_28 ;
output ins2core_29 ;
output ins2core_30 ;
output ins2core_31 ;
output data2core_0 ;
output data2core_1 ;
output data2core_2 ;
output data2core_3 ;
output data2core_4 ;
output data2core_5 ;
output data2core_6 ;
output data2core_7 ;
output data2core_8 ;
output data2core_9 ;
output data2core_10 ;
output data2core_11 ;
output data2core_12 ;
output data2core_13 ;
output data2core_14 ;
output data2core_15 ;
output data2core_16 ;
output data2core_17 ;
output data2core_18 ;
output data2core_19 ;
output data2core_20 ;
output data2core_21 ;
output data2core_22 ;
output data2core_23 ;
output data2core_24 ;
output data2core_25 ;
output data2core_26 ;
output data2core_27 ;
output data2core_28 ;
output data2core_29 ;
output data2core_30 ;
output data2core_31 ;
input CLK ;
wire dout_2_0 ;
wire dout_2_1 ;
wire dout_2_2 ;
wire dout_2_3 ;
wire dout_2_4 ;
wire dout_2_5 ;
wire dout_2_6 ;
wire dout_2_7 ;
wire dout_1_0 ;
wire dout_1_1 ;
wire dout_1_2 ;
wire dout_1_3 ;
wire dout_1_4 ;
wire dout_1_5 ;
wire dout_1_6 ;
wire dout_1_7 ;
wire dout_1_8 ;
wire dout_1_9 ;
wire dout_1_10 ;
wire dout_1_11 ;
wire dout_1_12 ;
wire dout_1_13 ;
wire dout_1_14 ;
wire dout_1_15 ;
wire wr_en_0_0_0 ;
wire wr_en_0_0_1 ;
wire wr_en_0_0_2 ;
wire wr_en_0_0_3 ;
wire dout_1_2_0 ;
wire dout_1_2_1 ;
wire dout_1_2_2 ;
wire dout_1_2_3 ;
wire dout_1_2_4 ;
wire dout_1_2_5 ;
wire dout_1_2_6 ;
wire dout_1_2_7 ;
wire pc_next_iv_0_0 ;
wire pc_next_iv_0 ;
wire pc_next_iv_1 ;
wire pc_next_iv_2 ;
wire pc_next_iv_3 ;
wire pc_next_iv_4 ;
wire pc_next_iv_5 ;
wire pc_next_iv_6 ;
wire pc_next_iv_7 ;
wire pc_next_iv_8 ;
wire pc_next_iv_9 ;
wire c_0 ;
wire c_1 ;
wire c_2 ;
wire c_3 ;
wire c_4 ;
wire c_5 ;
wire c_6 ;
wire c_7 ;
wire c_8 ;
wire c_9 ;
wire c_10 ;
wire ins2core_0 ;
wire ins2core_1 ;
wire ins2core_2 ;
wire ins2core_3 ;
wire ins2core_4 ;
wire ins2core_5 ;
wire ins2core_6 ;
wire ins2core_7 ;
wire ins2core_8 ;
wire ins2core_9 ;
wire ins2core_10 ;
wire ins2core_11 ;
wire ins2core_12 ;
wire ins2core_13 ;
wire ins2core_14 ;
wire ins2core_15 ;
wire ins2core_16 ;
wire ins2core_17 ;
wire ins2core_18 ;
wire ins2core_19 ;
wire ins2core_20 ;
wire ins2core_21 ;
wire ins2core_22 ;
wire ins2core_23 ;
wire ins2core_24 ;
wire ins2core_25 ;
wire ins2core_26 ;
wire ins2core_27 ;
wire ins2core_28 ;
wire ins2core_29 ;
wire ins2core_30 ;
wire ins2core_31 ;
wire data2core_0 ;
wire data2core_1 ;
wire data2core_2 ;
wire data2core_3 ;
wire data2core_4 ;
wire data2core_5 ;
wire data2core_6 ;
wire data2core_7 ;
wire data2core_8 ;
wire data2core_9 ;
wire data2core_10 ;
wire data2core_11 ;
wire data2core_12 ;
wire data2core_13 ;
wire data2core_14 ;
wire data2core_15 ;
wire data2core_16 ;
wire data2core_17 ;
wire data2core_18 ;
wire data2core_19 ;
wire data2core_20 ;
wire data2core_21 ;
wire data2core_22 ;
wire data2core_23 ;
wire data2core_24 ;
wire data2core_25 ;
wire data2core_26 ;
wire data2core_27 ;
wire data2core_28 ;
wire data2core_29 ;
wire data2core_30 ;
wire data2core_31 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @21:30
  ram2048x8_3 ram3 (
	.data2core_7(data2core_31),
	.data2core_6(data2core_30),
	.data2core_5(data2core_29),
	.data2core_4(data2core_28),
	.data2core_3(data2core_27),
	.data2core_2(data2core_26),
	.data2core_1(data2core_25),
	.data2core_0(data2core_24),
	.ins2core_7(ins2core_31),
	.ins2core_6(ins2core_30),
	.ins2core_5(ins2core_29),
	.ins2core_4(ins2core_28),
	.ins2core_3(ins2core_27),
	.ins2core_2(ins2core_26),
	.ins2core_1(ins2core_25),
	.ins2core_0(ins2core_24),
	.c_10(c_10),
	.c_9(c_9),
	.c_8(c_8),
	.c_7(c_7),
	.c_6(c_6),
	.c_5(c_5),
	.c_4(c_4),
	.c_3(c_3),
	.c_2(c_2),
	.c_1(c_1),
	.c_0(c_0),
	.pc_next_iv_9(pc_next_iv_9),
	.pc_next_iv_8(pc_next_iv_8),
	.pc_next_iv_7(pc_next_iv_7),
	.pc_next_iv_6(pc_next_iv_6),
	.pc_next_iv_5(pc_next_iv_5),
	.pc_next_iv_4(pc_next_iv_4),
	.pc_next_iv_3(pc_next_iv_3),
	.pc_next_iv_2(pc_next_iv_2),
	.pc_next_iv_1(pc_next_iv_1),
	.pc_next_iv_0(pc_next_iv_0),
	.pc_next_iv_0_0(pc_next_iv_0_0),
	.dout_1_2_7(dout_1_2_7),
	.dout_1_2_6(dout_1_2_6),
	.dout_1_2_5(dout_1_2_5),
	.dout_1_2_4(dout_1_2_4),
	.dout_1_2_3(dout_1_2_3),
	.dout_1_2_2(dout_1_2_2),
	.dout_1_2_1(dout_1_2_1),
	.dout_1_2_0(dout_1_2_0),
	.wr_en_0_0_0(wr_en_0_0_3),
	.CLK(CLK)
);
// @21:42
  ram2048x8_2 ram2 (
	.data2core_7(data2core_23),
	.data2core_6(data2core_22),
	.data2core_5(data2core_21),
	.data2core_4(data2core_20),
	.data2core_3(data2core_19),
	.data2core_2(data2core_18),
	.data2core_1(data2core_17),
	.data2core_0(data2core_16),
	.ins2core_7(ins2core_23),
	.ins2core_6(ins2core_22),
	.ins2core_5(ins2core_21),
	.ins2core_4(ins2core_20),
	.ins2core_3(ins2core_19),
	.ins2core_2(ins2core_18),
	.ins2core_1(ins2core_17),
	.ins2core_0(ins2core_16),
	.c_10(c_10),
	.c_9(c_9),
	.c_8(c_8),
	.c_7(c_7),
	.c_6(c_6),
	.c_5(c_5),
	.c_4(c_4),
	.c_3(c_3),
	.c_2(c_2),
	.c_1(c_1),
	.c_0(c_0),
	.pc_next_iv_9(pc_next_iv_9),
	.pc_next_iv_8(pc_next_iv_8),
	.pc_next_iv_7(pc_next_iv_7),
	.pc_next_iv_6(pc_next_iv_6),
	.pc_next_iv_5(pc_next_iv_5),
	.pc_next_iv_4(pc_next_iv_4),
	.pc_next_iv_3(pc_next_iv_3),
	.pc_next_iv_2(pc_next_iv_2),
	.pc_next_iv_1(pc_next_iv_1),
	.pc_next_iv_0(pc_next_iv_0),
	.pc_next_iv_0_0(pc_next_iv_0_0),
	.dout_1_7(dout_1_15),
	.dout_1_6(dout_1_14),
	.dout_1_5(dout_1_13),
	.dout_1_4(dout_1_12),
	.dout_1_3(dout_1_11),
	.dout_1_2(dout_1_10),
	.dout_1_1(dout_1_9),
	.dout_1_0(dout_1_8),
	.wr_en_0_0_0(wr_en_0_0_2),
	.CLK(CLK)
);
// @21:54
  ram2048x8_1 ram1 (
	.data2core_7(data2core_15),
	.data2core_6(data2core_14),
	.data2core_5(data2core_13),
	.data2core_4(data2core_12),
	.data2core_3(data2core_11),
	.data2core_2(data2core_10),
	.data2core_1(data2core_9),
	.data2core_0(data2core_8),
	.ins2core_7(ins2core_15),
	.ins2core_6(ins2core_14),
	.ins2core_5(ins2core_13),
	.ins2core_4(ins2core_12),
	.ins2core_3(ins2core_11),
	.ins2core_2(ins2core_10),
	.ins2core_1(ins2core_9),
	.ins2core_0(ins2core_8),
	.c_10(c_10),
	.c_9(c_9),
	.c_8(c_8),
	.c_7(c_7),
	.c_6(c_6),
	.c_5(c_5),
	.c_4(c_4),
	.c_3(c_3),
	.c_2(c_2),
	.c_1(c_1),
	.c_0(c_0),
	.pc_next_iv_9(pc_next_iv_9),
	.pc_next_iv_8(pc_next_iv_8),
	.pc_next_iv_7(pc_next_iv_7),
	.pc_next_iv_6(pc_next_iv_6),
	.pc_next_iv_5(pc_next_iv_5),
	.pc_next_iv_4(pc_next_iv_4),
	.pc_next_iv_3(pc_next_iv_3),
	.pc_next_iv_2(pc_next_iv_2),
	.pc_next_iv_1(pc_next_iv_1),
	.pc_next_iv_0(pc_next_iv_0),
	.pc_next_iv_0_0(pc_next_iv_0_0),
	.dout_1_7(dout_1_7),
	.dout_1_6(dout_1_6),
	.dout_1_5(dout_1_5),
	.dout_1_4(dout_1_4),
	.dout_1_3(dout_1_3),
	.dout_1_2(dout_1_2),
	.dout_1_1(dout_1_1),
	.dout_1_0(dout_1_0),
	.wr_en_0_0_0(wr_en_0_0_1),
	.CLK(CLK)
);
// @21:66
  ram2048x8_0 ram0 (
	.data2core_7(data2core_7),
	.data2core_6(data2core_6),
	.data2core_5(data2core_5),
	.data2core_4(data2core_4),
	.data2core_3(data2core_3),
	.data2core_2(data2core_2),
	.data2core_1(data2core_1),
	.data2core_0(data2core_0),
	.ins2core_7(ins2core_7),
	.ins2core_6(ins2core_6),
	.ins2core_5(ins2core_5),
	.ins2core_4(ins2core_4),
	.ins2core_3(ins2core_3),
	.ins2core_2(ins2core_2),
	.ins2core_1(ins2core_1),
	.ins2core_0(ins2core_0),
	.c_10(c_10),
	.c_9(c_9),
	.c_8(c_8),
	.c_7(c_7),
	.c_6(c_6),
	.c_5(c_5),
	.c_4(c_4),
	.c_3(c_3),
	.c_2(c_2),
	.c_1(c_1),
	.c_0(c_0),
	.pc_next_iv_9(pc_next_iv_9),
	.pc_next_iv_8(pc_next_iv_8),
	.pc_next_iv_7(pc_next_iv_7),
	.pc_next_iv_6(pc_next_iv_6),
	.pc_next_iv_5(pc_next_iv_5),
	.pc_next_iv_4(pc_next_iv_4),
	.pc_next_iv_3(pc_next_iv_3),
	.pc_next_iv_2(pc_next_iv_2),
	.pc_next_iv_1(pc_next_iv_1),
	.pc_next_iv_0(pc_next_iv_0),
	.pc_next_iv_0_0(pc_next_iv_0_0),
	.dout_2_7(dout_2_7),
	.dout_2_6(dout_2_6),
	.dout_2_5(dout_2_5),
	.dout_2_4(dout_2_4),
	.dout_2_3(dout_2_3),
	.dout_2_2(dout_2_2),
	.dout_2_1(dout_2_1),
	.dout_2_0(dout_2_0),
	.wr_en_0_0_0(wr_en_0_0_0),
	.CLK(CLK)
);
endmodule /* mem_array */

// VQM4.1+ 
module infile_dmem_ctl_reg (
  c_0,
  dmem_ctl_o_0,
  dmem_ctl_o_1,
  dmem_ctl_o_2,
  dmem_ctl_o_3,
  ctl_o_0,
  ctl_o_1,
  ctl_o_2,
  ctl_o_3,
  CLK
);
input c_0 ;
input dmem_ctl_o_0 ;
input dmem_ctl_o_1 ;
input dmem_ctl_o_2 ;
input dmem_ctl_o_3 ;
output ctl_o_0 ;
output ctl_o_1 ;
output ctl_o_2 ;
output ctl_o_3 ;
input CLK ;
wire c_0 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_2 ;
wire dmem_ctl_o_3 ;
wire ctl_o_0 ;
wire ctl_o_1 ;
wire ctl_o_2 ;
wire ctl_o_3 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:103
  cyclone_lcell ctl_o_3__Z (
	.regout(ctl_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(dmem_ctl_o_3),
	.datad(c_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ctl_o_3__Z.operation_mode="normal";
defparam ctl_o_3__Z.output_mode="reg_only";
defparam ctl_o_3__Z.lut_mask="00f0";
defparam ctl_o_3__Z.synch_mode="off";
defparam ctl_o_3__Z.sum_lutc_input="datac";
// @13:103
  cyclone_lcell ctl_o_2__Z (
	.regout(ctl_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(dmem_ctl_o_2),
	.datad(c_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ctl_o_2__Z.operation_mode="normal";
defparam ctl_o_2__Z.output_mode="reg_only";
defparam ctl_o_2__Z.lut_mask="00f0";
defparam ctl_o_2__Z.synch_mode="off";
defparam ctl_o_2__Z.sum_lutc_input="datac";
// @13:103
  cyclone_lcell ctl_o_1__Z (
	.regout(ctl_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(dmem_ctl_o_1),
	.datad(c_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ctl_o_1__Z.operation_mode="normal";
defparam ctl_o_1__Z.output_mode="reg_only";
defparam ctl_o_1__Z.lut_mask="00f0";
defparam ctl_o_1__Z.synch_mode="off";
defparam ctl_o_1__Z.sum_lutc_input="datac";
// @13:103
  cyclone_lcell ctl_o_0__Z (
	.regout(ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(dmem_ctl_o_0),
	.datad(c_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ctl_o_0__Z.operation_mode="normal";
defparam ctl_o_0__Z.output_mode="reg_only";
defparam ctl_o_0__Z.lut_mask="00f0";
defparam ctl_o_0__Z.synch_mode="off";
defparam ctl_o_0__Z.sum_lutc_input="datac";
endmodule /* infile_dmem_ctl_reg */

// VQM4.1+ 
module mem_addr_ctl (
  c_4_0,
  c_0,
  dmem_ctl_o_0,
  dmem_ctl_o_3,
  dmem_ctl_o_2,
  dmem_ctl_o_1,
  wr_en_0_0_3,
  wr_en_0_0_2,
  wr_en_0_0_1,
  wr_en_0_0_0,
  m75
);
input c_4_0 ;
input c_0 ;
input dmem_ctl_o_0 ;
input dmem_ctl_o_3 ;
input dmem_ctl_o_2 ;
input dmem_ctl_o_1 ;
output wr_en_0_0_3 ;
output wr_en_0_0_2 ;
output wr_en_0_0_1 ;
output wr_en_0_0_0 ;
input m75 ;
wire c_4_0 ;
wire c_0 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_3 ;
wire dmem_ctl_o_2 ;
wire dmem_ctl_o_1 ;
wire wr_en_0_0_3 ;
wire wr_en_0_0_2 ;
wire wr_en_0_0_1 ;
wire wr_en_0_0_0 ;
wire m75 ;
wire [0:0] wr_en_0_0_a2;
wire [3:0] wr_en_0_0_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:117
  cyclone_lcell wr_en_0_0_0_ (
	.combout(wr_en_0_0_0),
	.dataa(dmem_ctl_o_1),
	.datab(dmem_ctl_o_2),
	.datac(wr_en_0_0_a2[0]),
	.datad(wr_en_0_0_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_0_.operation_mode="normal";
defparam wr_en_0_0_0_.output_mode="comb_only";
defparam wr_en_0_0_0_.lut_mask="c050";
defparam wr_en_0_0_0_.synch_mode="off";
defparam wr_en_0_0_0_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_a_0_ (
	.combout(wr_en_0_0_a[0]),
	.dataa(dmem_ctl_o_2),
	.datab(m75),
	.datac(c_0),
	.datad(c_4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_a_0_.operation_mode="normal";
defparam wr_en_0_0_a_0_.output_mode="comb_only";
defparam wr_en_0_0_a_0_.lut_mask="0535";
defparam wr_en_0_0_a_0_.synch_mode="off";
defparam wr_en_0_0_a_0_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_1_ (
	.combout(wr_en_0_0_1),
	.dataa(dmem_ctl_o_1),
	.datab(dmem_ctl_o_2),
	.datac(wr_en_0_0_a2[0]),
	.datad(wr_en_0_0_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_1_.operation_mode="normal";
defparam wr_en_0_0_1_.output_mode="comb_only";
defparam wr_en_0_0_1_.lut_mask="d040";
defparam wr_en_0_0_1_.synch_mode="off";
defparam wr_en_0_0_1_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_a_1_ (
	.combout(wr_en_0_0_a[1]),
	.dataa(m75),
	.datab(c_0),
	.datac(c_4_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_a_1_.operation_mode="normal";
defparam wr_en_0_0_a_1_.output_mode="comb_only";
defparam wr_en_0_0_a_1_.lut_mask="0404";
defparam wr_en_0_0_a_1_.synch_mode="off";
defparam wr_en_0_0_a_1_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_2_ (
	.combout(wr_en_0_0_2),
	.dataa(dmem_ctl_o_1),
	.datab(dmem_ctl_o_2),
	.datac(wr_en_0_0_a2[0]),
	.datad(wr_en_0_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_2_.operation_mode="normal";
defparam wr_en_0_0_2_.output_mode="comb_only";
defparam wr_en_0_0_2_.lut_mask="d040";
defparam wr_en_0_0_2_.synch_mode="off";
defparam wr_en_0_0_2_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_a_2_ (
	.combout(wr_en_0_0_a[2]),
	.dataa(dmem_ctl_o_2),
	.datab(m75),
	.datac(c_0),
	.datad(c_4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_a_2_.operation_mode="normal";
defparam wr_en_0_0_a_2_.output_mode="comb_only";
defparam wr_en_0_0_a_2_.lut_mask="0506";
defparam wr_en_0_0_a_2_.synch_mode="off";
defparam wr_en_0_0_a_2_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_3_ (
	.combout(wr_en_0_0_3),
	.dataa(dmem_ctl_o_1),
	.datab(dmem_ctl_o_2),
	.datac(wr_en_0_0_a2[0]),
	.datad(wr_en_0_0_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_3_.operation_mode="normal";
defparam wr_en_0_0_3_.output_mode="comb_only";
defparam wr_en_0_0_3_.lut_mask="d040";
defparam wr_en_0_0_3_.synch_mode="off";
defparam wr_en_0_0_3_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_a_3_ (
	.combout(wr_en_0_0_a[3]),
	.dataa(m75),
	.datab(c_0),
	.datac(c_4_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_a_3_.operation_mode="normal";
defparam wr_en_0_0_a_3_.output_mode="comb_only";
defparam wr_en_0_0_a_3_.lut_mask="0101";
defparam wr_en_0_0_a_3_.synch_mode="off";
defparam wr_en_0_0_a_3_.sum_lutc_input="datac";
// @13:117
  cyclone_lcell wr_en_0_0_a2_0_ (
	.combout(wr_en_0_0_a2[0]),
	.dataa(dmem_ctl_o_3),
	.datab(dmem_ctl_o_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_en_0_0_a2_0_.operation_mode="normal";
defparam wr_en_0_0_a2_0_.output_mode="comb_only";
defparam wr_en_0_0_a2_0_.lut_mask="4444";
defparam wr_en_0_0_a2_0_.synch_mode="off";
defparam wr_en_0_0_a2_0_.sum_lutc_input="datac";
endmodule /* mem_addr_ctl */

// VQM4.1+ 
module mem_din_ctl (
  dout_1_0,
  dout_1_1,
  dout_1_2,
  dout_1_3,
  dout_1_4,
  dout_1_5,
  dout_1_6,
  dout_1_7,
  dout_1_8,
  dout_1_9,
  dout_1_10,
  dout_1_11,
  dout_1_12,
  dout_1_13,
  dout_1_14,
  dout_1_15,
  dout_2_i_5,
  dout_2_i_3,
  dout_2_i_0,
  dout_2_16,
  dout_2_17,
  dout_2_18,
  dout_2_19,
  dout_2_20,
  dout_2_21,
  dout_2_22,
  dout_2_23,
  dout_2_15,
  dout_2_31,
  dout_2_7,
  dout_2_14,
  dout_2_30,
  dout_2_6,
  dout_2_12,
  dout_2_28,
  dout_2_4,
  dout_2_10,
  dout_2_26,
  dout_2_2,
  dout_2_9,
  dout_2_25,
  dout_2_1,
  dout_2_13,
  dout_2_5,
  dout_2_11,
  dout_2_3,
  dout_2_8,
  dout_2_0,
  dmem_ctl_o_0,
  dmem_ctl_o_1,
  dout_1_2_7,
  dout_1_2_6,
  dout_1_2_4,
  dout_1_2_2,
  dout_1_2_1,
  dout_1_2_5,
  dout_1_2_3,
  dout_1_2_0
);
output dout_1_0 ;
output dout_1_1 ;
output dout_1_2 ;
output dout_1_3 ;
output dout_1_4 ;
output dout_1_5 ;
output dout_1_6 ;
output dout_1_7 ;
output dout_1_8 ;
output dout_1_9 ;
output dout_1_10 ;
output dout_1_11 ;
output dout_1_12 ;
output dout_1_13 ;
output dout_1_14 ;
output dout_1_15 ;
input dout_2_i_5 ;
input dout_2_i_3 ;
input dout_2_i_0 ;
input dout_2_16 ;
input dout_2_17 ;
input dout_2_18 ;
input dout_2_19 ;
input dout_2_20 ;
input dout_2_21 ;
input dout_2_22 ;
input dout_2_23 ;
input dout_2_15 ;
input dout_2_31 ;
input dout_2_7 ;
input dout_2_14 ;
input dout_2_30 ;
input dout_2_6 ;
input dout_2_12 ;
input dout_2_28 ;
input dout_2_4 ;
input dout_2_10 ;
input dout_2_26 ;
input dout_2_2 ;
input dout_2_9 ;
input dout_2_25 ;
input dout_2_1 ;
input dout_2_13 ;
input dout_2_5 ;
input dout_2_11 ;
input dout_2_3 ;
input dout_2_8 ;
input dout_2_0 ;
input dmem_ctl_o_0 ;
input dmem_ctl_o_1 ;
output dout_1_2_7 ;
output dout_1_2_6 ;
output dout_1_2_4 ;
output dout_1_2_2 ;
output dout_1_2_1 ;
output dout_1_2_5 ;
output dout_1_2_3 ;
output dout_1_2_0 ;
wire dout_1_0 ;
wire dout_1_1 ;
wire dout_1_2 ;
wire dout_1_3 ;
wire dout_1_4 ;
wire dout_1_5 ;
wire dout_1_6 ;
wire dout_1_7 ;
wire dout_1_8 ;
wire dout_1_9 ;
wire dout_1_10 ;
wire dout_1_11 ;
wire dout_1_12 ;
wire dout_1_13 ;
wire dout_1_14 ;
wire dout_1_15 ;
wire dout_2_i_5 ;
wire dout_2_i_3 ;
wire dout_2_i_0 ;
wire dout_2_16 ;
wire dout_2_17 ;
wire dout_2_18 ;
wire dout_2_19 ;
wire dout_2_20 ;
wire dout_2_21 ;
wire dout_2_22 ;
wire dout_2_23 ;
wire dout_2_15 ;
wire dout_2_31 ;
wire dout_2_7 ;
wire dout_2_14 ;
wire dout_2_30 ;
wire dout_2_6 ;
wire dout_2_12 ;
wire dout_2_28 ;
wire dout_2_4 ;
wire dout_2_10 ;
wire dout_2_26 ;
wire dout_2_2 ;
wire dout_2_9 ;
wire dout_2_25 ;
wire dout_2_1 ;
wire dout_2_13 ;
wire dout_2_5 ;
wire dout_2_11 ;
wire dout_2_3 ;
wire dout_2_8 ;
wire dout_2_0 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_1 ;
wire dout_1_2_7 ;
wire dout_1_2_6 ;
wire dout_1_2_4 ;
wire dout_1_2_2 ;
wire dout_1_2_1 ;
wire dout_1_2_5 ;
wire dout_1_2_3 ;
wire dout_1_2_0 ;
wire [31:24] dout_1_2_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:202
  cyclone_lcell dout_1_2_24_ (
	.combout(dout_1_2_0),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_0),
	.datac(dout_1_2_a[24]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_24_.operation_mode="normal";
defparam dout_1_2_24_.output_mode="comb_only";
defparam dout_1_2_24_.lut_mask="4e4e";
defparam dout_1_2_24_.synch_mode="off";
defparam dout_1_2_24_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_24_ (
	.combout(dout_1_2_a[24]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_8),
	.datac(dout_2_i_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_24_.operation_mode="normal";
defparam dout_1_2_a_24_.output_mode="comb_only";
defparam dout_1_2_a_24_.lut_mask="2727";
defparam dout_1_2_a_24_.synch_mode="off";
defparam dout_1_2_a_24_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_27_ (
	.combout(dout_1_2_3),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_3),
	.datac(dout_1_2_a[27]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_27_.operation_mode="normal";
defparam dout_1_2_27_.output_mode="comb_only";
defparam dout_1_2_27_.lut_mask="4e4e";
defparam dout_1_2_27_.synch_mode="off";
defparam dout_1_2_27_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_27_ (
	.combout(dout_1_2_a[27]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_11),
	.datac(dout_2_i_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_27_.operation_mode="normal";
defparam dout_1_2_a_27_.output_mode="comb_only";
defparam dout_1_2_a_27_.lut_mask="2727";
defparam dout_1_2_a_27_.synch_mode="off";
defparam dout_1_2_a_27_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_29_ (
	.combout(dout_1_2_5),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_5),
	.datac(dout_1_2_a[29]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_29_.operation_mode="normal";
defparam dout_1_2_29_.output_mode="comb_only";
defparam dout_1_2_29_.lut_mask="4e4e";
defparam dout_1_2_29_.synch_mode="off";
defparam dout_1_2_29_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_29_ (
	.combout(dout_1_2_a[29]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_13),
	.datac(dout_2_i_5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_29_.operation_mode="normal";
defparam dout_1_2_a_29_.output_mode="comb_only";
defparam dout_1_2_a_29_.lut_mask="2727";
defparam dout_1_2_a_29_.synch_mode="off";
defparam dout_1_2_a_29_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_25_ (
	.combout(dout_1_2_1),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_1),
	.datac(dout_1_2_a[25]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_25_.operation_mode="normal";
defparam dout_1_2_25_.output_mode="comb_only";
defparam dout_1_2_25_.lut_mask="4e4e";
defparam dout_1_2_25_.synch_mode="off";
defparam dout_1_2_25_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_25_ (
	.combout(dout_1_2_a[25]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_25),
	.datac(dout_2_9),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_25_.operation_mode="normal";
defparam dout_1_2_a_25_.output_mode="comb_only";
defparam dout_1_2_a_25_.lut_mask="1b1b";
defparam dout_1_2_a_25_.synch_mode="off";
defparam dout_1_2_a_25_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_26_ (
	.combout(dout_1_2_2),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_2),
	.datac(dout_1_2_a[26]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_26_.operation_mode="normal";
defparam dout_1_2_26_.output_mode="comb_only";
defparam dout_1_2_26_.lut_mask="4e4e";
defparam dout_1_2_26_.synch_mode="off";
defparam dout_1_2_26_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_26_ (
	.combout(dout_1_2_a[26]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_26),
	.datac(dout_2_10),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_26_.operation_mode="normal";
defparam dout_1_2_a_26_.output_mode="comb_only";
defparam dout_1_2_a_26_.lut_mask="1b1b";
defparam dout_1_2_a_26_.synch_mode="off";
defparam dout_1_2_a_26_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_28_ (
	.combout(dout_1_2_4),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_4),
	.datac(dout_1_2_a[28]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_28_.operation_mode="normal";
defparam dout_1_2_28_.output_mode="comb_only";
defparam dout_1_2_28_.lut_mask="4e4e";
defparam dout_1_2_28_.synch_mode="off";
defparam dout_1_2_28_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_28_ (
	.combout(dout_1_2_a[28]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_28),
	.datac(dout_2_12),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_28_.operation_mode="normal";
defparam dout_1_2_a_28_.output_mode="comb_only";
defparam dout_1_2_a_28_.lut_mask="1b1b";
defparam dout_1_2_a_28_.synch_mode="off";
defparam dout_1_2_a_28_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_30_ (
	.combout(dout_1_2_6),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_6),
	.datac(dout_1_2_a[30]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_30_.operation_mode="normal";
defparam dout_1_2_30_.output_mode="comb_only";
defparam dout_1_2_30_.lut_mask="4e4e";
defparam dout_1_2_30_.synch_mode="off";
defparam dout_1_2_30_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_30_ (
	.combout(dout_1_2_a[30]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_30),
	.datac(dout_2_14),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_30_.operation_mode="normal";
defparam dout_1_2_a_30_.output_mode="comb_only";
defparam dout_1_2_a_30_.lut_mask="1b1b";
defparam dout_1_2_a_30_.synch_mode="off";
defparam dout_1_2_a_30_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_31_ (
	.combout(dout_1_2_7),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_7),
	.datac(dout_1_2_a[31]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_31_.operation_mode="normal";
defparam dout_1_2_31_.output_mode="comb_only";
defparam dout_1_2_31_.lut_mask="4e4e";
defparam dout_1_2_31_.synch_mode="off";
defparam dout_1_2_31_.sum_lutc_input="datac";
// @13:202
  cyclone_lcell dout_1_2_a_31_ (
	.combout(dout_1_2_a[31]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_2_31),
	.datac(dout_2_15),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_2_a_31_.operation_mode="normal";
defparam dout_1_2_a_31_.output_mode="comb_only";
defparam dout_1_2_a_31_.lut_mask="1b1b";
defparam dout_1_2_a_31_.synch_mode="off";
defparam dout_1_2_a_31_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_23_ (
	.combout(dout_1_15),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_23),
	.datad(dout_2_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_23_.operation_mode="normal";
defparam dout_1_23_.output_mode="comb_only";
defparam dout_1_23_.lut_mask="fb40";
defparam dout_1_23_.synch_mode="off";
defparam dout_1_23_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_22_ (
	.combout(dout_1_14),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_22),
	.datad(dout_2_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_22_.operation_mode="normal";
defparam dout_1_22_.output_mode="comb_only";
defparam dout_1_22_.lut_mask="fb40";
defparam dout_1_22_.synch_mode="off";
defparam dout_1_22_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_21_ (
	.combout(dout_1_13),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_21),
	.datad(dout_2_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_21_.operation_mode="normal";
defparam dout_1_21_.output_mode="comb_only";
defparam dout_1_21_.lut_mask="fb40";
defparam dout_1_21_.synch_mode="off";
defparam dout_1_21_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_20_ (
	.combout(dout_1_12),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_20),
	.datad(dout_2_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_20_.operation_mode="normal";
defparam dout_1_20_.output_mode="comb_only";
defparam dout_1_20_.lut_mask="fb40";
defparam dout_1_20_.synch_mode="off";
defparam dout_1_20_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_19_ (
	.combout(dout_1_11),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_19),
	.datad(dout_2_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_19_.operation_mode="normal";
defparam dout_1_19_.output_mode="comb_only";
defparam dout_1_19_.lut_mask="fb40";
defparam dout_1_19_.synch_mode="off";
defparam dout_1_19_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_18_ (
	.combout(dout_1_10),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_18),
	.datad(dout_2_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_18_.operation_mode="normal";
defparam dout_1_18_.output_mode="comb_only";
defparam dout_1_18_.lut_mask="fb40";
defparam dout_1_18_.synch_mode="off";
defparam dout_1_18_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_17_ (
	.combout(dout_1_9),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_17),
	.datad(dout_2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_17_.operation_mode="normal";
defparam dout_1_17_.output_mode="comb_only";
defparam dout_1_17_.lut_mask="fb40";
defparam dout_1_17_.synch_mode="off";
defparam dout_1_17_.sum_lutc_input="datac";
// @13:207
  cyclone_lcell dout_1_16_ (
	.combout(dout_1_8),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(dout_2_16),
	.datad(dout_2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_16_.operation_mode="normal";
defparam dout_1_16_.output_mode="comb_only";
defparam dout_1_16_.lut_mask="fb40";
defparam dout_1_16_.synch_mode="off";
defparam dout_1_16_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_15_ (
	.combout(dout_1_7),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_15),
	.datac(dout_2_7),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_15_.operation_mode="normal";
defparam dout_1_15_.output_mode="comb_only";
defparam dout_1_15_.lut_mask="d8d8";
defparam dout_1_15_.synch_mode="off";
defparam dout_1_15_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_14_ (
	.combout(dout_1_6),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_14),
	.datac(dout_2_6),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_14_.operation_mode="normal";
defparam dout_1_14_.output_mode="comb_only";
defparam dout_1_14_.lut_mask="d8d8";
defparam dout_1_14_.synch_mode="off";
defparam dout_1_14_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_13_ (
	.combout(dout_1_5),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_13),
	.datac(dout_2_5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_13_.operation_mode="normal";
defparam dout_1_13_.output_mode="comb_only";
defparam dout_1_13_.lut_mask="d8d8";
defparam dout_1_13_.synch_mode="off";
defparam dout_1_13_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_12_ (
	.combout(dout_1_4),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_12),
	.datac(dout_2_4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_12_.operation_mode="normal";
defparam dout_1_12_.output_mode="comb_only";
defparam dout_1_12_.lut_mask="d8d8";
defparam dout_1_12_.synch_mode="off";
defparam dout_1_12_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_11_ (
	.combout(dout_1_3),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_11),
	.datac(dout_2_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_11_.operation_mode="normal";
defparam dout_1_11_.output_mode="comb_only";
defparam dout_1_11_.lut_mask="d8d8";
defparam dout_1_11_.synch_mode="off";
defparam dout_1_11_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_10_ (
	.combout(dout_1_2),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_10),
	.datac(dout_2_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_10_.operation_mode="normal";
defparam dout_1_10_.output_mode="comb_only";
defparam dout_1_10_.lut_mask="d8d8";
defparam dout_1_10_.synch_mode="off";
defparam dout_1_10_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_9_ (
	.combout(dout_1_1),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_9),
	.datac(dout_2_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_9_.operation_mode="normal";
defparam dout_1_9_.output_mode="comb_only";
defparam dout_1_9_.lut_mask="d8d8";
defparam dout_1_9_.synch_mode="off";
defparam dout_1_9_.sum_lutc_input="datac";
// @13:195
  cyclone_lcell dout_1_8_ (
	.combout(dout_1_0),
	.dataa(dmem_ctl_o_1),
	.datab(dout_2_8),
	.datac(dout_2_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1_8_.operation_mode="normal";
defparam dout_1_8_.output_mode="comb_only";
defparam dout_1_8_.lut_mask="d8d8";
defparam dout_1_8_.synch_mode="off";
defparam dout_1_8_.sum_lutc_input="datac";
endmodule /* mem_din_ctl */

// VQM4.1+ 
module mem_dout_ctl (
  dout_0_a6_2,
  dout_0_a6_0,
  dout_0_0_a6_0_0_0,
  dout_0_a_0,
  dout_0_a_2,
  dout_0_a_8,
  dout_0_a_10,
  dout_0_0_a6_1_0,
  dout_0_0_a2_0_8,
  dout_0_0_a2_0_0,
  dout_0_0_a6_0_16,
  dout_0_0_a6_0_1,
  dout_0_0_a6_6,
  dout_0_0_a6_5,
  dout_0_0_a6_4,
  dout_0_0_a6_2,
  dout_0_0_a6_0_d0,
  dout_0_0_a6_16,
  dout_0_0_0_8,
  dout_0_0_0_0,
  dout_0_0_a2_7,
  data2core_6,
  data2core_5,
  data2core_4,
  data2core_3,
  data2core_2,
  data2core_1,
  data2core_0,
  data2core_17,
  data2core_18,
  data2core_19,
  data2core_20,
  data2core_21,
  data2core_22,
  data2core_9,
  data2core_10,
  data2core_11,
  data2core_12,
  data2core_13,
  data2core_14,
  data2core_8,
  data2core_16,
  data2core_31,
  data2core_23,
  data2core_15,
  data2core_7,
  dout_0_0_a2_1_8,
  dout_0_0_a2_1_7,
  dout_0_0_1_8,
  dout_0_0_1_0,
  dout_0_0_o6_7,
  dout_0_0_o6_0_0,
  r32_o_1,
  r32_o_0,
  ctl_o_3,
  ctl_o_1,
  ctl_o_0,
  ctl_o_2,
  dout_0_0_a_2,
  dout_0_0_a_4,
  dout_0_0_a_5,
  dout_0_0_a_6,
  dout_0_0_a_8,
  dout_0_0_a_10,
  dout_0_0_a_12,
  dout_0_0_a_13,
  dout_0_0_a_14,
  dout_0_0_a_0,
  dout_0_0_a_15,
  dout_0_0_a_31,
  dout_0_0_a_23
);
output dout_0_a6_2 ;
output dout_0_a6_0 ;
output dout_0_0_a6_0_0_0 ;
output dout_0_a_0 ;
output dout_0_a_2 ;
output dout_0_a_8 ;
output dout_0_a_10 ;
output dout_0_0_a6_1_0 ;
output dout_0_0_a2_0_8 ;
output dout_0_0_a2_0_0 ;
output dout_0_0_a6_0_16 ;
output dout_0_0_a6_0_1 ;
output dout_0_0_a6_6 ;
output dout_0_0_a6_5 ;
output dout_0_0_a6_4 ;
output dout_0_0_a6_2 ;
output dout_0_0_a6_0_d0 ;
output dout_0_0_a6_16 ;
output dout_0_0_0_8 ;
output dout_0_0_0_0 ;
output dout_0_0_a2_7 ;
input data2core_6 ;
input data2core_5 ;
input data2core_4 ;
input data2core_3 ;
input data2core_2 ;
input data2core_1 ;
input data2core_0 ;
input data2core_17 ;
input data2core_18 ;
input data2core_19 ;
input data2core_20 ;
input data2core_21 ;
input data2core_22 ;
input data2core_9 ;
input data2core_10 ;
input data2core_11 ;
input data2core_12 ;
input data2core_13 ;
input data2core_14 ;
input data2core_8 ;
input data2core_16 ;
input data2core_31 ;
input data2core_23 ;
input data2core_15 ;
input data2core_7 ;
output dout_0_0_a2_1_8 ;
output dout_0_0_a2_1_7 ;
output dout_0_0_1_8 ;
output dout_0_0_1_0 ;
output dout_0_0_o6_7 ;
output dout_0_0_o6_0_0 ;
input r32_o_1 ;
input r32_o_0 ;
input ctl_o_3 ;
input ctl_o_1 ;
input ctl_o_0 ;
input ctl_o_2 ;
output dout_0_0_a_2 ;
output dout_0_0_a_4 ;
output dout_0_0_a_5 ;
output dout_0_0_a_6 ;
output dout_0_0_a_8 ;
output dout_0_0_a_10 ;
output dout_0_0_a_12 ;
output dout_0_0_a_13 ;
output dout_0_0_a_14 ;
output dout_0_0_a_0 ;
output dout_0_0_a_15 ;
output dout_0_0_a_31 ;
output dout_0_0_a_23 ;
wire dout_0_a6_2 ;
wire dout_0_a6_0 ;
wire dout_0_0_a6_0_0_0 ;
wire dout_0_a_0 ;
wire dout_0_a_2 ;
wire dout_0_a_8 ;
wire dout_0_a_10 ;
wire dout_0_0_a6_1_0 ;
wire dout_0_0_a2_0_8 ;
wire dout_0_0_a2_0_0 ;
wire dout_0_0_a6_0_16 ;
wire dout_0_0_a6_0_1 ;
wire dout_0_0_a6_6 ;
wire dout_0_0_a6_5 ;
wire dout_0_0_a6_4 ;
wire dout_0_0_a6_2 ;
wire dout_0_0_a6_0_d0 ;
wire dout_0_0_a6_16 ;
wire dout_0_0_0_8 ;
wire dout_0_0_0_0 ;
wire dout_0_0_a2_7 ;
wire data2core_6 ;
wire data2core_5 ;
wire data2core_4 ;
wire data2core_3 ;
wire data2core_2 ;
wire data2core_1 ;
wire data2core_0 ;
wire data2core_17 ;
wire data2core_18 ;
wire data2core_19 ;
wire data2core_20 ;
wire data2core_21 ;
wire data2core_22 ;
wire data2core_9 ;
wire data2core_10 ;
wire data2core_11 ;
wire data2core_12 ;
wire data2core_13 ;
wire data2core_14 ;
wire data2core_8 ;
wire data2core_16 ;
wire data2core_31 ;
wire data2core_23 ;
wire data2core_15 ;
wire data2core_7 ;
wire dout_0_0_a2_1_8 ;
wire dout_0_0_a2_1_7 ;
wire dout_0_0_1_8 ;
wire dout_0_0_1_0 ;
wire dout_0_0_o6_7 ;
wire dout_0_0_o6_0_0 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire ctl_o_3 ;
wire ctl_o_1 ;
wire ctl_o_0 ;
wire ctl_o_2 ;
wire dout_0_0_a_2 ;
wire dout_0_0_a_4 ;
wire dout_0_0_a_5 ;
wire dout_0_0_a_6 ;
wire dout_0_0_a_8 ;
wire dout_0_0_a_10 ;
wire dout_0_0_a_12 ;
wire dout_0_0_a_13 ;
wire dout_0_0_a_14 ;
wire dout_0_0_a_0 ;
wire dout_0_0_a_15 ;
wire dout_0_0_a_31 ;
wire dout_0_0_a_23 ;
wire [7:7] dout_0_0_a6_0;
wire [7:7] dout_0_0_a6;
wire [31:23] dout_0_0_0_a;
wire [15:15] dout_0_0_a6_3_1;
wire [15:15] dout_0_0_1_a;
wire [23:7] dout_0_0_a6_0_a;
wire [0:0] dout_0_0_a2_2;
wire [0:0] dout_0_0_a2_2_a;
wire [16:7] dout_0_0_a6_a;
wire [8:8] dout_0_0_a2;
wire [8:8] dout_0_0_a2_a;
wire [7:7] dout_0_0_a2_0_0_Z;
wire [0:0] dout_0_0_a2_1;
wire [0:0] dout_0_0_o6;
wire [15:15] dout_0_0_a6_3_1_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:154
  cyclone_lcell dout_0_0_a_23_ (
	.combout(dout_0_0_a_23),
	.dataa(ctl_o_2),
	.datab(r32_o_0),
	.datac(dout_0_0_o6_0_0),
	.datad(dout_0_0_o6_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_23_.operation_mode="normal";
defparam dout_0_0_a_23_.output_mode="comb_only";
defparam dout_0_0_a_23_.lut_mask="5140";
defparam dout_0_0_a_23_.synch_mode="off";
defparam dout_0_0_a_23_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_1_7_ (
	.combout(dout_0_0_1_0),
	.dataa(dout_0_0_a2_1_7),
	.datab(data2core_7),
	.datac(dout_0_0_a6_0[7]),
	.datad(dout_0_0_a6[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_1_7_.operation_mode="normal";
defparam dout_0_0_1_7_.output_mode="comb_only";
defparam dout_0_0_1_7_.lut_mask="fff8";
defparam dout_0_0_1_7_.synch_mode="off";
defparam dout_0_0_1_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_31_ (
	.combout(dout_0_0_a_31),
	.dataa(r32_o_0),
	.datab(r32_o_1),
	.datac(data2core_15),
	.datad(dout_0_0_o6_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_31_.operation_mode="normal";
defparam dout_0_0_a_31_.output_mode="comb_only";
defparam dout_0_0_a_31_.lut_mask="15bf";
defparam dout_0_0_a_31_.synch_mode="off";
defparam dout_0_0_a_31_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_15_ (
	.combout(dout_0_0_a_15),
	.dataa(ctl_o_2),
	.datab(r32_o_0),
	.datac(dout_0_0_a2_7),
	.datad(dout_0_0_o6_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_15_.operation_mode="normal";
defparam dout_0_0_a_15_.output_mode="comb_only";
defparam dout_0_0_a_15_.lut_mask="4000";
defparam dout_0_0_a_15_.synch_mode="off";
defparam dout_0_0_a_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_0_23_ (
	.combout(dout_0_0_0_0),
	.dataa(dout_0_0_0_a[23]),
	.datab(dout_0_0_a2_1_7),
	.datac(data2core_23),
	.datad(data2core_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_23_.operation_mode="normal";
defparam dout_0_0_0_23_.output_mode="comb_only";
defparam dout_0_0_0_23_.lut_mask="eac0";
defparam dout_0_0_0_23_.synch_mode="off";
defparam dout_0_0_0_23_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_0_a_23_ (
	.combout(dout_0_0_0_a[23]),
	.dataa(ctl_o_2),
	.datab(r32_o_0),
	.datac(r32_o_1),
	.datad(dout_0_0_a2_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_23_.operation_mode="normal";
defparam dout_0_0_0_a_23_.output_mode="comb_only";
defparam dout_0_0_0_a_23_.lut_mask="4000";
defparam dout_0_0_0_a_23_.synch_mode="off";
defparam dout_0_0_0_a_23_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_1_15_ (
	.combout(dout_0_0_1_8),
	.dataa(dout_0_0_a6_3_1[15]),
	.datab(dout_0_0_1_a[15]),
	.datac(data2core_15),
	.datad(data2core_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_1_15_.operation_mode="normal";
defparam dout_0_0_1_15_.output_mode="comb_only";
defparam dout_0_0_1_15_.lut_mask="ba30";
defparam dout_0_0_1_15_.synch_mode="off";
defparam dout_0_0_1_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_1_a_15_ (
	.combout(dout_0_0_1_a[15]),
	.dataa(r32_o_0),
	.datab(r32_o_1),
	.datac(dout_0_0_a2_7),
	.datad(dout_0_0_a2_1_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_1_a_15_.operation_mode="normal";
defparam dout_0_0_1_a_15_.output_mode="comb_only";
defparam dout_0_0_1_a_15_.lut_mask="00bf";
defparam dout_0_0_1_a_15_.synch_mode="off";
defparam dout_0_0_1_a_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_7_ (
	.combout(dout_0_0_a6_0[7]),
	.dataa(ctl_o_0),
	.datab(r32_o_0),
	.datac(dout_0_0_a6_0_a[7]),
	.datad(data2core_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_7_.operation_mode="normal";
defparam dout_0_0_a6_0_7_.output_mode="comb_only";
defparam dout_0_0_a6_0_7_.lut_mask="4000";
defparam dout_0_0_a6_0_7_.synch_mode="off";
defparam dout_0_0_a6_0_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_a_7_ (
	.combout(dout_0_0_a6_0_a[7]),
	.dataa(ctl_o_1),
	.datab(ctl_o_3),
	.datac(ctl_o_2),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_a_7_.operation_mode="normal";
defparam dout_0_0_a6_0_a_7_.output_mode="comb_only";
defparam dout_0_0_a6_0_a_7_.lut_mask="001a";
defparam dout_0_0_a6_0_a_7_.synch_mode="off";
defparam dout_0_0_a6_0_a_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_2_0_ (
	.combout(dout_0_0_a2_2[0]),
	.dataa(ctl_o_3),
	.datab(r32_o_0),
	.datac(r32_o_1),
	.datad(dout_0_0_a2_2_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_2_0_.operation_mode="normal";
defparam dout_0_0_a2_2_0_.output_mode="comb_only";
defparam dout_0_0_a2_2_0_.lut_mask="0e00";
defparam dout_0_0_a2_2_0_.synch_mode="off";
defparam dout_0_0_a2_2_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_2_a_0_ (
	.combout(dout_0_0_a2_2_a[0]),
	.dataa(ctl_o_1),
	.datab(ctl_o_0),
	.datac(ctl_o_3),
	.datad(ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_2_a_0_.operation_mode="normal";
defparam dout_0_0_a2_2_a_0_.output_mode="comb_only";
defparam dout_0_0_a2_2_a_0_.lut_mask="0132";
defparam dout_0_0_a2_2_a_0_.synch_mode="off";
defparam dout_0_0_a2_2_a_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_0_31_ (
	.combout(dout_0_0_0_8),
	.dataa(r32_o_0),
	.datab(dout_0_0_0_a[31]),
	.datac(dout_0_0_a2_1_7),
	.datad(data2core_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_31_.operation_mode="normal";
defparam dout_0_0_0_31_.output_mode="comb_only";
defparam dout_0_0_0_31_.lut_mask="f400";
defparam dout_0_0_0_31_.synch_mode="off";
defparam dout_0_0_0_31_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_0_a_31_ (
	.combout(dout_0_0_0_a[31]),
	.dataa(ctl_o_0),
	.datab(ctl_o_1),
	.datac(ctl_o_3),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_31_.operation_mode="normal";
defparam dout_0_0_0_a_31_.output_mode="comb_only";
defparam dout_0_0_0_a_31_.lut_mask="0004";
defparam dout_0_0_0_a_31_.synch_mode="off";
defparam dout_0_0_0_a_31_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_16_ (
	.combout(dout_0_0_a6_16),
	.dataa(ctl_o_0),
	.datab(ctl_o_2),
	.datac(dout_0_0_a6_a[16]),
	.datad(dout_0_0_a6_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_16_.operation_mode="normal";
defparam dout_0_0_a6_16_.output_mode="comb_only";
defparam dout_0_0_a6_16_.lut_mask="1110";
defparam dout_0_0_a6_16_.synch_mode="off";
defparam dout_0_0_a6_16_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_a_16_ (
	.combout(dout_0_0_a6_a[16]),
	.dataa(VCC),
	.datab(ctl_o_1),
	.datac(ctl_o_3),
	.datad(dout_0_0_o6_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_a_16_.operation_mode="normal";
defparam dout_0_0_a6_a_16_.output_mode="comb_only";
defparam dout_0_0_a6_a_16_.lut_mask="3000";
defparam dout_0_0_a6_a_16_.synch_mode="off";
defparam dout_0_0_a6_a_16_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_8_ (
	.combout(dout_0_0_a6_0_1),
	.dataa(r32_o_0),
	.datab(dout_0_0_a2_1_8),
	.datac(dout_0_0_o6_0_0),
	.datad(dout_0_0_o6_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_8_.operation_mode="normal";
defparam dout_0_0_a6_0_8_.output_mode="comb_only";
defparam dout_0_0_a6_0_8_.lut_mask="c480";
defparam dout_0_0_a6_0_8_.synch_mode="off";
defparam dout_0_0_a6_0_8_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_7_ (
	.combout(dout_0_0_a6[7]),
	.dataa(r32_o_0),
	.datab(r32_o_1),
	.datac(dout_0_0_a6_a[7]),
	.datad(data2core_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_7_.operation_mode="normal";
defparam dout_0_0_a6_7_.output_mode="comb_only";
defparam dout_0_0_a6_7_.lut_mask="8000";
defparam dout_0_0_a6_7_.synch_mode="off";
defparam dout_0_0_a6_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_a_7_ (
	.combout(dout_0_0_a6_a[7]),
	.dataa(ctl_o_1),
	.datab(ctl_o_0),
	.datac(ctl_o_3),
	.datad(ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_a_7_.operation_mode="normal";
defparam dout_0_0_a6_a_7_.output_mode="comb_only";
defparam dout_0_0_a6_a_7_.lut_mask="0302";
defparam dout_0_0_a6_a_7_.synch_mode="off";
defparam dout_0_0_a6_a_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_8_ (
	.combout(dout_0_0_a2[8]),
	.dataa(ctl_o_3),
	.datab(ctl_o_2),
	.datac(r32_o_1),
	.datad(dout_0_0_a2_a[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_8_.operation_mode="normal";
defparam dout_0_0_a2_8_.output_mode="comb_only";
defparam dout_0_0_a2_8_.lut_mask="6400";
defparam dout_0_0_a2_8_.synch_mode="off";
defparam dout_0_0_a2_8_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_a_8_ (
	.combout(dout_0_0_a2_a[8]),
	.dataa(ctl_o_1),
	.datab(ctl_o_0),
	.datac(ctl_o_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_a_8_.operation_mode="normal";
defparam dout_0_0_a2_a_8_.output_mode="comb_only";
defparam dout_0_0_a2_a_8_.lut_mask="3232";
defparam dout_0_0_a2_a_8_.synch_mode="off";
defparam dout_0_0_a2_a_8_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_0_0_ (
	.combout(dout_0_0_a2_0_0),
	.dataa(ctl_o_1),
	.datab(ctl_o_2),
	.datac(r32_o_1),
	.datad(dout_0_0_a2_0_0_Z[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_0_0_.operation_mode="normal";
defparam dout_0_0_a2_0_0_.output_mode="comb_only";
defparam dout_0_0_a2_0_0_.lut_mask="0600";
defparam dout_0_0_a2_0_0_.synch_mode="off";
defparam dout_0_0_a2_0_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_1_0_ (
	.combout(dout_0_0_a2_1[0]),
	.dataa(ctl_o_1),
	.datab(ctl_o_2),
	.datac(r32_o_1),
	.datad(dout_0_0_a2_0_0_Z[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_1_0_.operation_mode="normal";
defparam dout_0_0_a2_1_0_.output_mode="comb_only";
defparam dout_0_0_a2_1_0_.lut_mask="6000";
defparam dout_0_0_a2_1_0_.synch_mode="off";
defparam dout_0_0_a2_1_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_o6_0_ (
	.combout(dout_0_0_o6[0]),
	.dataa(r32_o_0),
	.datab(r32_o_1),
	.datac(dout_0_0_a6_a[7]),
	.datad(dout_0_0_a2[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_o6_0_.operation_mode="normal";
defparam dout_0_0_o6_0_.output_mode="comb_only";
defparam dout_0_0_o6_0_.lut_mask="ff80";
defparam dout_0_0_o6_0_.synch_mode="off";
defparam dout_0_0_o6_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_1_7_ (
	.combout(dout_0_0_a6_1_0),
	.dataa(ctl_o_1),
	.datab(ctl_o_2),
	.datac(dout_0_0_a2_0_0_Z[7]),
	.datad(dout_0_0_o6_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_1_7_.operation_mode="normal";
defparam dout_0_0_a6_1_7_.output_mode="comb_only";
defparam dout_0_0_a6_1_7_.lut_mask="6000";
defparam dout_0_0_a6_1_7_.synch_mode="off";
defparam dout_0_0_a6_1_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_3_1_15_ (
	.combout(dout_0_0_a6_3_1[15]),
	.dataa(ctl_o_2),
	.datab(r32_o_0),
	.datac(r32_o_1),
	.datad(dout_0_0_a6_3_1_a[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_3_1_15_.operation_mode="normal";
defparam dout_0_0_a6_3_1_15_.output_mode="comb_only";
defparam dout_0_0_a6_3_1_15_.lut_mask="0100";
defparam dout_0_0_a6_3_1_15_.synch_mode="off";
defparam dout_0_0_a6_3_1_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_3_1_a_15_ (
	.combout(dout_0_0_a6_3_1_a[15]),
	.dataa(ctl_o_1),
	.datab(ctl_o_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_3_1_a_15_.operation_mode="normal";
defparam dout_0_0_a6_3_1_a_15_.output_mode="comb_only";
defparam dout_0_0_a6_3_1_a_15_.lut_mask="2222";
defparam dout_0_0_a6_3_1_a_15_.synch_mode="off";
defparam dout_0_0_a6_3_1_a_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_0_ (
	.combout(dout_0_0_a_0),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_16),
	.datad(data2core_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_0_.operation_mode="normal";
defparam dout_0_0_a_0_.output_mode="comb_only";
defparam dout_0_0_a_0_.lut_mask="135f";
defparam dout_0_0_a_0_.synch_mode="off";
defparam dout_0_0_a_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_14_ (
	.combout(dout_0_0_a_14),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_14),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_14_.operation_mode="normal";
defparam dout_0_0_a_14_.output_mode="comb_only";
defparam dout_0_0_a_14_.lut_mask="7777";
defparam dout_0_0_a_14_.synch_mode="off";
defparam dout_0_0_a_14_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_13_ (
	.combout(dout_0_0_a_13),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_13_.operation_mode="normal";
defparam dout_0_0_a_13_.output_mode="comb_only";
defparam dout_0_0_a_13_.lut_mask="7777";
defparam dout_0_0_a_13_.synch_mode="off";
defparam dout_0_0_a_13_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_12_ (
	.combout(dout_0_0_a_12),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_12),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_12_.operation_mode="normal";
defparam dout_0_0_a_12_.output_mode="comb_only";
defparam dout_0_0_a_12_.lut_mask="7777";
defparam dout_0_0_a_12_.synch_mode="off";
defparam dout_0_0_a_12_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_a_11_ (
	.combout(dout_0_a_10),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_11),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_a_11_.operation_mode="normal";
defparam dout_0_a_11_.output_mode="comb_only";
defparam dout_0_a_11_.lut_mask="7777";
defparam dout_0_a_11_.synch_mode="off";
defparam dout_0_a_11_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_10_ (
	.combout(dout_0_0_a_10),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_10),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_10_.operation_mode="normal";
defparam dout_0_0_a_10_.output_mode="comb_only";
defparam dout_0_0_a_10_.lut_mask="7777";
defparam dout_0_0_a_10_.synch_mode="off";
defparam dout_0_0_a_10_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_a_9_ (
	.combout(dout_0_a_8),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_a_9_.operation_mode="normal";
defparam dout_0_a_9_.output_mode="comb_only";
defparam dout_0_a_9_.lut_mask="7777";
defparam dout_0_a_9_.synch_mode="off";
defparam dout_0_a_9_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_23_ (
	.combout(dout_0_0_a6_0_16),
	.dataa(r32_o_1),
	.datab(dout_0_0_a6_0_a[23]),
	.datac(data2core_15),
	.datad(data2core_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_23_.operation_mode="normal";
defparam dout_0_0_a6_0_23_.output_mode="comb_only";
defparam dout_0_0_a6_0_23_.lut_mask="c480";
defparam dout_0_0_a6_0_23_.synch_mode="off";
defparam dout_0_0_a6_0_23_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_a_23_ (
	.combout(dout_0_0_a6_0_a[23]),
	.dataa(ctl_o_1),
	.datab(ctl_o_0),
	.datac(ctl_o_3),
	.datad(ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_a_23_.operation_mode="normal";
defparam dout_0_0_a6_0_a_23_.output_mode="comb_only";
defparam dout_0_0_a6_0_a_23_.lut_mask="0010";
defparam dout_0_0_a6_0_a_23_.synch_mode="off";
defparam dout_0_0_a6_0_a_23_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_8_ (
	.combout(dout_0_0_a_8),
	.dataa(dout_0_0_a2[8]),
	.datab(data2core_8),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_8_.operation_mode="normal";
defparam dout_0_0_a_8_.output_mode="comb_only";
defparam dout_0_0_a_8_.lut_mask="7777";
defparam dout_0_0_a_8_.synch_mode="off";
defparam dout_0_0_a_8_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_6_ (
	.combout(dout_0_0_a_6),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_22),
	.datad(data2core_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_6_.operation_mode="normal";
defparam dout_0_0_a_6_.output_mode="comb_only";
defparam dout_0_0_a_6_.lut_mask="135f";
defparam dout_0_0_a_6_.synch_mode="off";
defparam dout_0_0_a_6_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_5_ (
	.combout(dout_0_0_a_5),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_21),
	.datad(data2core_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_5_.operation_mode="normal";
defparam dout_0_0_a_5_.output_mode="comb_only";
defparam dout_0_0_a_5_.lut_mask="135f";
defparam dout_0_0_a_5_.synch_mode="off";
defparam dout_0_0_a_5_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_4_ (
	.combout(dout_0_0_a_4),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_20),
	.datad(data2core_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_4_.operation_mode="normal";
defparam dout_0_0_a_4_.output_mode="comb_only";
defparam dout_0_0_a_4_.lut_mask="135f";
defparam dout_0_0_a_4_.synch_mode="off";
defparam dout_0_0_a_4_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_a_3_ (
	.combout(dout_0_a_2),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_19),
	.datad(data2core_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_a_3_.operation_mode="normal";
defparam dout_0_a_3_.output_mode="comb_only";
defparam dout_0_a_3_.lut_mask="135f";
defparam dout_0_a_3_.synch_mode="off";
defparam dout_0_a_3_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a_2_ (
	.combout(dout_0_0_a_2),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_18),
	.datad(data2core_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_2_.operation_mode="normal";
defparam dout_0_0_a_2_.output_mode="comb_only";
defparam dout_0_0_a_2_.lut_mask="135f";
defparam dout_0_0_a_2_.synch_mode="off";
defparam dout_0_0_a_2_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_a_1_ (
	.combout(dout_0_a_0),
	.dataa(dout_0_0_a2_2[0]),
	.datab(dout_0_0_a2_1[0]),
	.datac(data2core_17),
	.datad(data2core_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_a_1_.operation_mode="normal";
defparam dout_0_a_1_.output_mode="comb_only";
defparam dout_0_a_1_.lut_mask="135f";
defparam dout_0_a_1_.synch_mode="off";
defparam dout_0_a_1_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_1_8_ (
	.combout(dout_0_0_a2_1_8),
	.dataa(ctl_o_0),
	.datab(ctl_o_1),
	.datac(ctl_o_3),
	.datad(ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_1_8_.operation_mode="normal";
defparam dout_0_0_a2_1_8_.output_mode="comb_only";
defparam dout_0_0_a2_1_8_.lut_mask="0004";
defparam dout_0_0_a2_1_8_.synch_mode="off";
defparam dout_0_0_a2_1_8_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_1_7_ (
	.combout(dout_0_0_a2_1_7),
	.dataa(ctl_o_0),
	.datab(ctl_o_1),
	.datac(ctl_o_3),
	.datad(ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_1_7_.operation_mode="normal";
defparam dout_0_0_a2_1_7_.output_mode="comb_only";
defparam dout_0_0_a2_1_7_.lut_mask="0400";
defparam dout_0_0_a2_1_7_.synch_mode="off";
defparam dout_0_0_a2_1_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_0_0_7_ (
	.combout(dout_0_0_a2_0_0_Z[7]),
	.dataa(ctl_o_0),
	.datab(ctl_o_3),
	.datac(r32_o_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_0_0_7_.operation_mode="normal";
defparam dout_0_0_a2_0_0_7_.output_mode="comb_only";
defparam dout_0_0_a2_0_0_7_.lut_mask="0101";
defparam dout_0_0_a2_0_0_7_.synch_mode="off";
defparam dout_0_0_a2_0_0_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_0_15_ (
	.combout(dout_0_0_a6_0_0_0),
	.dataa(ctl_o_0),
	.datab(ctl_o_3),
	.datac(ctl_o_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_0_15_.operation_mode="normal";
defparam dout_0_0_a6_0_0_15_.output_mode="comb_only";
defparam dout_0_0_a6_0_0_15_.lut_mask="0404";
defparam dout_0_0_a6_0_0_15_.synch_mode="off";
defparam dout_0_0_a6_0_0_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_0_8_ (
	.combout(dout_0_0_a2_0_8),
	.dataa(ctl_o_0),
	.datab(ctl_o_3),
	.datac(ctl_o_2),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_0_8_.operation_mode="normal";
defparam dout_0_0_a2_0_8_.output_mode="comb_only";
defparam dout_0_0_a2_0_8_.lut_mask="0004";
defparam dout_0_0_a2_0_8_.synch_mode="off";
defparam dout_0_0_a2_0_8_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_o6_0_7_ (
	.combout(dout_0_0_o6_0_0),
	.dataa(VCC),
	.datab(r32_o_1),
	.datac(data2core_23),
	.datad(data2core_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_o6_0_7_.operation_mode="normal";
defparam dout_0_0_o6_0_7_.output_mode="comb_only";
defparam dout_0_0_o6_0_7_.lut_mask="fc30";
defparam dout_0_0_o6_0_7_.synch_mode="off";
defparam dout_0_0_o6_0_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_o6_7_ (
	.combout(dout_0_0_o6_7),
	.dataa(VCC),
	.datab(r32_o_1),
	.datac(data2core_15),
	.datad(data2core_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_o6_7_.operation_mode="normal";
defparam dout_0_0_o6_7_.output_mode="comb_only";
defparam dout_0_0_o6_7_.lut_mask="f3c0";
defparam dout_0_0_o6_7_.synch_mode="off";
defparam dout_0_0_o6_7_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a2_15_ (
	.combout(dout_0_0_a2_7),
	.dataa(ctl_o_0),
	.datab(ctl_o_1),
	.datac(ctl_o_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_15_.operation_mode="normal";
defparam dout_0_0_a2_15_.output_mode="comb_only";
defparam dout_0_0_a2_15_.lut_mask="0404";
defparam dout_0_0_a2_15_.synch_mode="off";
defparam dout_0_0_a2_15_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_0_ (
	.combout(dout_0_0_a6_0_d0),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_0_.operation_mode="normal";
defparam dout_0_0_a6_0_.output_mode="comb_only";
defparam dout_0_0_a6_0_.lut_mask="8888";
defparam dout_0_0_a6_0_.synch_mode="off";
defparam dout_0_0_a6_0_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_a6_1_ (
	.combout(dout_0_a6_0),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_a6_1_.operation_mode="normal";
defparam dout_0_a6_1_.output_mode="comb_only";
defparam dout_0_a6_1_.lut_mask="8888";
defparam dout_0_a6_1_.synch_mode="off";
defparam dout_0_a6_1_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_2_ (
	.combout(dout_0_0_a6_2),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_2_.operation_mode="normal";
defparam dout_0_0_a6_2_.output_mode="comb_only";
defparam dout_0_0_a6_2_.lut_mask="8888";
defparam dout_0_0_a6_2_.synch_mode="off";
defparam dout_0_0_a6_2_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_a6_3_ (
	.combout(dout_0_a6_2),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_a6_3_.operation_mode="normal";
defparam dout_0_a6_3_.output_mode="comb_only";
defparam dout_0_a6_3_.lut_mask="8888";
defparam dout_0_a6_3_.synch_mode="off";
defparam dout_0_a6_3_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_4_ (
	.combout(dout_0_0_a6_4),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_4),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_4_.operation_mode="normal";
defparam dout_0_0_a6_4_.output_mode="comb_only";
defparam dout_0_0_a6_4_.lut_mask="8888";
defparam dout_0_0_a6_4_.synch_mode="off";
defparam dout_0_0_a6_4_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_5_ (
	.combout(dout_0_0_a6_5),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_5_.operation_mode="normal";
defparam dout_0_0_a6_5_.output_mode="comb_only";
defparam dout_0_0_a6_5_.lut_mask="8888";
defparam dout_0_0_a6_5_.synch_mode="off";
defparam dout_0_0_a6_5_.sum_lutc_input="datac";
// @13:154
  cyclone_lcell dout_0_0_a6_6_ (
	.combout(dout_0_0_a6_6),
	.dataa(dout_0_0_o6[0]),
	.datab(data2core_6),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a6_6_.operation_mode="normal";
defparam dout_0_0_a6_6_.output_mode="comb_only";
defparam dout_0_0_a6_6_.lut_mask="8888";
defparam dout_0_0_a6_6_.synch_mode="off";
defparam dout_0_0_a6_6_.sum_lutc_input="datac";
endmodule /* mem_dout_ctl */

// VQM4.1+ 
module mem_module (
  dout_0_0_a_23,
  dout_0_0_a_31,
  dout_0_0_a_15,
  dout_0_0_a_0,
  dout_0_0_a_14,
  dout_0_0_a_13,
  dout_0_0_a_12,
  dout_0_0_a_10,
  dout_0_0_a_8,
  dout_0_0_a_6,
  dout_0_0_a_5,
  dout_0_0_a_4,
  dout_0_0_a_2,
  r32_o_0,
  r32_o_1,
  dout_0_0_o6_0_0,
  dout_0_0_o6_0,
  dout_0_0_1_0,
  dout_0_0_1_8,
  dout_0_0_a2_1_0,
  dout_0_0_a2_1_1,
  data2core_7,
  data2core_15,
  data2core_23,
  data2core_31,
  data2core_16,
  data2core_8,
  data2core_14,
  data2core_13,
  data2core_12,
  data2core_11,
  data2core_10,
  data2core_9,
  data2core_22,
  data2core_21,
  data2core_20,
  data2core_19,
  data2core_18,
  data2core_17,
  data2core_0,
  data2core_1,
  data2core_2,
  data2core_3,
  data2core_4,
  data2core_5,
  data2core_6,
  dout_0_0_a2_0,
  dout_0_0_0_0,
  dout_0_0_0_8,
  dout_0_0_a6_16,
  dout_0_0_a6_0_d0,
  dout_0_0_a6_2,
  dout_0_0_a6_4,
  dout_0_0_a6_5,
  dout_0_0_a6_6,
  dout_0_0_a6_0_0_d0,
  dout_0_0_a6_0_15,
  dout_0_0_a2_0_0,
  dout_0_0_a2_0_8,
  dout_0_0_a6_1_0,
  dout_0_a_10,
  dout_0_a_8,
  dout_0_a_2,
  dout_0_a_0,
  dout_0_0_a6_0_0_0,
  dout_0_a6_0,
  dout_0_a6_2,
  dout_1_2_0,
  dout_1_2_3,
  dout_1_2_5,
  dout_1_2_1,
  dout_1_2_2,
  dout_1_2_4,
  dout_1_2_6,
  dout_1_2_7,
  dout_2_0,
  dout_2_8,
  dout_2_3,
  dout_2_11,
  dout_2_5,
  dout_2_13,
  dout_2_1,
  dout_2_25,
  dout_2_9,
  dout_2_2,
  dout_2_26,
  dout_2_10,
  dout_2_4,
  dout_2_28,
  dout_2_12,
  dout_2_6,
  dout_2_30,
  dout_2_14,
  dout_2_7,
  dout_2_31,
  dout_2_15,
  dout_2_23,
  dout_2_22,
  dout_2_21,
  dout_2_20,
  dout_2_19,
  dout_2_18,
  dout_2_17,
  dout_2_16,
  dout_2_i_0,
  dout_2_i_3,
  dout_2_i_5,
  dout_1_15,
  dout_1_14,
  dout_1_13,
  dout_1_12,
  dout_1_11,
  dout_1_10,
  dout_1_9,
  dout_1_8,
  dout_1_7,
  dout_1_6,
  dout_1_5,
  dout_1_4,
  dout_1_3,
  dout_1_2,
  dout_1_1,
  dout_1_0,
  wr_en_0_0_0,
  wr_en_0_0_1,
  wr_en_0_0_2,
  wr_en_0_0_3,
  c_4_0,
  dmem_ctl_o_3,
  dmem_ctl_o_2,
  dmem_ctl_o_1,
  dmem_ctl_o_0,
  c_0,
  c_30,
  m75,
  CLK
);
output dout_0_0_a_23 ;
output dout_0_0_a_31 ;
output dout_0_0_a_15 ;
output dout_0_0_a_0 ;
output dout_0_0_a_14 ;
output dout_0_0_a_13 ;
output dout_0_0_a_12 ;
output dout_0_0_a_10 ;
output dout_0_0_a_8 ;
output dout_0_0_a_6 ;
output dout_0_0_a_5 ;
output dout_0_0_a_4 ;
output dout_0_0_a_2 ;
input r32_o_0 ;
input r32_o_1 ;
output dout_0_0_o6_0_0 ;
output dout_0_0_o6_0 ;
output dout_0_0_1_0 ;
output dout_0_0_1_8 ;
output dout_0_0_a2_1_0 ;
output dout_0_0_a2_1_1 ;
input data2core_7 ;
input data2core_15 ;
input data2core_23 ;
input data2core_31 ;
input data2core_16 ;
input data2core_8 ;
input data2core_14 ;
input data2core_13 ;
input data2core_12 ;
input data2core_11 ;
input data2core_10 ;
input data2core_9 ;
input data2core_22 ;
input data2core_21 ;
input data2core_20 ;
input data2core_19 ;
input data2core_18 ;
input data2core_17 ;
input data2core_0 ;
input data2core_1 ;
input data2core_2 ;
input data2core_3 ;
input data2core_4 ;
input data2core_5 ;
input data2core_6 ;
output dout_0_0_a2_0 ;
output dout_0_0_0_0 ;
output dout_0_0_0_8 ;
output dout_0_0_a6_16 ;
output dout_0_0_a6_0_d0 ;
output dout_0_0_a6_2 ;
output dout_0_0_a6_4 ;
output dout_0_0_a6_5 ;
output dout_0_0_a6_6 ;
output dout_0_0_a6_0_0_d0 ;
output dout_0_0_a6_0_15 ;
output dout_0_0_a2_0_0 ;
output dout_0_0_a2_0_8 ;
output dout_0_0_a6_1_0 ;
output dout_0_a_10 ;
output dout_0_a_8 ;
output dout_0_a_2 ;
output dout_0_a_0 ;
output dout_0_0_a6_0_0_0 ;
output dout_0_a6_0 ;
output dout_0_a6_2 ;
output dout_1_2_0 ;
output dout_1_2_3 ;
output dout_1_2_5 ;
output dout_1_2_1 ;
output dout_1_2_2 ;
output dout_1_2_4 ;
output dout_1_2_6 ;
output dout_1_2_7 ;
input dout_2_0 ;
input dout_2_8 ;
input dout_2_3 ;
input dout_2_11 ;
input dout_2_5 ;
input dout_2_13 ;
input dout_2_1 ;
input dout_2_25 ;
input dout_2_9 ;
input dout_2_2 ;
input dout_2_26 ;
input dout_2_10 ;
input dout_2_4 ;
input dout_2_28 ;
input dout_2_12 ;
input dout_2_6 ;
input dout_2_30 ;
input dout_2_14 ;
input dout_2_7 ;
input dout_2_31 ;
input dout_2_15 ;
input dout_2_23 ;
input dout_2_22 ;
input dout_2_21 ;
input dout_2_20 ;
input dout_2_19 ;
input dout_2_18 ;
input dout_2_17 ;
input dout_2_16 ;
input dout_2_i_0 ;
input dout_2_i_3 ;
input dout_2_i_5 ;
output dout_1_15 ;
output dout_1_14 ;
output dout_1_13 ;
output dout_1_12 ;
output dout_1_11 ;
output dout_1_10 ;
output dout_1_9 ;
output dout_1_8 ;
output dout_1_7 ;
output dout_1_6 ;
output dout_1_5 ;
output dout_1_4 ;
output dout_1_3 ;
output dout_1_2 ;
output dout_1_1 ;
output dout_1_0 ;
output wr_en_0_0_0 ;
output wr_en_0_0_1 ;
output wr_en_0_0_2 ;
output wr_en_0_0_3 ;
input c_4_0 ;
input dmem_ctl_o_3 ;
input dmem_ctl_o_2 ;
input dmem_ctl_o_1 ;
input dmem_ctl_o_0 ;
input c_0 ;
input c_30 ;
input m75 ;
input CLK ;
wire dout_0_0_a_23 ;
wire dout_0_0_a_31 ;
wire dout_0_0_a_15 ;
wire dout_0_0_a_0 ;
wire dout_0_0_a_14 ;
wire dout_0_0_a_13 ;
wire dout_0_0_a_12 ;
wire dout_0_0_a_10 ;
wire dout_0_0_a_8 ;
wire dout_0_0_a_6 ;
wire dout_0_0_a_5 ;
wire dout_0_0_a_4 ;
wire dout_0_0_a_2 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire dout_0_0_o6_0_0 ;
wire dout_0_0_o6_0 ;
wire dout_0_0_1_0 ;
wire dout_0_0_1_8 ;
wire dout_0_0_a2_1_0 ;
wire dout_0_0_a2_1_1 ;
wire data2core_7 ;
wire data2core_15 ;
wire data2core_23 ;
wire data2core_31 ;
wire data2core_16 ;
wire data2core_8 ;
wire data2core_14 ;
wire data2core_13 ;
wire data2core_12 ;
wire data2core_11 ;
wire data2core_10 ;
wire data2core_9 ;
wire data2core_22 ;
wire data2core_21 ;
wire data2core_20 ;
wire data2core_19 ;
wire data2core_18 ;
wire data2core_17 ;
wire data2core_0 ;
wire data2core_1 ;
wire data2core_2 ;
wire data2core_3 ;
wire data2core_4 ;
wire data2core_5 ;
wire data2core_6 ;
wire dout_0_0_a2_0 ;
wire dout_0_0_0_0 ;
wire dout_0_0_0_8 ;
wire dout_0_0_a6_16 ;
wire dout_0_0_a6_0_d0 ;
wire dout_0_0_a6_2 ;
wire dout_0_0_a6_4 ;
wire dout_0_0_a6_5 ;
wire dout_0_0_a6_6 ;
wire dout_0_0_a6_0_0_d0 ;
wire dout_0_0_a6_0_15 ;
wire dout_0_0_a2_0_0 ;
wire dout_0_0_a2_0_8 ;
wire dout_0_0_a6_1_0 ;
wire dout_0_a_10 ;
wire dout_0_a_8 ;
wire dout_0_a_2 ;
wire dout_0_a_0 ;
wire dout_0_0_a6_0_0_0 ;
wire dout_0_a6_0 ;
wire dout_0_a6_2 ;
wire dout_1_2_0 ;
wire dout_1_2_3 ;
wire dout_1_2_5 ;
wire dout_1_2_1 ;
wire dout_1_2_2 ;
wire dout_1_2_4 ;
wire dout_1_2_6 ;
wire dout_1_2_7 ;
wire dout_2_0 ;
wire dout_2_8 ;
wire dout_2_3 ;
wire dout_2_11 ;
wire dout_2_5 ;
wire dout_2_13 ;
wire dout_2_1 ;
wire dout_2_25 ;
wire dout_2_9 ;
wire dout_2_2 ;
wire dout_2_26 ;
wire dout_2_10 ;
wire dout_2_4 ;
wire dout_2_28 ;
wire dout_2_12 ;
wire dout_2_6 ;
wire dout_2_30 ;
wire dout_2_14 ;
wire dout_2_7 ;
wire dout_2_31 ;
wire dout_2_15 ;
wire dout_2_23 ;
wire dout_2_22 ;
wire dout_2_21 ;
wire dout_2_20 ;
wire dout_2_19 ;
wire dout_2_18 ;
wire dout_2_17 ;
wire dout_2_16 ;
wire dout_2_i_0 ;
wire dout_2_i_3 ;
wire dout_2_i_5 ;
wire dout_1_15 ;
wire dout_1_14 ;
wire dout_1_13 ;
wire dout_1_12 ;
wire dout_1_11 ;
wire dout_1_10 ;
wire dout_1_9 ;
wire dout_1_8 ;
wire dout_1_7 ;
wire dout_1_6 ;
wire dout_1_5 ;
wire dout_1_4 ;
wire dout_1_3 ;
wire dout_1_2 ;
wire dout_1_1 ;
wire dout_1_0 ;
wire wr_en_0_0_0 ;
wire wr_en_0_0_1 ;
wire wr_en_0_0_2 ;
wire wr_en_0_0_3 ;
wire c_4_0 ;
wire dmem_ctl_o_3 ;
wire dmem_ctl_o_2 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_0 ;
wire c_0 ;
wire c_30 ;
wire m75 ;
wire CLK ;
wire [3:0] ctl_o;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @13:46
  infile_dmem_ctl_reg dmem_ctl_post (
	.c_0(c_30),
	.dmem_ctl_o_0(dmem_ctl_o_0),
	.dmem_ctl_o_1(dmem_ctl_o_1),
	.dmem_ctl_o_2(dmem_ctl_o_2),
	.dmem_ctl_o_3(dmem_ctl_o_3),
	.ctl_o_0(ctl_o[0]),
	.ctl_o_1(ctl_o[1]),
	.ctl_o_2(ctl_o[2]),
	.ctl_o_3(ctl_o[3]),
	.CLK(CLK)
);
// @13:57
  mem_addr_ctl i_mem_addr_ctl (
	.c_4_0(c_4_0),
	.c_0(c_0),
	.dmem_ctl_o_0(dmem_ctl_o_0),
	.dmem_ctl_o_3(dmem_ctl_o_3),
	.dmem_ctl_o_2(dmem_ctl_o_2),
	.dmem_ctl_o_1(dmem_ctl_o_1),
	.wr_en_0_0_3(wr_en_0_0_3),
	.wr_en_0_0_2(wr_en_0_0_2),
	.wr_en_0_0_1(wr_en_0_0_1),
	.wr_en_0_0_0(wr_en_0_0_0),
	.m75(m75)
);
// @13:66
  mem_din_ctl i_mem_din_ctl (
	.dout_1_0(dout_1_0),
	.dout_1_1(dout_1_1),
	.dout_1_2(dout_1_2),
	.dout_1_3(dout_1_3),
	.dout_1_4(dout_1_4),
	.dout_1_5(dout_1_5),
	.dout_1_6(dout_1_6),
	.dout_1_7(dout_1_7),
	.dout_1_8(dout_1_8),
	.dout_1_9(dout_1_9),
	.dout_1_10(dout_1_10),
	.dout_1_11(dout_1_11),
	.dout_1_12(dout_1_12),
	.dout_1_13(dout_1_13),
	.dout_1_14(dout_1_14),
	.dout_1_15(dout_1_15),
	.dout_2_i_5(dout_2_i_5),
	.dout_2_i_3(dout_2_i_3),
	.dout_2_i_0(dout_2_i_0),
	.dout_2_16(dout_2_16),
	.dout_2_17(dout_2_17),
	.dout_2_18(dout_2_18),
	.dout_2_19(dout_2_19),
	.dout_2_20(dout_2_20),
	.dout_2_21(dout_2_21),
	.dout_2_22(dout_2_22),
	.dout_2_23(dout_2_23),
	.dout_2_15(dout_2_15),
	.dout_2_31(dout_2_31),
	.dout_2_7(dout_2_7),
	.dout_2_14(dout_2_14),
	.dout_2_30(dout_2_30),
	.dout_2_6(dout_2_6),
	.dout_2_12(dout_2_12),
	.dout_2_28(dout_2_28),
	.dout_2_4(dout_2_4),
	.dout_2_10(dout_2_10),
	.dout_2_26(dout_2_26),
	.dout_2_2(dout_2_2),
	.dout_2_9(dout_2_9),
	.dout_2_25(dout_2_25),
	.dout_2_1(dout_2_1),
	.dout_2_13(dout_2_13),
	.dout_2_5(dout_2_5),
	.dout_2_11(dout_2_11),
	.dout_2_3(dout_2_3),
	.dout_2_8(dout_2_8),
	.dout_2_0(dout_2_0),
	.dmem_ctl_o_0(dmem_ctl_o_1),
	.dmem_ctl_o_1(dmem_ctl_o_2),
	.dout_1_2_7(dout_1_2_7),
	.dout_1_2_6(dout_1_2_6),
	.dout_1_2_4(dout_1_2_4),
	.dout_1_2_2(dout_1_2_2),
	.dout_1_2_1(dout_1_2_1),
	.dout_1_2_5(dout_1_2_5),
	.dout_1_2_3(dout_1_2_3),
	.dout_1_2_0(dout_1_2_0)
);
// @13:75
  mem_dout_ctl i_mem_dout_ctl (
	.dout_0_a6_2(dout_0_a6_2),
	.dout_0_a6_0(dout_0_a6_0),
	.dout_0_0_a6_0_0_0(dout_0_0_a6_0_0_0),
	.dout_0_a_0(dout_0_a_0),
	.dout_0_a_2(dout_0_a_2),
	.dout_0_a_8(dout_0_a_8),
	.dout_0_a_10(dout_0_a_10),
	.dout_0_0_a6_1_0(dout_0_0_a6_1_0),
	.dout_0_0_a2_0_8(dout_0_0_a2_0_8),
	.dout_0_0_a2_0_0(dout_0_0_a2_0_0),
	.dout_0_0_a6_0_16(dout_0_0_a6_0_15),
	.dout_0_0_a6_0_1(dout_0_0_a6_0_0_d0),
	.dout_0_0_a6_6(dout_0_0_a6_6),
	.dout_0_0_a6_5(dout_0_0_a6_5),
	.dout_0_0_a6_4(dout_0_0_a6_4),
	.dout_0_0_a6_2(dout_0_0_a6_2),
	.dout_0_0_a6_0_d0(dout_0_0_a6_0_d0),
	.dout_0_0_a6_16(dout_0_0_a6_16),
	.dout_0_0_0_8(dout_0_0_0_8),
	.dout_0_0_0_0(dout_0_0_0_0),
	.dout_0_0_a2_7(dout_0_0_a2_0),
	.data2core_6(data2core_6),
	.data2core_5(data2core_5),
	.data2core_4(data2core_4),
	.data2core_3(data2core_3),
	.data2core_2(data2core_2),
	.data2core_1(data2core_1),
	.data2core_0(data2core_0),
	.data2core_17(data2core_17),
	.data2core_18(data2core_18),
	.data2core_19(data2core_19),
	.data2core_20(data2core_20),
	.data2core_21(data2core_21),
	.data2core_22(data2core_22),
	.data2core_9(data2core_9),
	.data2core_10(data2core_10),
	.data2core_11(data2core_11),
	.data2core_12(data2core_12),
	.data2core_13(data2core_13),
	.data2core_14(data2core_14),
	.data2core_8(data2core_8),
	.data2core_16(data2core_16),
	.data2core_31(data2core_31),
	.data2core_23(data2core_23),
	.data2core_15(data2core_15),
	.data2core_7(data2core_7),
	.dout_0_0_a2_1_8(dout_0_0_a2_1_1),
	.dout_0_0_a2_1_7(dout_0_0_a2_1_0),
	.dout_0_0_1_8(dout_0_0_1_8),
	.dout_0_0_1_0(dout_0_0_1_0),
	.dout_0_0_o6_7(dout_0_0_o6_0),
	.dout_0_0_o6_0_0(dout_0_0_o6_0_0),
	.r32_o_1(r32_o_1),
	.r32_o_0(r32_o_0),
	.ctl_o_3(ctl_o[3]),
	.ctl_o_1(ctl_o[1]),
	.ctl_o_0(ctl_o[0]),
	.ctl_o_2(ctl_o[2]),
	.dout_0_0_a_2(dout_0_0_a_2),
	.dout_0_0_a_4(dout_0_0_a_4),
	.dout_0_0_a_5(dout_0_0_a_5),
	.dout_0_0_a_6(dout_0_0_a_6),
	.dout_0_0_a_8(dout_0_0_a_8),
	.dout_0_0_a_10(dout_0_0_a_10),
	.dout_0_0_a_12(dout_0_0_a_12),
	.dout_0_0_a_13(dout_0_0_a_13),
	.dout_0_0_a_14(dout_0_0_a_14),
	.dout_0_0_a_0(dout_0_0_a_0),
	.dout_0_0_a_15(dout_0_0_a_15),
	.dout_0_0_a_31(dout_0_0_a_31),
	.dout_0_0_a_23(dout_0_0_a_23)
);
endmodule /* mem_module */

// VQM4.1+ 
module ctl_FSM (
  pc_gen_ctl_0_0_a2_2_0,
  ins2core_0,
  CurrState_ns_0_i_o2_0,
  CurrState_i_0,
  CurrState_0,
  CurrState_2,
  CurrState_3,
  CurrState_4,
  CurrState_6,
  CurrState_1,
  NET1640_i,
  NET1606_i,
  fsm_dly_0_1_0_0,
  fsm_dly_2_1_0_0,
  fsm_dly_1_1_0_0,
  irq_req_o,
  riack,
  rr_rst,
  fsm_dly_1_1_0_0_a2,
  fsm_dly_2_1_0_0_a2,
  CLK,
  NET1572_i_i
);
input pc_gen_ctl_0_0_a2_2_0 ;
input ins2core_0 ;
output CurrState_ns_0_i_o2_0 ;
output CurrState_i_0 ;
output CurrState_0 ;
output CurrState_2 ;
output CurrState_3 ;
output CurrState_4 ;
output CurrState_6 ;
output CurrState_1 ;
output NET1640_i ;
output NET1606_i ;
input fsm_dly_0_1_0_0 ;
input fsm_dly_2_1_0_0 ;
input fsm_dly_1_1_0_0 ;
input irq_req_o ;
output riack ;
input rr_rst ;
input fsm_dly_1_1_0_0_a2 ;
input fsm_dly_2_1_0_0_a2 ;
input CLK ;
output NET1572_i_i ;
wire pc_gen_ctl_0_0_a2_2_0 ;
wire ins2core_0 ;
wire CurrState_ns_0_i_o2_0 ;
wire CurrState_i_0 ;
wire CurrState_0 ;
wire CurrState_2 ;
wire CurrState_3 ;
wire CurrState_4 ;
wire CurrState_6 ;
wire CurrState_1 ;
wire NET1640_i ;
wire NET1606_i ;
wire fsm_dly_0_1_0_0 ;
wire fsm_dly_2_1_0_0 ;
wire fsm_dly_1_1_0_0 ;
wire irq_req_o ;
wire riack ;
wire rr_rst ;
wire fsm_dly_1_1_0_0_a2 ;
wire fsm_dly_2_1_0_0_a2 ;
wire CLK ;
wire NET1572_i_i ;
wire [5:0] delay_counter;
wire [4:0] delay_counter_cout;
wire [1:1] CurrState_ns_0_0_a2_0_0;
wire [1:1] CurrState_ns_0_0_a2_0;
wire [0:0] CurrState_ns_0_i_a2_0;
wire [0:0] CurrState_ns_0_i;
wire [0:0] CurrState_ns_0_i_a2_1;
wire [0:0] CurrState_ns_0_i_a;
wire [1:1] CurrState_ns_0_0_o2_0;
wire [0:0] CurrState_ns_0_i_o2_1;
wire [0:0] CurrState_ns_0_i_a2_0_a;
wire VCC ;
wire delay_counter_0_sqmuxa_i_0_i_a2 ;
wire N_1722 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire GND ;
wire rr_rst_i ;
wire delay_counter_0_sqmuxa_i_0_i_a2_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
  assign  NET1572_i_i = ~ CurrState_1;
// @9:53
  cyclone_lcell delay_counter_0__Z (
	.regout(delay_counter[0]),
	.cout(delay_counter_cout[0]),
	.clk(CLK),
	.dataa(delay_counter[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(delay_counter_0_sqmuxa_i_0_i_a2_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_0__Z.operation_mode="arithmetic";
defparam delay_counter_0__Z.output_mode="reg_only";
defparam delay_counter_0__Z.lut_mask="55aa";
defparam delay_counter_0__Z.synch_mode="on";
defparam delay_counter_0__Z.sum_lutc_input="datac";
// @9:53
  cyclone_lcell delay_counter_1__Z (
	.regout(delay_counter[1]),
	.cout(delay_counter_cout[1]),
	.clk(CLK),
	.dataa(delay_counter[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(delay_counter_0_sqmuxa_i_0_i_a2_i),
	.sload(GND),
	.ena(VCC),
	.cin(delay_counter_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_1__Z.cin_used="true";
defparam delay_counter_1__Z.operation_mode="arithmetic";
defparam delay_counter_1__Z.output_mode="reg_only";
defparam delay_counter_1__Z.lut_mask="5aa0";
defparam delay_counter_1__Z.synch_mode="on";
defparam delay_counter_1__Z.sum_lutc_input="cin";
// @9:53
  cyclone_lcell delay_counter_2__Z (
	.regout(delay_counter[2]),
	.cout(delay_counter_cout[2]),
	.clk(CLK),
	.dataa(delay_counter[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(delay_counter_0_sqmuxa_i_0_i_a2_i),
	.sload(GND),
	.ena(VCC),
	.cin(delay_counter_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_2__Z.cin_used="true";
defparam delay_counter_2__Z.operation_mode="arithmetic";
defparam delay_counter_2__Z.output_mode="reg_only";
defparam delay_counter_2__Z.lut_mask="5aa0";
defparam delay_counter_2__Z.synch_mode="on";
defparam delay_counter_2__Z.sum_lutc_input="cin";
// @9:53
  cyclone_lcell delay_counter_3__Z (
	.regout(delay_counter[3]),
	.cout(delay_counter_cout[3]),
	.clk(CLK),
	.dataa(delay_counter[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(delay_counter_0_sqmuxa_i_0_i_a2_i),
	.sload(GND),
	.ena(VCC),
	.cin(delay_counter_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_3__Z.cin_used="true";
defparam delay_counter_3__Z.operation_mode="arithmetic";
defparam delay_counter_3__Z.output_mode="reg_only";
defparam delay_counter_3__Z.lut_mask="5aa0";
defparam delay_counter_3__Z.synch_mode="on";
defparam delay_counter_3__Z.sum_lutc_input="cin";
// @9:53
  cyclone_lcell delay_counter_4__Z (
	.regout(delay_counter[4]),
	.cout(delay_counter_cout[4]),
	.clk(CLK),
	.dataa(delay_counter[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(delay_counter_0_sqmuxa_i_0_i_a2_i),
	.sload(GND),
	.ena(VCC),
	.cin(delay_counter_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_4__Z.cin_used="true";
defparam delay_counter_4__Z.operation_mode="arithmetic";
defparam delay_counter_4__Z.output_mode="reg_only";
defparam delay_counter_4__Z.lut_mask="5aa0";
defparam delay_counter_4__Z.synch_mode="on";
defparam delay_counter_4__Z.sum_lutc_input="cin";
// @9:53
  cyclone_lcell delay_counter_5__Z (
	.regout(delay_counter[5]),
	.clk(CLK),
	.dataa(delay_counter[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(delay_counter_0_sqmuxa_i_0_i_a2_i),
	.sload(GND),
	.ena(VCC),
	.cin(delay_counter_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_5__Z.cin_used="true";
defparam delay_counter_5__Z.operation_mode="normal";
defparam delay_counter_5__Z.output_mode="reg_only";
defparam delay_counter_5__Z.lut_mask="5a5a";
defparam delay_counter_5__Z.synch_mode="on";
defparam delay_counter_5__Z.sum_lutc_input="cin";
// @9:82
  cyclone_lcell CurrState_7__Z (
	.regout(CurrState_6),
	.clk(CLK),
	.dataa(CurrState_1),
	.datab(fsm_dly_2_1_0_0_a2),
	.datac(fsm_dly_1_1_0_0_a2),
	.datad(CurrState_ns_0_0_a2_0_0[1]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_7__Z.operation_mode="normal";
defparam CurrState_7__Z.output_mode="reg_only";
defparam CurrState_7__Z.lut_mask="feaa";
defparam CurrState_7__Z.synch_mode="on";
defparam CurrState_7__Z.sum_lutc_input="datac";
// @9:94
  cyclone_lcell CurrState_5__Z (
	.regout(CurrState_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_5__Z.operation_mode="normal";
defparam CurrState_5__Z.output_mode="reg_only";
defparam CurrState_5__Z.lut_mask="00ff";
defparam CurrState_5__Z.synch_mode="off";
defparam CurrState_5__Z.sum_lutc_input="datac";
// @9:47
  cyclone_lcell CurrState_4__Z (
	.regout(CurrState_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(riack),
	.datac(irq_req_o),
	.datad(CurrState_i_0),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_4__Z.operation_mode="normal";
defparam CurrState_4__Z.output_mode="reg_only";
defparam CurrState_4__Z.lut_mask="0030";
defparam CurrState_4__Z.synch_mode="on";
defparam CurrState_4__Z.sum_lutc_input="datac";
// @9:48
  cyclone_lcell CurrState_3__Z (
	.regout(CurrState_2),
	.clk(CLK),
	.dataa(CurrState_6),
	.datab(CurrState_ns_0_0_a2_0[1]),
	.datac(fsm_dly_1_1_0_0),
	.datad(fsm_dly_2_1_0_0),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_3__Z.operation_mode="normal";
defparam CurrState_3__Z.output_mode="reg_only";
defparam CurrState_3__Z.lut_mask="0e00";
defparam CurrState_3__Z.synch_mode="on";
defparam CurrState_3__Z.sum_lutc_input="datac";
// @9:91
  cyclone_lcell CurrState_2__Z (
	.regout(CurrState_1),
	.clk(CLK),
	.dataa(CurrState_6),
	.datab(CurrState_ns_0_0_a2_0[1]),
	.datac(fsm_dly_1_1_0_0),
	.datad(fsm_dly_0_1_0_0),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_2__Z.operation_mode="normal";
defparam CurrState_2__Z.output_mode="reg_only";
defparam CurrState_2__Z.lut_mask="0e00";
defparam CurrState_2__Z.synch_mode="on";
defparam CurrState_2__Z.sum_lutc_input="datac";
// @9:58
  cyclone_lcell CurrState_1__Z (
	.regout(CurrState_0),
	.clk(CLK),
	.dataa(CurrState_ns_0_i_a2_0[0]),
	.datab(CurrState_ns_0_0_a2_0_0[1]),
	.datac(fsm_dly_2_1_0_0),
	.datad(fsm_dly_0_1_0_0),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_1__Z.operation_mode="normal";
defparam CurrState_1__Z.output_mode="reg_only";
defparam CurrState_1__Z.lut_mask="aaae";
defparam CurrState_1__Z.synch_mode="on";
defparam CurrState_1__Z.sum_lutc_input="datac";
// @9:71
  cyclone_lcell CurrState_i_0__Z (
	.regout(CurrState_i_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(rr_rst),
	.datad(CurrState_ns_0_i[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_i_0__Z.operation_mode="normal";
defparam CurrState_i_0__Z.output_mode="reg_only";
defparam CurrState_i_0__Z.lut_mask="ff0f";
defparam CurrState_i_0__Z.synch_mode="off";
defparam CurrState_i_0__Z.sum_lutc_input="datac";
// @9:42
  cyclone_lcell riack_Z (
	.regout(riack),
	.clk(CLK),
	.dataa(riack),
	.datab(CurrState_3),
	.datac(CurrState_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam riack_Z.operation_mode="normal";
defparam riack_Z.output_mode="reg_only";
defparam riack_Z.lut_mask="cece";
defparam riack_Z.synch_mode="on";
defparam riack_Z.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_0_ (
	.combout(CurrState_ns_0_i[0]),
	.dataa(CurrState_1),
	.datab(CurrState_ns_0_i_a2_1[0]),
	.datac(CurrState_ns_0_i_a2_0[0]),
	.datad(CurrState_ns_0_i_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_0_.operation_mode="normal";
defparam CurrState_ns_0_i_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_0_.lut_mask="fffe";
defparam CurrState_ns_0_i_0_.synch_mode="off";
defparam CurrState_ns_0_i_0_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_a_0_ (
	.combout(CurrState_ns_0_i_a[0]),
	.dataa(CurrState_ns_0_i_o2_0),
	.datab(fsm_dly_1_1_0_0),
	.datac(fsm_dly_0_1_0_0),
	.datad(CurrState_ns_0_0_o2_0[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_a_0_.operation_mode="normal";
defparam CurrState_ns_0_i_a_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_a_0_.lut_mask="2a08";
defparam CurrState_ns_0_i_a_0_.synch_mode="off";
defparam CurrState_ns_0_i_a_0_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_0_o2_0_1_ (
	.combout(CurrState_ns_0_0_o2_0[1]),
	.dataa(ins2core_0),
	.datab(pc_gen_ctl_0_0_a2_2_0),
	.datac(fsm_dly_1_1_0_0_a2),
	.datad(fsm_dly_0_1_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_0_o2_0_1_.operation_mode="normal";
defparam CurrState_ns_0_0_o2_0_1_.output_mode="comb_only";
defparam CurrState_ns_0_0_o2_0_1_.lut_mask="fff8";
defparam CurrState_ns_0_0_o2_0_1_.synch_mode="off";
defparam CurrState_ns_0_0_o2_0_1_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_0_a2_0_0_1_ (
	.combout(CurrState_ns_0_0_a2_0_0[1]),
	.dataa(CurrState_6),
	.datab(CurrState_i_0),
	.datac(CurrState_ns_0_i_o2_1[0]),
	.datad(fsm_dly_1_1_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_0_a2_0_0_1_.operation_mode="normal";
defparam CurrState_ns_0_0_a2_0_0_1_.output_mode="comb_only";
defparam CurrState_ns_0_0_a2_0_0_1_.lut_mask="ba00";
defparam CurrState_ns_0_0_a2_0_0_1_.synch_mode="off";
defparam CurrState_ns_0_0_a2_0_0_1_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_a2_0_0_ (
	.combout(CurrState_ns_0_i_a2_0[0]),
	.dataa(CurrState_0),
	.datab(delay_counter[1]),
	.datac(delay_counter[0]),
	.datad(CurrState_ns_0_i_a2_0_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_a2_0_0_.operation_mode="normal";
defparam CurrState_ns_0_i_a2_0_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_a2_0_0_.lut_mask="a8aa";
defparam CurrState_ns_0_i_a2_0_0_.synch_mode="off";
defparam CurrState_ns_0_i_a2_0_0_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_a2_0_a_0_ (
	.combout(CurrState_ns_0_i_a2_0_a[0]),
	.dataa(delay_counter[2]),
	.datab(delay_counter[3]),
	.datac(delay_counter[4]),
	.datad(delay_counter[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_a2_0_a_0_.operation_mode="normal";
defparam CurrState_ns_0_i_a2_0_a_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_a2_0_a_0_.lut_mask="0100";
defparam CurrState_ns_0_i_a2_0_a_0_.synch_mode="off";
defparam CurrState_ns_0_i_a2_0_a_0_.sum_lutc_input="datac";
// @9:103
  cyclone_lcell id2ra_ins_clr_1_0_a2_0_a2 (
	.combout(NET1606_i),
	.dataa(CurrState_6),
	.datab(CurrState_i_0),
	.datac(CurrState_2),
	.datad(CurrState_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam id2ra_ins_clr_1_0_a2_0_a2.operation_mode="normal";
defparam id2ra_ins_clr_1_0_a2_0_a2.output_mode="comb_only";
defparam id2ra_ins_clr_1_0_a2_0_a2.lut_mask="fffb";
defparam id2ra_ins_clr_1_0_a2_0_a2.synch_mode="off";
defparam id2ra_ins_clr_1_0_a2_0_a2.sum_lutc_input="datac";
// @9:103
  cyclone_lcell ra2exec_ctl_clr_i_a2_i (
	.combout(NET1640_i),
	.dataa(CurrState_3),
	.datab(CurrState_4),
	.datac(CurrState_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ra2exec_ctl_clr_i_a2_i.operation_mode="normal";
defparam ra2exec_ctl_clr_i_a2_i.output_mode="comb_only";
defparam ra2exec_ctl_clr_i_a2_i.lut_mask="0101";
defparam ra2exec_ctl_clr_i_a2_i.synch_mode="off";
defparam ra2exec_ctl_clr_i_a2_i.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_0_a2_0_1_ (
	.combout(CurrState_ns_0_0_a2_0[1]),
	.dataa(riack),
	.datab(irq_req_o),
	.datac(CurrState_i_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_0_a2_0_1_.operation_mode="normal";
defparam CurrState_ns_0_0_a2_0_1_.output_mode="comb_only";
defparam CurrState_ns_0_0_a2_0_1_.lut_mask="0b0b";
defparam CurrState_ns_0_0_a2_0_1_.synch_mode="off";
defparam CurrState_ns_0_0_a2_0_1_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_a2_1_0_ (
	.combout(CurrState_ns_0_i_a2_1[0]),
	.dataa(riack),
	.datab(irq_req_o),
	.datac(CurrState_i_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_a2_1_0_.operation_mode="normal";
defparam CurrState_ns_0_i_a2_1_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_a2_1_0_.lut_mask="0404";
defparam CurrState_ns_0_i_a2_1_0_.synch_mode="off";
defparam CurrState_ns_0_i_a2_1_0_.sum_lutc_input="datac";
// @8:114
  cyclone_lcell delay_counter_0_sqmuxa_i_0_i_a2_cZ (
	.combout(delay_counter_0_sqmuxa_i_0_i_a2),
	.dataa(CurrState_0),
	.datab(rr_rst),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam delay_counter_0_sqmuxa_i_0_i_a2_cZ.operation_mode="normal";
defparam delay_counter_0_sqmuxa_i_0_i_a2_cZ.output_mode="comb_only";
defparam delay_counter_0_sqmuxa_i_0_i_a2_cZ.lut_mask="8888";
defparam delay_counter_0_sqmuxa_i_0_i_a2_cZ.synch_mode="off";
defparam delay_counter_0_sqmuxa_i_0_i_a2_cZ.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_o2_1_0_ (
	.combout(CurrState_ns_0_i_o2_1[0]),
	.dataa(irq_req_o),
	.datab(riack),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_o2_1_0_.operation_mode="normal";
defparam CurrState_ns_0_i_o2_1_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_o2_1_0_.lut_mask="dddd";
defparam CurrState_ns_0_i_o2_1_0_.synch_mode="off";
defparam CurrState_ns_0_i_o2_1_0_.sum_lutc_input="datac";
// @9:66
  cyclone_lcell CurrState_ns_0_i_o2_0_ (
	.combout(CurrState_ns_0_i_o2_0),
	.dataa(CurrState_i_0),
	.datab(CurrState_6),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam CurrState_ns_0_i_o2_0_.operation_mode="normal";
defparam CurrState_ns_0_i_o2_0_.output_mode="comb_only";
defparam CurrState_ns_0_i_o2_0_.lut_mask="dddd";
defparam CurrState_ns_0_i_o2_0_.synch_mode="off";
defparam CurrState_ns_0_i_o2_0_.sum_lutc_input="datac";
//@9:66
  assign  rr_rst_i = ~ rr_rst;
  assign  delay_counter_0_sqmuxa_i_0_i_a2_i = ~ delay_counter_0_sqmuxa_i_0_i_a2;
endmodule /* ctl_FSM */

// VQM4.1+ 
module pc_gen (
  r32_o_1_0,
  r32_o_0_0,
  r32_o_0_1,
  r32_o_0_2,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_23,
  r32_o_0_24,
  r32_o_0_25,
  r32_o_0_26,
  r32_o_0_27,
  r32_o_0_3,
  r32_o_0_28,
  r32_o_0_29,
  r32_o_0_30,
  r32_o_0_31,
  CurrState_i_0,
  CurrState_ns_0_i_o2_0,
  CurrState_6,
  CurrState_3,
  CurrState_4,
  CurrState_1,
  CurrState_0,
  CurrState_2,
  res_5_0_0_0,
  res_5_0_a_0,
  pc_gen_ctl_o_1,
  pc_gen_ctl_o_2,
  pc_gen_ctl_o_0,
  pc_next_iv_0_0_2,
  pc_next_iv_0_0_0,
  pc_next_iv_0_0_1,
  irq_addr_o_2,
  irq_addr_o_3,
  irq_addr_o_28,
  irq_addr_o_29,
  irq_addr_o_30,
  irq_addr_o_31,
  irq_addr_o_17,
  irq_addr_o_0,
  irq_addr_o_1,
  irq_addr_o_13,
  irq_addr_o_14,
  irq_addr_o_15,
  irq_addr_o_16,
  irq_addr_o_18,
  irq_addr_o_19,
  irq_addr_o_4,
  irq_addr_o_20,
  irq_addr_o_5,
  irq_addr_o_21,
  irq_addr_o_6,
  irq_addr_o_22,
  irq_addr_o_7,
  irq_addr_o_23,
  irq_addr_o_8,
  irq_addr_o_24,
  irq_addr_o_9,
  irq_addr_o_25,
  irq_addr_o_10,
  irq_addr_o_26,
  irq_addr_o_11,
  irq_addr_o_27,
  irq_addr_o_12,
  pc_next_iv_0_0,
  pc_next_iv_0_25,
  pc_next_iv_0_26,
  pc_next_iv_0_27,
  pc_next_iv_0_28,
  pc_next_iv_0_14,
  pc_next_iv_0_10,
  pc_next_iv_0_11,
  pc_next_iv_0_12,
  pc_next_iv_0_13,
  pc_next_iv_0_15,
  pc_next_iv_0_16,
  pc_next_iv_0_1,
  pc_next_iv_0_17,
  pc_next_iv_0_2,
  pc_next_iv_0_18,
  pc_next_iv_0_3,
  pc_next_iv_0_19,
  pc_next_iv_0_4,
  pc_next_iv_0_20,
  pc_next_iv_0_5,
  pc_next_iv_0_21,
  pc_next_iv_0_6,
  pc_next_iv_0_22,
  pc_next_iv_0_7,
  pc_next_iv_0_23,
  pc_next_iv_0_8,
  pc_next_iv_0_24,
  pc_next_iv_0_9,
  pc_next_iv_0_a_0,
  pc_next_iv_0_a_1,
  pc_next_iv_0_a_2,
  res_5_0_31,
  res_5_0_30,
  res_5_0_29,
  res_5_0_28,
  res_5_0_17,
  res_5_0_0,
  res_5_0_1,
  res_5_0_13,
  res_5_0_14,
  res_5_0_15,
  res_5_0_16,
  res_5_0_18,
  res_5_0_19,
  res_5_0_4,
  res_5_0_20,
  res_5_0_5,
  res_5_0_21,
  res_5_0_6,
  res_5_0_22,
  res_5_0_7,
  res_5_0_23,
  res_5_0_8,
  res_5_0_24,
  res_5_0_9,
  res_5_0_25,
  res_5_0_10,
  res_5_0_26,
  res_5_0_11,
  res_5_0_27,
  res_5_0_12,
  res_5_0_2,
  res_5_0_3,
  r32_o_2,
  r32_o_3,
  r32_o_31,
  r32_o_30,
  r32_o_29,
  r32_o_28,
  r32_o_17,
  r32_o_14,
  r32_o_0,
  r32_o_1,
  r32_o_5,
  r32_o_4,
  r32_o_7,
  r32_o_6,
  r32_o_10,
  r32_o_9,
  r32_o_16,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_22,
  r32_o_21,
  r32_o_25,
  r32_o_24,
  r32_o_8,
  r32_o_12,
  r32_o_11,
  r32_o_15,
  r32_o_13,
  r32_o_23,
  r32_o_27,
  r32_o_26,
  pc_next_iv_a_28,
  pc_next_iv_a_27,
  pc_next_iv_a_26,
  pc_next_iv_a_25,
  pc_next_iv_a_14,
  pc_next_iv_a_11,
  pc_next_iv_a_2,
  pc_next_iv_a_1,
  pc_next_iv_a_0,
  pc_next_iv_a_4,
  pc_next_iv_a_3,
  pc_next_iv_a_7,
  pc_next_iv_a_6,
  pc_next_iv_a_13,
  pc_next_iv_a_17,
  pc_next_iv_a_16,
  pc_next_iv_a_15,
  pc_next_iv_a_19,
  pc_next_iv_a_18,
  pc_next_iv_a_22,
  pc_next_iv_a_21,
  pc_next_iv_a_5,
  pc_next_iv_a_9,
  pc_next_iv_a_8,
  pc_next_iv_a_12,
  pc_next_iv_a_10,
  pc_next_iv_a_20,
  pc_next_iv_a_24,
  pc_next_iv_a_23,
  dout_iv_30,
  dout_iv_29,
  dout_iv_28,
  dout_iv_17,
  dout_iv_14,
  dout_iv_0,
  dout_iv_1,
  dout_iv_2,
  dout_iv_5,
  dout_iv_4,
  dout_iv_3,
  dout_iv_7,
  dout_iv_6,
  dout_iv_10,
  dout_iv_9,
  dout_iv_16,
  dout_iv_20,
  dout_iv_19,
  dout_iv_18,
  dout_iv_22,
  dout_iv_21,
  dout_iv_25,
  dout_iv_24,
  dout_iv_8,
  dout_iv_12,
  dout_iv_11,
  dout_iv_15,
  dout_iv_13,
  dout_iv_23,
  dout_iv_27,
  dout_iv_26,
  dout_iv_31,
  cmp_ctl_o_1,
  cmp_ctl_o_0,
  cmp_ctl_o_2,
  un1_pc_add0,
  un1_pc_add1,
  un1_pc_add2,
  un1_pc_add3,
  un1_pc_add4,
  un1_pc_add5,
  un1_pc_add6,
  un1_pc_add7,
  un1_pc_add8,
  un1_pc_add9,
  un1_pc_add10,
  un1_pc_add11,
  un1_pc_add12,
  un1_pc_add13,
  un1_pc_add14,
  un1_pc_add15,
  un1_pc_add16,
  un1_pc_add17,
  un1_pc_add18,
  un1_pc_add19,
  un1_pc_add20,
  un1_pc_add21,
  un1_pc_add22,
  un1_pc_add23,
  un1_pc_add24,
  un1_pc_add25,
  un1_pc_add26,
  un1_pc_add27,
  un1_pc_add28,
  un1_pc_add29,
  un1_pc_add30,
  un1_pc_add31,
  un1_pc_next37_0,
  res_5,
  res_2_0_0
);
input r32_o_1_0 ;
input r32_o_0_0 ;
input r32_o_0_1 ;
input r32_o_0_2 ;
input r32_o_0_4 ;
input r32_o_0_5 ;
input r32_o_0_6 ;
input r32_o_0_7 ;
input r32_o_0_8 ;
input r32_o_0_9 ;
input r32_o_0_10 ;
input r32_o_0_11 ;
input r32_o_0_12 ;
input r32_o_0_13 ;
input r32_o_0_14 ;
input r32_o_0_15 ;
input r32_o_0_16 ;
input r32_o_0_17 ;
input r32_o_0_18 ;
input r32_o_0_19 ;
input r32_o_0_20 ;
input r32_o_0_21 ;
input r32_o_0_22 ;
input r32_o_0_23 ;
input r32_o_0_24 ;
input r32_o_0_25 ;
input r32_o_0_26 ;
input r32_o_0_27 ;
input r32_o_0_3 ;
input r32_o_0_28 ;
input r32_o_0_29 ;
input r32_o_0_30 ;
input r32_o_0_31 ;
input CurrState_i_0 ;
input CurrState_ns_0_i_o2_0 ;
input CurrState_6 ;
input CurrState_3 ;
input CurrState_4 ;
input CurrState_1 ;
input CurrState_0 ;
input CurrState_2 ;
input res_5_0_0_0 ;
input res_5_0_a_0 ;
input pc_gen_ctl_o_1 ;
input pc_gen_ctl_o_2 ;
input pc_gen_ctl_o_0 ;
output pc_next_iv_0_0_2 ;
output pc_next_iv_0_0_0 ;
output pc_next_iv_0_0_1 ;
input irq_addr_o_2 ;
input irq_addr_o_3 ;
input irq_addr_o_28 ;
input irq_addr_o_29 ;
input irq_addr_o_30 ;
input irq_addr_o_31 ;
input irq_addr_o_17 ;
input irq_addr_o_0 ;
input irq_addr_o_1 ;
input irq_addr_o_13 ;
input irq_addr_o_14 ;
input irq_addr_o_15 ;
input irq_addr_o_16 ;
input irq_addr_o_18 ;
input irq_addr_o_19 ;
input irq_addr_o_4 ;
input irq_addr_o_20 ;
input irq_addr_o_5 ;
input irq_addr_o_21 ;
input irq_addr_o_6 ;
input irq_addr_o_22 ;
input irq_addr_o_7 ;
input irq_addr_o_23 ;
input irq_addr_o_8 ;
input irq_addr_o_24 ;
input irq_addr_o_9 ;
input irq_addr_o_25 ;
input irq_addr_o_10 ;
input irq_addr_o_26 ;
input irq_addr_o_11 ;
input irq_addr_o_27 ;
input irq_addr_o_12 ;
output pc_next_iv_0_0 ;
output pc_next_iv_0_25 ;
output pc_next_iv_0_26 ;
output pc_next_iv_0_27 ;
output pc_next_iv_0_28 ;
output pc_next_iv_0_14 ;
output pc_next_iv_0_10 ;
output pc_next_iv_0_11 ;
output pc_next_iv_0_12 ;
output pc_next_iv_0_13 ;
output pc_next_iv_0_15 ;
output pc_next_iv_0_16 ;
output pc_next_iv_0_1 ;
output pc_next_iv_0_17 ;
output pc_next_iv_0_2 ;
output pc_next_iv_0_18 ;
output pc_next_iv_0_3 ;
output pc_next_iv_0_19 ;
output pc_next_iv_0_4 ;
output pc_next_iv_0_20 ;
output pc_next_iv_0_5 ;
output pc_next_iv_0_21 ;
output pc_next_iv_0_6 ;
output pc_next_iv_0_22 ;
output pc_next_iv_0_7 ;
output pc_next_iv_0_23 ;
output pc_next_iv_0_8 ;
output pc_next_iv_0_24 ;
output pc_next_iv_0_9 ;
output pc_next_iv_0_a_0 ;
output pc_next_iv_0_a_1 ;
output pc_next_iv_0_a_2 ;
input res_5_0_31 ;
input res_5_0_30 ;
input res_5_0_29 ;
input res_5_0_28 ;
input res_5_0_17 ;
input res_5_0_0 ;
input res_5_0_1 ;
input res_5_0_13 ;
input res_5_0_14 ;
input res_5_0_15 ;
input res_5_0_16 ;
input res_5_0_18 ;
input res_5_0_19 ;
input res_5_0_4 ;
input res_5_0_20 ;
input res_5_0_5 ;
input res_5_0_21 ;
input res_5_0_6 ;
input res_5_0_22 ;
input res_5_0_7 ;
input res_5_0_23 ;
input res_5_0_8 ;
input res_5_0_24 ;
input res_5_0_9 ;
input res_5_0_25 ;
input res_5_0_10 ;
input res_5_0_26 ;
input res_5_0_11 ;
input res_5_0_27 ;
input res_5_0_12 ;
input res_5_0_2 ;
input res_5_0_3 ;
input r32_o_2 ;
input r32_o_3 ;
input r32_o_31 ;
input r32_o_30 ;
input r32_o_29 ;
input r32_o_28 ;
input r32_o_17 ;
input r32_o_14 ;
input r32_o_0 ;
input r32_o_1 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_16 ;
input r32_o_20 ;
input r32_o_19 ;
input r32_o_18 ;
input r32_o_22 ;
input r32_o_21 ;
input r32_o_25 ;
input r32_o_24 ;
input r32_o_8 ;
input r32_o_12 ;
input r32_o_11 ;
input r32_o_15 ;
input r32_o_13 ;
input r32_o_23 ;
input r32_o_27 ;
input r32_o_26 ;
output pc_next_iv_a_28 ;
output pc_next_iv_a_27 ;
output pc_next_iv_a_26 ;
output pc_next_iv_a_25 ;
output pc_next_iv_a_14 ;
output pc_next_iv_a_11 ;
output pc_next_iv_a_2 ;
output pc_next_iv_a_1 ;
output pc_next_iv_a_0 ;
output pc_next_iv_a_4 ;
output pc_next_iv_a_3 ;
output pc_next_iv_a_7 ;
output pc_next_iv_a_6 ;
output pc_next_iv_a_13 ;
output pc_next_iv_a_17 ;
output pc_next_iv_a_16 ;
output pc_next_iv_a_15 ;
output pc_next_iv_a_19 ;
output pc_next_iv_a_18 ;
output pc_next_iv_a_22 ;
output pc_next_iv_a_21 ;
output pc_next_iv_a_5 ;
output pc_next_iv_a_9 ;
output pc_next_iv_a_8 ;
output pc_next_iv_a_12 ;
output pc_next_iv_a_10 ;
output pc_next_iv_a_20 ;
output pc_next_iv_a_24 ;
output pc_next_iv_a_23 ;
input dout_iv_30 ;
input dout_iv_29 ;
input dout_iv_28 ;
input dout_iv_17 ;
input dout_iv_14 ;
input dout_iv_0 ;
input dout_iv_1 ;
input dout_iv_2 ;
input dout_iv_5 ;
input dout_iv_4 ;
input dout_iv_3 ;
input dout_iv_7 ;
input dout_iv_6 ;
input dout_iv_10 ;
input dout_iv_9 ;
input dout_iv_16 ;
input dout_iv_20 ;
input dout_iv_19 ;
input dout_iv_18 ;
input dout_iv_22 ;
input dout_iv_21 ;
input dout_iv_25 ;
input dout_iv_24 ;
input dout_iv_8 ;
input dout_iv_12 ;
input dout_iv_11 ;
input dout_iv_15 ;
input dout_iv_13 ;
input dout_iv_23 ;
input dout_iv_27 ;
input dout_iv_26 ;
input dout_iv_31 ;
input cmp_ctl_o_1 ;
input cmp_ctl_o_0 ;
input cmp_ctl_o_2 ;
output un1_pc_add0 ;
output un1_pc_add1 ;
output un1_pc_add2 ;
output un1_pc_add3 ;
output un1_pc_add4 ;
output un1_pc_add5 ;
output un1_pc_add6 ;
output un1_pc_add7 ;
output un1_pc_add8 ;
output un1_pc_add9 ;
output un1_pc_add10 ;
output un1_pc_add11 ;
output un1_pc_add12 ;
output un1_pc_add13 ;
output un1_pc_add14 ;
output un1_pc_add15 ;
output un1_pc_add16 ;
output un1_pc_add17 ;
output un1_pc_add18 ;
output un1_pc_add19 ;
output un1_pc_add20 ;
output un1_pc_add21 ;
output un1_pc_add22 ;
output un1_pc_add23 ;
output un1_pc_add24 ;
output un1_pc_add25 ;
output un1_pc_add26 ;
output un1_pc_add27 ;
output un1_pc_add28 ;
output un1_pc_add29 ;
output un1_pc_add30 ;
output un1_pc_add31 ;
output un1_pc_next37_0 ;
input res_5 ;
input res_2_0_0 ;
wire r32_o_1_0 ;
wire r32_o_0_0 ;
wire r32_o_0_1 ;
wire r32_o_0_2 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_23 ;
wire r32_o_0_24 ;
wire r32_o_0_25 ;
wire r32_o_0_26 ;
wire r32_o_0_27 ;
wire r32_o_0_3 ;
wire r32_o_0_28 ;
wire r32_o_0_29 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire CurrState_i_0 ;
wire CurrState_ns_0_i_o2_0 ;
wire CurrState_6 ;
wire CurrState_3 ;
wire CurrState_4 ;
wire CurrState_1 ;
wire CurrState_0 ;
wire CurrState_2 ;
wire res_5_0_0_0 ;
wire res_5_0_a_0 ;
wire pc_gen_ctl_o_1 ;
wire pc_gen_ctl_o_2 ;
wire pc_gen_ctl_o_0 ;
wire pc_next_iv_0_0_2 ;
wire pc_next_iv_0_0_0 ;
wire pc_next_iv_0_0_1 ;
wire irq_addr_o_2 ;
wire irq_addr_o_3 ;
wire irq_addr_o_28 ;
wire irq_addr_o_29 ;
wire irq_addr_o_30 ;
wire irq_addr_o_31 ;
wire irq_addr_o_17 ;
wire irq_addr_o_0 ;
wire irq_addr_o_1 ;
wire irq_addr_o_13 ;
wire irq_addr_o_14 ;
wire irq_addr_o_15 ;
wire irq_addr_o_16 ;
wire irq_addr_o_18 ;
wire irq_addr_o_19 ;
wire irq_addr_o_4 ;
wire irq_addr_o_20 ;
wire irq_addr_o_5 ;
wire irq_addr_o_21 ;
wire irq_addr_o_6 ;
wire irq_addr_o_22 ;
wire irq_addr_o_7 ;
wire irq_addr_o_23 ;
wire irq_addr_o_8 ;
wire irq_addr_o_24 ;
wire irq_addr_o_9 ;
wire irq_addr_o_25 ;
wire irq_addr_o_10 ;
wire irq_addr_o_26 ;
wire irq_addr_o_11 ;
wire irq_addr_o_27 ;
wire irq_addr_o_12 ;
wire pc_next_iv_0_0 ;
wire pc_next_iv_0_25 ;
wire pc_next_iv_0_26 ;
wire pc_next_iv_0_27 ;
wire pc_next_iv_0_28 ;
wire pc_next_iv_0_14 ;
wire pc_next_iv_0_10 ;
wire pc_next_iv_0_11 ;
wire pc_next_iv_0_12 ;
wire pc_next_iv_0_13 ;
wire pc_next_iv_0_15 ;
wire pc_next_iv_0_16 ;
wire pc_next_iv_0_1 ;
wire pc_next_iv_0_17 ;
wire pc_next_iv_0_2 ;
wire pc_next_iv_0_18 ;
wire pc_next_iv_0_3 ;
wire pc_next_iv_0_19 ;
wire pc_next_iv_0_4 ;
wire pc_next_iv_0_20 ;
wire pc_next_iv_0_5 ;
wire pc_next_iv_0_21 ;
wire pc_next_iv_0_6 ;
wire pc_next_iv_0_22 ;
wire pc_next_iv_0_7 ;
wire pc_next_iv_0_23 ;
wire pc_next_iv_0_8 ;
wire pc_next_iv_0_24 ;
wire pc_next_iv_0_9 ;
wire pc_next_iv_0_a_0 ;
wire pc_next_iv_0_a_1 ;
wire pc_next_iv_0_a_2 ;
wire res_5_0_31 ;
wire res_5_0_30 ;
wire res_5_0_29 ;
wire res_5_0_28 ;
wire res_5_0_17 ;
wire res_5_0_0 ;
wire res_5_0_1 ;
wire res_5_0_13 ;
wire res_5_0_14 ;
wire res_5_0_15 ;
wire res_5_0_16 ;
wire res_5_0_18 ;
wire res_5_0_19 ;
wire res_5_0_4 ;
wire res_5_0_20 ;
wire res_5_0_5 ;
wire res_5_0_21 ;
wire res_5_0_6 ;
wire res_5_0_22 ;
wire res_5_0_7 ;
wire res_5_0_23 ;
wire res_5_0_8 ;
wire res_5_0_24 ;
wire res_5_0_9 ;
wire res_5_0_25 ;
wire res_5_0_10 ;
wire res_5_0_26 ;
wire res_5_0_11 ;
wire res_5_0_27 ;
wire res_5_0_12 ;
wire res_5_0_2 ;
wire res_5_0_3 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_29 ;
wire r32_o_28 ;
wire r32_o_17 ;
wire r32_o_14 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_16 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_25 ;
wire r32_o_24 ;
wire r32_o_8 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_15 ;
wire r32_o_13 ;
wire r32_o_23 ;
wire r32_o_27 ;
wire r32_o_26 ;
wire pc_next_iv_a_28 ;
wire pc_next_iv_a_27 ;
wire pc_next_iv_a_26 ;
wire pc_next_iv_a_25 ;
wire pc_next_iv_a_14 ;
wire pc_next_iv_a_11 ;
wire pc_next_iv_a_2 ;
wire pc_next_iv_a_1 ;
wire pc_next_iv_a_0 ;
wire pc_next_iv_a_4 ;
wire pc_next_iv_a_3 ;
wire pc_next_iv_a_7 ;
wire pc_next_iv_a_6 ;
wire pc_next_iv_a_13 ;
wire pc_next_iv_a_17 ;
wire pc_next_iv_a_16 ;
wire pc_next_iv_a_15 ;
wire pc_next_iv_a_19 ;
wire pc_next_iv_a_18 ;
wire pc_next_iv_a_22 ;
wire pc_next_iv_a_21 ;
wire pc_next_iv_a_5 ;
wire pc_next_iv_a_9 ;
wire pc_next_iv_a_8 ;
wire pc_next_iv_a_12 ;
wire pc_next_iv_a_10 ;
wire pc_next_iv_a_20 ;
wire pc_next_iv_a_24 ;
wire pc_next_iv_a_23 ;
wire dout_iv_30 ;
wire dout_iv_29 ;
wire dout_iv_28 ;
wire dout_iv_17 ;
wire dout_iv_14 ;
wire dout_iv_0 ;
wire dout_iv_1 ;
wire dout_iv_2 ;
wire dout_iv_5 ;
wire dout_iv_4 ;
wire dout_iv_3 ;
wire dout_iv_7 ;
wire dout_iv_6 ;
wire dout_iv_10 ;
wire dout_iv_9 ;
wire dout_iv_16 ;
wire dout_iv_20 ;
wire dout_iv_19 ;
wire dout_iv_18 ;
wire dout_iv_22 ;
wire dout_iv_21 ;
wire dout_iv_25 ;
wire dout_iv_24 ;
wire dout_iv_8 ;
wire dout_iv_12 ;
wire dout_iv_11 ;
wire dout_iv_15 ;
wire dout_iv_13 ;
wire dout_iv_23 ;
wire dout_iv_27 ;
wire dout_iv_26 ;
wire dout_iv_31 ;
wire cmp_ctl_o_1 ;
wire cmp_ctl_o_0 ;
wire cmp_ctl_o_2 ;
wire un1_pc_add0 ;
wire un1_pc_add1 ;
wire un1_pc_add2 ;
wire un1_pc_add3 ;
wire un1_pc_add4 ;
wire un1_pc_add5 ;
wire un1_pc_add6 ;
wire un1_pc_add7 ;
wire un1_pc_add8 ;
wire un1_pc_add9 ;
wire un1_pc_add10 ;
wire un1_pc_add11 ;
wire un1_pc_add12 ;
wire un1_pc_add13 ;
wire un1_pc_add14 ;
wire un1_pc_add15 ;
wire un1_pc_add16 ;
wire un1_pc_add17 ;
wire un1_pc_add18 ;
wire un1_pc_add19 ;
wire un1_pc_add20 ;
wire un1_pc_add21 ;
wire un1_pc_add22 ;
wire un1_pc_add23 ;
wire un1_pc_add24 ;
wire un1_pc_add25 ;
wire un1_pc_add26 ;
wire un1_pc_add27 ;
wire un1_pc_add28 ;
wire un1_pc_add29 ;
wire un1_pc_add30 ;
wire un1_pc_add31 ;
wire un1_pc_next37_0 ;
wire res_5 ;
wire res_2_0_0 ;
wire [31:0] un1_pc_prectl_1_0_a5;
wire [2:2] un1_pc_prectl_1_i_m2;
wire pc_next_3_sqmuxa_0_a2 ;
wire pc_next_3_sqmuxa_0_a2_0 ;
wire pc_next_3_sqmuxa_0_a2_a ;
wire pc_next_0_sqmuxa_0_a2 ;
wire pc_next_2_sqmuxa_0_a2 ;
wire pc_next_1_sqmuxa_0_a2 ;
wire pc_next38_0_a2 ;
wire pc_next_1_sqmuxa_0_a4 ;
wire un1_pc_next37_0_a2_0_1 ;
wire un1_pc_next37_0_a2 ;
wire pc_next38_0_a2_a ;
wire pc_next_1_sqmuxa_0_a4_a ;
wire un1_pc_carry_30 ;
wire un1_pc_carry_29 ;
wire un1_pc_carry_28 ;
wire un1_pc_carry_27 ;
wire un1_pc_carry_26 ;
wire un1_pc_carry_25 ;
wire un1_pc_carry_24 ;
wire un1_pc_carry_23 ;
wire un1_pc_carry_22 ;
wire un1_pc_carry_21 ;
wire un1_pc_carry_20 ;
wire un1_pc_carry_19 ;
wire un1_pc_carry_18 ;
wire un1_pc_carry_17 ;
wire un1_pc_carry_16 ;
wire un1_pc_carry_15 ;
wire un1_pc_carry_14 ;
wire un1_pc_carry_13 ;
wire un1_pc_carry_12 ;
wire un1_pc_carry_11 ;
wire un1_pc_carry_10 ;
wire un1_pc_carry_9 ;
wire un1_pc_carry_8 ;
wire un1_pc_carry_7 ;
wire un1_pc_carry_6 ;
wire un1_pc_carry_5 ;
wire un1_pc_carry_4 ;
wire un1_pc_carry_3 ;
wire un1_pc_carry_2 ;
wire un1_pc_carry_1 ;
wire un1_pc_carry_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @7:72
  cyclone_lcell pc_next_3_sqmuxa_0_a2_cZ (
	.combout(pc_next_3_sqmuxa_0_a2),
	.dataa(cmp_ctl_o_2),
	.datab(pc_next_3_sqmuxa_0_a2_0),
	.datac(pc_next_3_sqmuxa_0_a2_a),
	.datad(res_2_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_3_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam pc_next_3_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam pc_next_3_sqmuxa_0_a2_cZ.lut_mask="4c08";
defparam pc_next_3_sqmuxa_0_a2_cZ.synch_mode="off";
defparam pc_next_3_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_3_sqmuxa_0_a2_a_cZ (
	.combout(pc_next_3_sqmuxa_0_a2_a),
	.dataa(cmp_ctl_o_0),
	.datab(cmp_ctl_o_1),
	.datac(dout_iv_31),
	.datad(res_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_3_sqmuxa_0_a2_a_cZ.operation_mode="normal";
defparam pc_next_3_sqmuxa_0_a2_a_cZ.output_mode="comb_only";
defparam pc_next_3_sqmuxa_0_a2_a_cZ.lut_mask="1c3e";
defparam pc_next_3_sqmuxa_0_a2_a_cZ.synch_mode="off";
defparam pc_next_3_sqmuxa_0_a2_a_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_26_ (
	.combout(pc_next_iv_a_23),
	.dataa(r32_o_26),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_26_.operation_mode="normal";
defparam pc_next_iv_a_26_.output_mode="comb_only";
defparam pc_next_iv_a_26_.lut_mask="0777";
defparam pc_next_iv_a_26_.synch_mode="off";
defparam pc_next_iv_a_26_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_27_ (
	.combout(pc_next_iv_a_24),
	.dataa(r32_o_27),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_27_.operation_mode="normal";
defparam pc_next_iv_a_27_.output_mode="comb_only";
defparam pc_next_iv_a_27_.lut_mask="0777";
defparam pc_next_iv_a_27_.synch_mode="off";
defparam pc_next_iv_a_27_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_23_ (
	.combout(pc_next_iv_a_20),
	.dataa(r32_o_23),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_23_.operation_mode="normal";
defparam pc_next_iv_a_23_.output_mode="comb_only";
defparam pc_next_iv_a_23_.lut_mask="0777";
defparam pc_next_iv_a_23_.synch_mode="off";
defparam pc_next_iv_a_23_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_13_ (
	.combout(pc_next_iv_a_10),
	.dataa(r32_o_13),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_13_.operation_mode="normal";
defparam pc_next_iv_a_13_.output_mode="comb_only";
defparam pc_next_iv_a_13_.lut_mask="0777";
defparam pc_next_iv_a_13_.synch_mode="off";
defparam pc_next_iv_a_13_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_15_ (
	.combout(pc_next_iv_a_12),
	.dataa(r32_o_15),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_15_.operation_mode="normal";
defparam pc_next_iv_a_15_.output_mode="comb_only";
defparam pc_next_iv_a_15_.lut_mask="0777";
defparam pc_next_iv_a_15_.synch_mode="off";
defparam pc_next_iv_a_15_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_11_ (
	.combout(pc_next_iv_a_8),
	.dataa(r32_o_11),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_11_.operation_mode="normal";
defparam pc_next_iv_a_11_.output_mode="comb_only";
defparam pc_next_iv_a_11_.lut_mask="0777";
defparam pc_next_iv_a_11_.synch_mode="off";
defparam pc_next_iv_a_11_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_12_ (
	.combout(pc_next_iv_a_9),
	.dataa(r32_o_12),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_12_.operation_mode="normal";
defparam pc_next_iv_a_12_.output_mode="comb_only";
defparam pc_next_iv_a_12_.lut_mask="0777";
defparam pc_next_iv_a_12_.synch_mode="off";
defparam pc_next_iv_a_12_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_8_ (
	.combout(pc_next_iv_a_5),
	.dataa(r32_o_8),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_8_.operation_mode="normal";
defparam pc_next_iv_a_8_.output_mode="comb_only";
defparam pc_next_iv_a_8_.lut_mask="0777";
defparam pc_next_iv_a_8_.synch_mode="off";
defparam pc_next_iv_a_8_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_24_ (
	.combout(pc_next_iv_a_21),
	.dataa(r32_o_24),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_24_.operation_mode="normal";
defparam pc_next_iv_a_24_.output_mode="comb_only";
defparam pc_next_iv_a_24_.lut_mask="0777";
defparam pc_next_iv_a_24_.synch_mode="off";
defparam pc_next_iv_a_24_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_25_ (
	.combout(pc_next_iv_a_22),
	.dataa(r32_o_25),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_25_.operation_mode="normal";
defparam pc_next_iv_a_25_.output_mode="comb_only";
defparam pc_next_iv_a_25_.lut_mask="0777";
defparam pc_next_iv_a_25_.synch_mode="off";
defparam pc_next_iv_a_25_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_21_ (
	.combout(pc_next_iv_a_18),
	.dataa(r32_o_21),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_21_.operation_mode="normal";
defparam pc_next_iv_a_21_.output_mode="comb_only";
defparam pc_next_iv_a_21_.lut_mask="0777";
defparam pc_next_iv_a_21_.synch_mode="off";
defparam pc_next_iv_a_21_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_22_ (
	.combout(pc_next_iv_a_19),
	.dataa(r32_o_22),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_22_.operation_mode="normal";
defparam pc_next_iv_a_22_.output_mode="comb_only";
defparam pc_next_iv_a_22_.lut_mask="0777";
defparam pc_next_iv_a_22_.synch_mode="off";
defparam pc_next_iv_a_22_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_18_ (
	.combout(pc_next_iv_a_15),
	.dataa(r32_o_18),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_18_.operation_mode="normal";
defparam pc_next_iv_a_18_.output_mode="comb_only";
defparam pc_next_iv_a_18_.lut_mask="0777";
defparam pc_next_iv_a_18_.synch_mode="off";
defparam pc_next_iv_a_18_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_19_ (
	.combout(pc_next_iv_a_16),
	.dataa(r32_o_19),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_19_.operation_mode="normal";
defparam pc_next_iv_a_19_.output_mode="comb_only";
defparam pc_next_iv_a_19_.lut_mask="0777";
defparam pc_next_iv_a_19_.synch_mode="off";
defparam pc_next_iv_a_19_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_20_ (
	.combout(pc_next_iv_a_17),
	.dataa(r32_o_20),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_20_.operation_mode="normal";
defparam pc_next_iv_a_20_.output_mode="comb_only";
defparam pc_next_iv_a_20_.lut_mask="0777";
defparam pc_next_iv_a_20_.synch_mode="off";
defparam pc_next_iv_a_20_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_16_ (
	.combout(pc_next_iv_a_13),
	.dataa(r32_o_16),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_16_.operation_mode="normal";
defparam pc_next_iv_a_16_.output_mode="comb_only";
defparam pc_next_iv_a_16_.lut_mask="0777";
defparam pc_next_iv_a_16_.synch_mode="off";
defparam pc_next_iv_a_16_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_9_ (
	.combout(pc_next_iv_a_6),
	.dataa(r32_o_9),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_9_.operation_mode="normal";
defparam pc_next_iv_a_9_.output_mode="comb_only";
defparam pc_next_iv_a_9_.lut_mask="0777";
defparam pc_next_iv_a_9_.synch_mode="off";
defparam pc_next_iv_a_9_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_10_ (
	.combout(pc_next_iv_a_7),
	.dataa(r32_o_10),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_10_.operation_mode="normal";
defparam pc_next_iv_a_10_.output_mode="comb_only";
defparam pc_next_iv_a_10_.lut_mask="0777";
defparam pc_next_iv_a_10_.synch_mode="off";
defparam pc_next_iv_a_10_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_6_ (
	.combout(pc_next_iv_a_3),
	.dataa(r32_o_6),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_6_.operation_mode="normal";
defparam pc_next_iv_a_6_.output_mode="comb_only";
defparam pc_next_iv_a_6_.lut_mask="0777";
defparam pc_next_iv_a_6_.synch_mode="off";
defparam pc_next_iv_a_6_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_7_ (
	.combout(pc_next_iv_a_4),
	.dataa(r32_o_7),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_7_.operation_mode="normal";
defparam pc_next_iv_a_7_.output_mode="comb_only";
defparam pc_next_iv_a_7_.lut_mask="0777";
defparam pc_next_iv_a_7_.synch_mode="off";
defparam pc_next_iv_a_7_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_3_ (
	.combout(pc_next_iv_a_0),
	.dataa(res_5_0_3),
	.datab(pc_next_1_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_3_.operation_mode="normal";
defparam pc_next_iv_a_3_.output_mode="comb_only";
defparam pc_next_iv_a_3_.lut_mask="0777";
defparam pc_next_iv_a_3_.synch_mode="off";
defparam pc_next_iv_a_3_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_4_ (
	.combout(pc_next_iv_a_1),
	.dataa(r32_o_4),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_4_.operation_mode="normal";
defparam pc_next_iv_a_4_.output_mode="comb_only";
defparam pc_next_iv_a_4_.lut_mask="0777";
defparam pc_next_iv_a_4_.synch_mode="off";
defparam pc_next_iv_a_4_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_5_ (
	.combout(pc_next_iv_a_2),
	.dataa(r32_o_5),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_5_.operation_mode="normal";
defparam pc_next_iv_a_5_.output_mode="comb_only";
defparam pc_next_iv_a_5_.lut_mask="0777";
defparam pc_next_iv_a_5_.synch_mode="off";
defparam pc_next_iv_a_5_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_a_2_ (
	.combout(pc_next_iv_0_a_2),
	.dataa(res_5_0_2),
	.datab(pc_next_1_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_a_2_.operation_mode="normal";
defparam pc_next_iv_0_a_2_.output_mode="comb_only";
defparam pc_next_iv_0_a_2_.lut_mask="0777";
defparam pc_next_iv_0_a_2_.synch_mode="off";
defparam pc_next_iv_0_a_2_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_a_1_ (
	.combout(pc_next_iv_0_a_1),
	.dataa(r32_o_1),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_a_1_.operation_mode="normal";
defparam pc_next_iv_0_a_1_.output_mode="comb_only";
defparam pc_next_iv_0_a_1_.lut_mask="0777";
defparam pc_next_iv_0_a_1_.synch_mode="off";
defparam pc_next_iv_0_a_1_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_a_0_ (
	.combout(pc_next_iv_0_a_0),
	.dataa(r32_o_0),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_a_0_.operation_mode="normal";
defparam pc_next_iv_0_a_0_.output_mode="comb_only";
defparam pc_next_iv_0_a_0_.lut_mask="0777";
defparam pc_next_iv_0_a_0_.synch_mode="off";
defparam pc_next_iv_0_a_0_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_14_ (
	.combout(pc_next_iv_a_11),
	.dataa(r32_o_14),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_14_.operation_mode="normal";
defparam pc_next_iv_a_14_.output_mode="comb_only";
defparam pc_next_iv_a_14_.lut_mask="0777";
defparam pc_next_iv_a_14_.synch_mode="off";
defparam pc_next_iv_a_14_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_17_ (
	.combout(pc_next_iv_a_14),
	.dataa(r32_o_17),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_17_.operation_mode="normal";
defparam pc_next_iv_a_17_.output_mode="comb_only";
defparam pc_next_iv_a_17_.lut_mask="0777";
defparam pc_next_iv_a_17_.synch_mode="off";
defparam pc_next_iv_a_17_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_28_ (
	.combout(pc_next_iv_a_25),
	.dataa(r32_o_28),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_28_.operation_mode="normal";
defparam pc_next_iv_a_28_.output_mode="comb_only";
defparam pc_next_iv_a_28_.lut_mask="0777";
defparam pc_next_iv_a_28_.synch_mode="off";
defparam pc_next_iv_a_28_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_29_ (
	.combout(pc_next_iv_a_26),
	.dataa(r32_o_29),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_29_.operation_mode="normal";
defparam pc_next_iv_a_29_.output_mode="comb_only";
defparam pc_next_iv_a_29_.lut_mask="0777";
defparam pc_next_iv_a_29_.synch_mode="off";
defparam pc_next_iv_a_29_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_30_ (
	.combout(pc_next_iv_a_27),
	.dataa(r32_o_30),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_30_.operation_mode="normal";
defparam pc_next_iv_a_30_.output_mode="comb_only";
defparam pc_next_iv_a_30_.lut_mask="0777";
defparam pc_next_iv_a_30_.synch_mode="off";
defparam pc_next_iv_a_30_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_a_31_ (
	.combout(pc_next_iv_a_28),
	.dataa(r32_o_31),
	.datab(pc_next_0_sqmuxa_0_a2),
	.datac(pc_next_2_sqmuxa_0_a2),
	.datad(dout_iv_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_a_31_.operation_mode="normal";
defparam pc_next_iv_a_31_.output_mode="comb_only";
defparam pc_next_iv_a_31_.lut_mask="0777";
defparam pc_next_iv_a_31_.synch_mode="off";
defparam pc_next_iv_a_31_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_12_ (
	.combout(pc_next_iv_0_9),
	.dataa(irq_addr_o_12),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_12),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_12_.operation_mode="normal";
defparam pc_next_iv_0_12_.output_mode="comb_only";
defparam pc_next_iv_0_12_.lut_mask="f888";
defparam pc_next_iv_0_12_.synch_mode="off";
defparam pc_next_iv_0_12_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_27_ (
	.combout(pc_next_iv_0_24),
	.dataa(irq_addr_o_27),
	.datab(res_5_0_27),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_27_.operation_mode="normal";
defparam pc_next_iv_0_27_.output_mode="comb_only";
defparam pc_next_iv_0_27_.lut_mask="eca0";
defparam pc_next_iv_0_27_.synch_mode="off";
defparam pc_next_iv_0_27_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_11_ (
	.combout(pc_next_iv_0_8),
	.dataa(irq_addr_o_11),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_11),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_11_.operation_mode="normal";
defparam pc_next_iv_0_11_.output_mode="comb_only";
defparam pc_next_iv_0_11_.lut_mask="f888";
defparam pc_next_iv_0_11_.synch_mode="off";
defparam pc_next_iv_0_11_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_26_ (
	.combout(pc_next_iv_0_23),
	.dataa(irq_addr_o_26),
	.datab(res_5_0_26),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_26_.operation_mode="normal";
defparam pc_next_iv_0_26_.output_mode="comb_only";
defparam pc_next_iv_0_26_.lut_mask="eca0";
defparam pc_next_iv_0_26_.synch_mode="off";
defparam pc_next_iv_0_26_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_10_ (
	.combout(pc_next_iv_0_7),
	.dataa(irq_addr_o_10),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_10),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_10_.operation_mode="normal";
defparam pc_next_iv_0_10_.output_mode="comb_only";
defparam pc_next_iv_0_10_.lut_mask="f888";
defparam pc_next_iv_0_10_.synch_mode="off";
defparam pc_next_iv_0_10_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_25_ (
	.combout(pc_next_iv_0_22),
	.dataa(irq_addr_o_25),
	.datab(res_5_0_25),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_25_.operation_mode="normal";
defparam pc_next_iv_0_25_.output_mode="comb_only";
defparam pc_next_iv_0_25_.lut_mask="eca0";
defparam pc_next_iv_0_25_.synch_mode="off";
defparam pc_next_iv_0_25_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_9_ (
	.combout(pc_next_iv_0_6),
	.dataa(irq_addr_o_9),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_9),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_9_.operation_mode="normal";
defparam pc_next_iv_0_9_.output_mode="comb_only";
defparam pc_next_iv_0_9_.lut_mask="f888";
defparam pc_next_iv_0_9_.synch_mode="off";
defparam pc_next_iv_0_9_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_24_ (
	.combout(pc_next_iv_0_21),
	.dataa(irq_addr_o_24),
	.datab(res_5_0_24),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_24_.operation_mode="normal";
defparam pc_next_iv_0_24_.output_mode="comb_only";
defparam pc_next_iv_0_24_.lut_mask="eca0";
defparam pc_next_iv_0_24_.synch_mode="off";
defparam pc_next_iv_0_24_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_8_ (
	.combout(pc_next_iv_0_5),
	.dataa(irq_addr_o_8),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_8),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_8_.operation_mode="normal";
defparam pc_next_iv_0_8_.output_mode="comb_only";
defparam pc_next_iv_0_8_.lut_mask="f888";
defparam pc_next_iv_0_8_.synch_mode="off";
defparam pc_next_iv_0_8_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_23_ (
	.combout(pc_next_iv_0_20),
	.dataa(irq_addr_o_23),
	.datab(res_5_0_23),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_23_.operation_mode="normal";
defparam pc_next_iv_0_23_.output_mode="comb_only";
defparam pc_next_iv_0_23_.lut_mask="eca0";
defparam pc_next_iv_0_23_.synch_mode="off";
defparam pc_next_iv_0_23_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_7_ (
	.combout(pc_next_iv_0_4),
	.dataa(irq_addr_o_7),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_7),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_7_.operation_mode="normal";
defparam pc_next_iv_0_7_.output_mode="comb_only";
defparam pc_next_iv_0_7_.lut_mask="f888";
defparam pc_next_iv_0_7_.synch_mode="off";
defparam pc_next_iv_0_7_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_22_ (
	.combout(pc_next_iv_0_19),
	.dataa(irq_addr_o_22),
	.datab(res_5_0_22),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_22_.operation_mode="normal";
defparam pc_next_iv_0_22_.output_mode="comb_only";
defparam pc_next_iv_0_22_.lut_mask="eca0";
defparam pc_next_iv_0_22_.synch_mode="off";
defparam pc_next_iv_0_22_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_6_ (
	.combout(pc_next_iv_0_3),
	.dataa(irq_addr_o_6),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_6),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_6_.operation_mode="normal";
defparam pc_next_iv_0_6_.output_mode="comb_only";
defparam pc_next_iv_0_6_.lut_mask="f888";
defparam pc_next_iv_0_6_.synch_mode="off";
defparam pc_next_iv_0_6_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_21_ (
	.combout(pc_next_iv_0_18),
	.dataa(irq_addr_o_21),
	.datab(res_5_0_21),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_21_.operation_mode="normal";
defparam pc_next_iv_0_21_.output_mode="comb_only";
defparam pc_next_iv_0_21_.lut_mask="eca0";
defparam pc_next_iv_0_21_.synch_mode="off";
defparam pc_next_iv_0_21_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_5_ (
	.combout(pc_next_iv_0_2),
	.dataa(irq_addr_o_5),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_5),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_5_.operation_mode="normal";
defparam pc_next_iv_0_5_.output_mode="comb_only";
defparam pc_next_iv_0_5_.lut_mask="f888";
defparam pc_next_iv_0_5_.synch_mode="off";
defparam pc_next_iv_0_5_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_20_ (
	.combout(pc_next_iv_0_17),
	.dataa(irq_addr_o_20),
	.datab(res_5_0_20),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_20_.operation_mode="normal";
defparam pc_next_iv_0_20_.output_mode="comb_only";
defparam pc_next_iv_0_20_.lut_mask="eca0";
defparam pc_next_iv_0_20_.synch_mode="off";
defparam pc_next_iv_0_20_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_4_ (
	.combout(pc_next_iv_0_1),
	.dataa(irq_addr_o_4),
	.datab(res_5_0_4),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_4_.operation_mode="normal";
defparam pc_next_iv_0_4_.output_mode="comb_only";
defparam pc_next_iv_0_4_.lut_mask="eca0";
defparam pc_next_iv_0_4_.synch_mode="off";
defparam pc_next_iv_0_4_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_19_ (
	.combout(pc_next_iv_0_16),
	.dataa(irq_addr_o_19),
	.datab(res_5_0_19),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_19_.operation_mode="normal";
defparam pc_next_iv_0_19_.output_mode="comb_only";
defparam pc_next_iv_0_19_.lut_mask="eca0";
defparam pc_next_iv_0_19_.synch_mode="off";
defparam pc_next_iv_0_19_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_18_ (
	.combout(pc_next_iv_0_15),
	.dataa(irq_addr_o_18),
	.datab(res_5_0_18),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_18_.operation_mode="normal";
defparam pc_next_iv_0_18_.output_mode="comb_only";
defparam pc_next_iv_0_18_.lut_mask="eca0";
defparam pc_next_iv_0_18_.synch_mode="off";
defparam pc_next_iv_0_18_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_16_ (
	.combout(pc_next_iv_0_13),
	.dataa(irq_addr_o_16),
	.datab(res_5_0_16),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_16_.operation_mode="normal";
defparam pc_next_iv_0_16_.output_mode="comb_only";
defparam pc_next_iv_0_16_.lut_mask="eca0";
defparam pc_next_iv_0_16_.synch_mode="off";
defparam pc_next_iv_0_16_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_15_ (
	.combout(pc_next_iv_0_12),
	.dataa(irq_addr_o_15),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_15),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_15_.operation_mode="normal";
defparam pc_next_iv_0_15_.output_mode="comb_only";
defparam pc_next_iv_0_15_.lut_mask="f888";
defparam pc_next_iv_0_15_.synch_mode="off";
defparam pc_next_iv_0_15_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_14_ (
	.combout(pc_next_iv_0_11),
	.dataa(irq_addr_o_14),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_14),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_14_.operation_mode="normal";
defparam pc_next_iv_0_14_.output_mode="comb_only";
defparam pc_next_iv_0_14_.lut_mask="f888";
defparam pc_next_iv_0_14_.synch_mode="off";
defparam pc_next_iv_0_14_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_13_ (
	.combout(pc_next_iv_0_10),
	.dataa(irq_addr_o_13),
	.datab(pc_next38_0_a2),
	.datac(res_5_0_13),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_13_.operation_mode="normal";
defparam pc_next_iv_0_13_.output_mode="comb_only";
defparam pc_next_iv_0_13_.lut_mask="f888";
defparam pc_next_iv_0_13_.synch_mode="off";
defparam pc_next_iv_0_13_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_0_1_ (
	.combout(pc_next_iv_0_0_1),
	.dataa(irq_addr_o_1),
	.datab(res_5_0_1),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_0_1_.operation_mode="normal";
defparam pc_next_iv_0_0_1_.output_mode="comb_only";
defparam pc_next_iv_0_0_1_.lut_mask="eca0";
defparam pc_next_iv_0_0_1_.synch_mode="off";
defparam pc_next_iv_0_0_1_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_0_0_ (
	.combout(pc_next_iv_0_0_0),
	.dataa(irq_addr_o_0),
	.datab(res_5_0_0),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_0_0_.operation_mode="normal";
defparam pc_next_iv_0_0_0_.output_mode="comb_only";
defparam pc_next_iv_0_0_0_.lut_mask="eca0";
defparam pc_next_iv_0_0_0_.synch_mode="off";
defparam pc_next_iv_0_0_0_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_3_sqmuxa_0_a2_0_cZ (
	.combout(pc_next_3_sqmuxa_0_a2_0),
	.dataa(VCC),
	.datab(pc_gen_ctl_o_0),
	.datac(pc_gen_ctl_o_2),
	.datad(pc_next_1_sqmuxa_0_a4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_3_sqmuxa_0_a2_0_cZ.operation_mode="normal";
defparam pc_next_3_sqmuxa_0_a2_0_cZ.output_mode="comb_only";
defparam pc_next_3_sqmuxa_0_a2_0_cZ.lut_mask="3000";
defparam pc_next_3_sqmuxa_0_a2_0_cZ.synch_mode="off";
defparam pc_next_3_sqmuxa_0_a2_0_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_2_sqmuxa_0_a2_cZ (
	.combout(pc_next_2_sqmuxa_0_a2),
	.dataa(pc_gen_ctl_o_1),
	.datab(pc_gen_ctl_o_2),
	.datac(pc_gen_ctl_o_0),
	.datad(pc_next_1_sqmuxa_0_a4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_2_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam pc_next_2_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam pc_next_2_sqmuxa_0_a2_cZ.lut_mask="0200";
defparam pc_next_2_sqmuxa_0_a2_cZ.synch_mode="off";
defparam pc_next_2_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_0_sqmuxa_0_a2_cZ (
	.combout(pc_next_0_sqmuxa_0_a2),
	.dataa(pc_gen_ctl_o_1),
	.datab(pc_gen_ctl_o_2),
	.datac(pc_gen_ctl_o_0),
	.datad(pc_next_1_sqmuxa_0_a4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_0_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam pc_next_0_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam pc_next_0_sqmuxa_0_a2_cZ.lut_mask="0800";
defparam pc_next_0_sqmuxa_0_a2_cZ.synch_mode="off";
defparam pc_next_0_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_3_ (
	.combout(un1_pc_prectl_1_0_a5[3]),
	.dataa(r32_o_3),
	.datab(res_5_0_a_0),
	.datac(res_5_0_0_0),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_3_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_3_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_3_.lut_mask="f800";
defparam un1_pc_prectl_1_0_a5_3_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_3_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_i_m2_2_ (
	.combout(un1_pc_prectl_1_i_m2[2]),
	.dataa(CurrState_2),
	.datab(CurrState_ns_0_i_o2_0),
	.datac(res_5_0_2),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_i_m2_2_.operation_mode="normal";
defparam un1_pc_prectl_1_i_m2_2_.output_mode="comb_only";
defparam un1_pc_prectl_1_i_m2_2_.lut_mask="f0ee";
defparam un1_pc_prectl_1_i_m2_2_.synch_mode="off";
defparam un1_pc_prectl_1_i_m2_2_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_next37_0_cZ (
	.combout(un1_pc_next37_0),
	.dataa(CurrState_0),
	.datab(CurrState_1),
	.datac(un1_pc_next37_0_a2_0_1),
	.datad(un1_pc_next37_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_next37_0_cZ.operation_mode="normal";
defparam un1_pc_next37_0_cZ.output_mode="comb_only";
defparam un1_pc_next37_0_cZ.lut_mask="ffe0";
defparam un1_pc_next37_0_cZ.synch_mode="off";
defparam un1_pc_next37_0_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_17_ (
	.combout(pc_next_iv_0_14),
	.dataa(irq_addr_o_17),
	.datab(res_5_0_17),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_17_.operation_mode="normal";
defparam pc_next_iv_0_17_.output_mode="comb_only";
defparam pc_next_iv_0_17_.lut_mask="eca0";
defparam pc_next_iv_0_17_.synch_mode="off";
defparam pc_next_iv_0_17_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_1_sqmuxa_0_a2_cZ (
	.combout(pc_next_1_sqmuxa_0_a2),
	.dataa(pc_gen_ctl_o_2),
	.datab(pc_gen_ctl_o_0),
	.datac(pc_gen_ctl_o_1),
	.datad(pc_next_1_sqmuxa_0_a4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_1_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam pc_next_1_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam pc_next_1_sqmuxa_0_a2_cZ.lut_mask="0400";
defparam pc_next_1_sqmuxa_0_a2_cZ.synch_mode="off";
defparam pc_next_1_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_0_ (
	.combout(un1_pc_prectl_1_0_a5[0]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_0),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_0_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_0_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_0_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_0_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_0_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_1_ (
	.combout(un1_pc_prectl_1_0_a5[1]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_1),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_1_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_1_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_1_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_1_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_1_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_4_ (
	.combout(un1_pc_prectl_1_0_a5[4]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_4),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_4_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_4_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_4_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_4_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_4_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_5_ (
	.combout(un1_pc_prectl_1_0_a5[5]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_5),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_5_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_5_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_5_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_5_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_5_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_6_ (
	.combout(un1_pc_prectl_1_0_a5[6]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_6),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_6_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_6_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_6_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_6_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_6_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_7_ (
	.combout(un1_pc_prectl_1_0_a5[7]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_7),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_7_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_7_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_7_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_7_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_7_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_8_ (
	.combout(un1_pc_prectl_1_0_a5[8]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_8),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_8_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_8_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_8_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_8_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_8_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_9_ (
	.combout(un1_pc_prectl_1_0_a5[9]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_9),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_9_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_9_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_9_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_9_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_9_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_10_ (
	.combout(un1_pc_prectl_1_0_a5[10]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_10),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_10_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_10_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_10_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_10_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_10_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_11_ (
	.combout(un1_pc_prectl_1_0_a5[11]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_11),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_11_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_11_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_11_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_11_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_11_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_12_ (
	.combout(un1_pc_prectl_1_0_a5[12]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_12),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_12_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_12_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_12_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_12_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_12_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_13_ (
	.combout(un1_pc_prectl_1_0_a5[13]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_13),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_13_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_13_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_13_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_13_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_13_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_14_ (
	.combout(un1_pc_prectl_1_0_a5[14]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_14),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_14_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_14_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_14_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_14_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_14_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_15_ (
	.combout(un1_pc_prectl_1_0_a5[15]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_15),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_15_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_15_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_15_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_15_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_15_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_16_ (
	.combout(un1_pc_prectl_1_0_a5[16]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_16),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_16_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_16_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_16_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_16_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_16_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_18_ (
	.combout(un1_pc_prectl_1_0_a5[18]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_18),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_18_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_18_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_18_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_18_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_18_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_19_ (
	.combout(un1_pc_prectl_1_0_a5[19]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_19),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_19_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_19_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_19_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_19_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_19_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_20_ (
	.combout(un1_pc_prectl_1_0_a5[20]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_20),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_20_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_20_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_20_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_20_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_20_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_21_ (
	.combout(un1_pc_prectl_1_0_a5[21]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_21),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_21_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_21_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_21_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_21_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_21_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_22_ (
	.combout(un1_pc_prectl_1_0_a5[22]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_22),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_22_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_22_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_22_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_22_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_22_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_23_ (
	.combout(un1_pc_prectl_1_0_a5[23]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_23),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_23_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_23_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_23_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_23_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_23_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_24_ (
	.combout(un1_pc_prectl_1_0_a5[24]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_24),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_24_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_24_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_24_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_24_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_24_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_25_ (
	.combout(un1_pc_prectl_1_0_a5[25]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_25),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_25_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_25_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_25_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_25_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_25_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_26_ (
	.combout(un1_pc_prectl_1_0_a5[26]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_26),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_26_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_26_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_26_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_26_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_26_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_27_ (
	.combout(un1_pc_prectl_1_0_a5[27]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_27),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_27_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_27_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_27_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_27_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_27_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_next37_0_a2_cZ (
	.combout(un1_pc_next37_0_a2),
	.dataa(pc_gen_ctl_o_2),
	.datab(pc_gen_ctl_o_0),
	.datac(pc_gen_ctl_o_1),
	.datad(pc_next_1_sqmuxa_0_a4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_next37_0_a2_cZ.operation_mode="normal";
defparam un1_pc_next37_0_a2_cZ.output_mode="comb_only";
defparam un1_pc_next37_0_a2_cZ.lut_mask="cb00";
defparam un1_pc_next37_0_a2_cZ.synch_mode="off";
defparam un1_pc_next37_0_a2_cZ.sum_lutc_input="datac";
// @7:87
  cyclone_lcell pc_next38_0_a2_cZ (
	.combout(pc_next38_0_a2),
	.dataa(CurrState_4),
	.datab(CurrState_3),
	.datac(CurrState_1),
	.datad(pc_next38_0_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next38_0_a2_cZ.operation_mode="normal";
defparam pc_next38_0_a2_cZ.output_mode="comb_only";
defparam pc_next38_0_a2_cZ.lut_mask="0400";
defparam pc_next38_0_a2_cZ.synch_mode="off";
defparam pc_next38_0_a2_cZ.sum_lutc_input="datac";
// @7:87
  cyclone_lcell pc_next38_0_a2_a_cZ (
	.combout(pc_next38_0_a2_a),
	.dataa(CurrState_0),
	.datab(CurrState_6),
	.datac(CurrState_i_0),
	.datad(CurrState_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next38_0_a2_a_cZ.operation_mode="normal";
defparam pc_next38_0_a2_a_cZ.output_mode="comb_only";
defparam pc_next38_0_a2_a_cZ.lut_mask="0010";
defparam pc_next38_0_a2_a_cZ.synch_mode="off";
defparam pc_next38_0_a2_a_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_1_sqmuxa_0_a4_cZ (
	.combout(pc_next_1_sqmuxa_0_a4),
	.dataa(CurrState_4),
	.datab(CurrState_3),
	.datac(CurrState_1),
	.datad(pc_next_1_sqmuxa_0_a4_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_1_sqmuxa_0_a4_cZ.operation_mode="normal";
defparam pc_next_1_sqmuxa_0_a4_cZ.output_mode="comb_only";
defparam pc_next_1_sqmuxa_0_a4_cZ.lut_mask="0100";
defparam pc_next_1_sqmuxa_0_a4_cZ.synch_mode="off";
defparam pc_next_1_sqmuxa_0_a4_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_1_sqmuxa_0_a4_a_cZ (
	.combout(pc_next_1_sqmuxa_0_a4_a),
	.dataa(CurrState_0),
	.datab(CurrState_6),
	.datac(CurrState_2),
	.datad(CurrState_i_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_1_sqmuxa_0_a4_a_cZ.operation_mode="normal";
defparam pc_next_1_sqmuxa_0_a4_a_cZ.output_mode="comb_only";
defparam pc_next_1_sqmuxa_0_a4_a_cZ.lut_mask="5455";
defparam pc_next_1_sqmuxa_0_a4_a_cZ.synch_mode="off";
defparam pc_next_1_sqmuxa_0_a4_a_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_17_ (
	.combout(un1_pc_prectl_1_0_a5[17]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_17),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_17_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_17_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_17_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_17_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_17_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_28_ (
	.combout(un1_pc_prectl_1_0_a5[28]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_28),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_28_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_28_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_28_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_28_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_28_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_29_ (
	.combout(un1_pc_prectl_1_0_a5[29]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_29),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_29_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_29_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_29_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_29_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_29_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_30_ (
	.combout(un1_pc_prectl_1_0_a5[30]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_30),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_30_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_30_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_30_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_30_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_30_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_prectl_1_0_a5_31_ (
	.combout(un1_pc_prectl_1_0_a5[31]),
	.dataa(VCC),
	.datab(VCC),
	.datac(res_5_0_31),
	.datad(pc_next_3_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_prectl_1_0_a5_31_.operation_mode="normal";
defparam un1_pc_prectl_1_0_a5_31_.output_mode="comb_only";
defparam un1_pc_prectl_1_0_a5_31_.lut_mask="f000";
defparam un1_pc_prectl_1_0_a5_31_.synch_mode="off";
defparam un1_pc_prectl_1_0_a5_31_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_next37_0_a2_0_1_cZ (
	.combout(un1_pc_next37_0_a2_0_1),
	.dataa(CurrState_3),
	.datab(CurrState_4),
	.datac(CurrState_2),
	.datad(CurrState_ns_0_i_o2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_next37_0_a2_0_1_cZ.operation_mode="normal";
defparam un1_pc_next37_0_a2_0_1_cZ.output_mode="comb_only";
defparam un1_pc_next37_0_a2_0_1_cZ.lut_mask="0001";
defparam un1_pc_next37_0_a2_0_1_cZ.synch_mode="off";
defparam un1_pc_next37_0_a2_0_1_cZ.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_31_ (
	.combout(pc_next_iv_0_28),
	.dataa(irq_addr_o_31),
	.datab(r32_o_0_31),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_31_.operation_mode="normal";
defparam pc_next_iv_0_31_.output_mode="comb_only";
defparam pc_next_iv_0_31_.lut_mask="eca0";
defparam pc_next_iv_0_31_.synch_mode="off";
defparam pc_next_iv_0_31_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_30_ (
	.combout(pc_next_iv_0_27),
	.dataa(irq_addr_o_30),
	.datab(r32_o_0_30),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_30_.operation_mode="normal";
defparam pc_next_iv_0_30_.output_mode="comb_only";
defparam pc_next_iv_0_30_.lut_mask="eca0";
defparam pc_next_iv_0_30_.synch_mode="off";
defparam pc_next_iv_0_30_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_29_ (
	.combout(pc_next_iv_0_26),
	.dataa(irq_addr_o_29),
	.datab(r32_o_0_29),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_29_.operation_mode="normal";
defparam pc_next_iv_0_29_.output_mode="comb_only";
defparam pc_next_iv_0_29_.lut_mask="eca0";
defparam pc_next_iv_0_29_.synch_mode="off";
defparam pc_next_iv_0_29_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_28_ (
	.combout(pc_next_iv_0_25),
	.dataa(irq_addr_o_28),
	.datab(r32_o_0_28),
	.datac(pc_next38_0_a2),
	.datad(pc_next_1_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_28_.operation_mode="normal";
defparam pc_next_iv_0_28_.output_mode="comb_only";
defparam pc_next_iv_0_28_.lut_mask="eca0";
defparam pc_next_iv_0_28_.synch_mode="off";
defparam pc_next_iv_0_28_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_3_ (
	.combout(pc_next_iv_0_0),
	.dataa(irq_addr_o_3),
	.datab(r32_o_0_3),
	.datac(pc_next38_0_a2),
	.datad(pc_next_0_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_3_.operation_mode="normal";
defparam pc_next_iv_0_3_.output_mode="comb_only";
defparam pc_next_iv_0_3_.lut_mask="eca0";
defparam pc_next_iv_0_3_.synch_mode="off";
defparam pc_next_iv_0_3_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell pc_next_iv_0_0_2_ (
	.combout(pc_next_iv_0_0_2),
	.dataa(r32_o_2),
	.datab(irq_addr_o_2),
	.datac(pc_next38_0_a2),
	.datad(pc_next_0_sqmuxa_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_next_iv_0_0_2_.operation_mode="normal";
defparam pc_next_iv_0_0_2_.output_mode="comb_only";
defparam pc_next_iv_0_0_2_.lut_mask="eac0";
defparam pc_next_iv_0_0_2_.synch_mode="off";
defparam pc_next_iv_0_0_2_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell un1_pc_add31_cZ (
	.combout(un1_pc_add31),
	.dataa(r32_o_0_31),
	.datab(un1_pc_prectl_1_0_a5[31]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add31_cZ.cin_used="true";
defparam un1_pc_add31_cZ.operation_mode="normal";
defparam un1_pc_add31_cZ.output_mode="comb_only";
defparam un1_pc_add31_cZ.lut_mask="9696";
defparam un1_pc_add31_cZ.synch_mode="off";
defparam un1_pc_add31_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add30_cZ (
	.combout(un1_pc_add30),
	.cout(un1_pc_carry_30),
	.dataa(r32_o_0_30),
	.datab(un1_pc_prectl_1_0_a5[30]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add30_cZ.cin_used="true";
defparam un1_pc_add30_cZ.operation_mode="arithmetic";
defparam un1_pc_add30_cZ.output_mode="comb_only";
defparam un1_pc_add30_cZ.lut_mask="96e8";
defparam un1_pc_add30_cZ.synch_mode="off";
defparam un1_pc_add30_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add29_cZ (
	.combout(un1_pc_add29),
	.cout(un1_pc_carry_29),
	.dataa(r32_o_0_29),
	.datab(un1_pc_prectl_1_0_a5[29]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add29_cZ.cin_used="true";
defparam un1_pc_add29_cZ.operation_mode="arithmetic";
defparam un1_pc_add29_cZ.output_mode="comb_only";
defparam un1_pc_add29_cZ.lut_mask="96e8";
defparam un1_pc_add29_cZ.synch_mode="off";
defparam un1_pc_add29_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add28_cZ (
	.combout(un1_pc_add28),
	.cout(un1_pc_carry_28),
	.dataa(r32_o_0_28),
	.datab(un1_pc_prectl_1_0_a5[28]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add28_cZ.cin_used="true";
defparam un1_pc_add28_cZ.operation_mode="arithmetic";
defparam un1_pc_add28_cZ.output_mode="comb_only";
defparam un1_pc_add28_cZ.lut_mask="96e8";
defparam un1_pc_add28_cZ.synch_mode="off";
defparam un1_pc_add28_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add27_cZ (
	.combout(un1_pc_add27),
	.cout(un1_pc_carry_27),
	.dataa(r32_o_0_27),
	.datab(un1_pc_prectl_1_0_a5[27]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add27_cZ.cin_used="true";
defparam un1_pc_add27_cZ.operation_mode="arithmetic";
defparam un1_pc_add27_cZ.output_mode="comb_only";
defparam un1_pc_add27_cZ.lut_mask="96e8";
defparam un1_pc_add27_cZ.synch_mode="off";
defparam un1_pc_add27_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add26_cZ (
	.combout(un1_pc_add26),
	.cout(un1_pc_carry_26),
	.dataa(r32_o_0_26),
	.datab(un1_pc_prectl_1_0_a5[26]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add26_cZ.cin_used="true";
defparam un1_pc_add26_cZ.operation_mode="arithmetic";
defparam un1_pc_add26_cZ.output_mode="comb_only";
defparam un1_pc_add26_cZ.lut_mask="96e8";
defparam un1_pc_add26_cZ.synch_mode="off";
defparam un1_pc_add26_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add25_cZ (
	.combout(un1_pc_add25),
	.cout(un1_pc_carry_25),
	.dataa(r32_o_0_25),
	.datab(un1_pc_prectl_1_0_a5[25]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add25_cZ.cin_used="true";
defparam un1_pc_add25_cZ.operation_mode="arithmetic";
defparam un1_pc_add25_cZ.output_mode="comb_only";
defparam un1_pc_add25_cZ.lut_mask="96e8";
defparam un1_pc_add25_cZ.synch_mode="off";
defparam un1_pc_add25_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add24_cZ (
	.combout(un1_pc_add24),
	.cout(un1_pc_carry_24),
	.dataa(r32_o_0_24),
	.datab(un1_pc_prectl_1_0_a5[24]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add24_cZ.cin_used="true";
defparam un1_pc_add24_cZ.operation_mode="arithmetic";
defparam un1_pc_add24_cZ.output_mode="comb_only";
defparam un1_pc_add24_cZ.lut_mask="96e8";
defparam un1_pc_add24_cZ.synch_mode="off";
defparam un1_pc_add24_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add23_cZ (
	.combout(un1_pc_add23),
	.cout(un1_pc_carry_23),
	.dataa(r32_o_0_23),
	.datab(un1_pc_prectl_1_0_a5[23]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add23_cZ.cin_used="true";
defparam un1_pc_add23_cZ.operation_mode="arithmetic";
defparam un1_pc_add23_cZ.output_mode="comb_only";
defparam un1_pc_add23_cZ.lut_mask="96e8";
defparam un1_pc_add23_cZ.synch_mode="off";
defparam un1_pc_add23_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add22_cZ (
	.combout(un1_pc_add22),
	.cout(un1_pc_carry_22),
	.dataa(r32_o_0_22),
	.datab(un1_pc_prectl_1_0_a5[22]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add22_cZ.cin_used="true";
defparam un1_pc_add22_cZ.operation_mode="arithmetic";
defparam un1_pc_add22_cZ.output_mode="comb_only";
defparam un1_pc_add22_cZ.lut_mask="96e8";
defparam un1_pc_add22_cZ.synch_mode="off";
defparam un1_pc_add22_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add21_cZ (
	.combout(un1_pc_add21),
	.cout(un1_pc_carry_21),
	.dataa(r32_o_0_21),
	.datab(un1_pc_prectl_1_0_a5[21]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add21_cZ.cin_used="true";
defparam un1_pc_add21_cZ.operation_mode="arithmetic";
defparam un1_pc_add21_cZ.output_mode="comb_only";
defparam un1_pc_add21_cZ.lut_mask="96e8";
defparam un1_pc_add21_cZ.synch_mode="off";
defparam un1_pc_add21_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add20_cZ (
	.combout(un1_pc_add20),
	.cout(un1_pc_carry_20),
	.dataa(r32_o_0_20),
	.datab(un1_pc_prectl_1_0_a5[20]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add20_cZ.cin_used="true";
defparam un1_pc_add20_cZ.operation_mode="arithmetic";
defparam un1_pc_add20_cZ.output_mode="comb_only";
defparam un1_pc_add20_cZ.lut_mask="96e8";
defparam un1_pc_add20_cZ.synch_mode="off";
defparam un1_pc_add20_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add19_cZ (
	.combout(un1_pc_add19),
	.cout(un1_pc_carry_19),
	.dataa(r32_o_0_19),
	.datab(un1_pc_prectl_1_0_a5[19]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add19_cZ.cin_used="true";
defparam un1_pc_add19_cZ.operation_mode="arithmetic";
defparam un1_pc_add19_cZ.output_mode="comb_only";
defparam un1_pc_add19_cZ.lut_mask="96e8";
defparam un1_pc_add19_cZ.synch_mode="off";
defparam un1_pc_add19_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add18_cZ (
	.combout(un1_pc_add18),
	.cout(un1_pc_carry_18),
	.dataa(r32_o_0_18),
	.datab(un1_pc_prectl_1_0_a5[18]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add18_cZ.cin_used="true";
defparam un1_pc_add18_cZ.operation_mode="arithmetic";
defparam un1_pc_add18_cZ.output_mode="comb_only";
defparam un1_pc_add18_cZ.lut_mask="96e8";
defparam un1_pc_add18_cZ.synch_mode="off";
defparam un1_pc_add18_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add17_cZ (
	.combout(un1_pc_add17),
	.cout(un1_pc_carry_17),
	.dataa(r32_o_0_17),
	.datab(un1_pc_prectl_1_0_a5[17]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add17_cZ.cin_used="true";
defparam un1_pc_add17_cZ.operation_mode="arithmetic";
defparam un1_pc_add17_cZ.output_mode="comb_only";
defparam un1_pc_add17_cZ.lut_mask="96e8";
defparam un1_pc_add17_cZ.synch_mode="off";
defparam un1_pc_add17_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add16_cZ (
	.combout(un1_pc_add16),
	.cout(un1_pc_carry_16),
	.dataa(r32_o_0_16),
	.datab(un1_pc_prectl_1_0_a5[16]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add16_cZ.cin_used="true";
defparam un1_pc_add16_cZ.operation_mode="arithmetic";
defparam un1_pc_add16_cZ.output_mode="comb_only";
defparam un1_pc_add16_cZ.lut_mask="96e8";
defparam un1_pc_add16_cZ.synch_mode="off";
defparam un1_pc_add16_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add15_cZ (
	.combout(un1_pc_add15),
	.cout(un1_pc_carry_15),
	.dataa(r32_o_0_15),
	.datab(un1_pc_prectl_1_0_a5[15]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add15_cZ.cin_used="true";
defparam un1_pc_add15_cZ.operation_mode="arithmetic";
defparam un1_pc_add15_cZ.output_mode="comb_only";
defparam un1_pc_add15_cZ.lut_mask="96e8";
defparam un1_pc_add15_cZ.synch_mode="off";
defparam un1_pc_add15_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add14_cZ (
	.combout(un1_pc_add14),
	.cout(un1_pc_carry_14),
	.dataa(r32_o_0_14),
	.datab(un1_pc_prectl_1_0_a5[14]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add14_cZ.cin_used="true";
defparam un1_pc_add14_cZ.operation_mode="arithmetic";
defparam un1_pc_add14_cZ.output_mode="comb_only";
defparam un1_pc_add14_cZ.lut_mask="96e8";
defparam un1_pc_add14_cZ.synch_mode="off";
defparam un1_pc_add14_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add13_cZ (
	.combout(un1_pc_add13),
	.cout(un1_pc_carry_13),
	.dataa(r32_o_0_13),
	.datab(un1_pc_prectl_1_0_a5[13]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add13_cZ.cin_used="true";
defparam un1_pc_add13_cZ.operation_mode="arithmetic";
defparam un1_pc_add13_cZ.output_mode="comb_only";
defparam un1_pc_add13_cZ.lut_mask="96e8";
defparam un1_pc_add13_cZ.synch_mode="off";
defparam un1_pc_add13_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add12_cZ (
	.combout(un1_pc_add12),
	.cout(un1_pc_carry_12),
	.dataa(r32_o_0_12),
	.datab(un1_pc_prectl_1_0_a5[12]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add12_cZ.cin_used="true";
defparam un1_pc_add12_cZ.operation_mode="arithmetic";
defparam un1_pc_add12_cZ.output_mode="comb_only";
defparam un1_pc_add12_cZ.lut_mask="96e8";
defparam un1_pc_add12_cZ.synch_mode="off";
defparam un1_pc_add12_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add11_cZ (
	.combout(un1_pc_add11),
	.cout(un1_pc_carry_11),
	.dataa(r32_o_0_11),
	.datab(un1_pc_prectl_1_0_a5[11]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add11_cZ.cin_used="true";
defparam un1_pc_add11_cZ.operation_mode="arithmetic";
defparam un1_pc_add11_cZ.output_mode="comb_only";
defparam un1_pc_add11_cZ.lut_mask="96e8";
defparam un1_pc_add11_cZ.synch_mode="off";
defparam un1_pc_add11_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add10_cZ (
	.combout(un1_pc_add10),
	.cout(un1_pc_carry_10),
	.dataa(r32_o_0_10),
	.datab(un1_pc_prectl_1_0_a5[10]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add10_cZ.cin_used="true";
defparam un1_pc_add10_cZ.operation_mode="arithmetic";
defparam un1_pc_add10_cZ.output_mode="comb_only";
defparam un1_pc_add10_cZ.lut_mask="96e8";
defparam un1_pc_add10_cZ.synch_mode="off";
defparam un1_pc_add10_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add9_cZ (
	.combout(un1_pc_add9),
	.cout(un1_pc_carry_9),
	.dataa(r32_o_0_9),
	.datab(un1_pc_prectl_1_0_a5[9]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add9_cZ.cin_used="true";
defparam un1_pc_add9_cZ.operation_mode="arithmetic";
defparam un1_pc_add9_cZ.output_mode="comb_only";
defparam un1_pc_add9_cZ.lut_mask="96e8";
defparam un1_pc_add9_cZ.synch_mode="off";
defparam un1_pc_add9_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add8_cZ (
	.combout(un1_pc_add8),
	.cout(un1_pc_carry_8),
	.dataa(r32_o_0_8),
	.datab(un1_pc_prectl_1_0_a5[8]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add8_cZ.cin_used="true";
defparam un1_pc_add8_cZ.operation_mode="arithmetic";
defparam un1_pc_add8_cZ.output_mode="comb_only";
defparam un1_pc_add8_cZ.lut_mask="96e8";
defparam un1_pc_add8_cZ.synch_mode="off";
defparam un1_pc_add8_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add7_cZ (
	.combout(un1_pc_add7),
	.cout(un1_pc_carry_7),
	.dataa(r32_o_0_7),
	.datab(un1_pc_prectl_1_0_a5[7]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add7_cZ.cin_used="true";
defparam un1_pc_add7_cZ.operation_mode="arithmetic";
defparam un1_pc_add7_cZ.output_mode="comb_only";
defparam un1_pc_add7_cZ.lut_mask="96e8";
defparam un1_pc_add7_cZ.synch_mode="off";
defparam un1_pc_add7_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add6_cZ (
	.combout(un1_pc_add6),
	.cout(un1_pc_carry_6),
	.dataa(r32_o_0_6),
	.datab(un1_pc_prectl_1_0_a5[6]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add6_cZ.cin_used="true";
defparam un1_pc_add6_cZ.operation_mode="arithmetic";
defparam un1_pc_add6_cZ.output_mode="comb_only";
defparam un1_pc_add6_cZ.lut_mask="96e8";
defparam un1_pc_add6_cZ.synch_mode="off";
defparam un1_pc_add6_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add5_cZ (
	.combout(un1_pc_add5),
	.cout(un1_pc_carry_5),
	.dataa(r32_o_0_5),
	.datab(un1_pc_prectl_1_0_a5[5]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add5_cZ.cin_used="true";
defparam un1_pc_add5_cZ.operation_mode="arithmetic";
defparam un1_pc_add5_cZ.output_mode="comb_only";
defparam un1_pc_add5_cZ.lut_mask="96e8";
defparam un1_pc_add5_cZ.synch_mode="off";
defparam un1_pc_add5_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add4_cZ (
	.combout(un1_pc_add4),
	.cout(un1_pc_carry_4),
	.dataa(r32_o_0_4),
	.datab(un1_pc_prectl_1_0_a5[4]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add4_cZ.cin_used="true";
defparam un1_pc_add4_cZ.operation_mode="arithmetic";
defparam un1_pc_add4_cZ.output_mode="comb_only";
defparam un1_pc_add4_cZ.lut_mask="96e8";
defparam un1_pc_add4_cZ.synch_mode="off";
defparam un1_pc_add4_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add3_cZ (
	.combout(un1_pc_add3),
	.cout(un1_pc_carry_3),
	.dataa(r32_o_1_0),
	.datab(un1_pc_prectl_1_0_a5[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add3_cZ.cin_used="true";
defparam un1_pc_add3_cZ.operation_mode="arithmetic";
defparam un1_pc_add3_cZ.output_mode="comb_only";
defparam un1_pc_add3_cZ.lut_mask="96e8";
defparam un1_pc_add3_cZ.synch_mode="off";
defparam un1_pc_add3_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add2_cZ (
	.combout(un1_pc_add2),
	.cout(un1_pc_carry_2),
	.dataa(r32_o_0_2),
	.datab(un1_pc_prectl_1_i_m2[2]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add2_cZ.cin_used="true";
defparam un1_pc_add2_cZ.operation_mode="arithmetic";
defparam un1_pc_add2_cZ.output_mode="comb_only";
defparam un1_pc_add2_cZ.lut_mask="96e8";
defparam un1_pc_add2_cZ.synch_mode="off";
defparam un1_pc_add2_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add1_cZ (
	.combout(un1_pc_add1),
	.cout(un1_pc_carry_1),
	.dataa(r32_o_0_1),
	.datab(un1_pc_prectl_1_0_a5[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_pc_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add1_cZ.cin_used="true";
defparam un1_pc_add1_cZ.operation_mode="arithmetic";
defparam un1_pc_add1_cZ.output_mode="comb_only";
defparam un1_pc_add1_cZ.lut_mask="96e8";
defparam un1_pc_add1_cZ.synch_mode="off";
defparam un1_pc_add1_cZ.sum_lutc_input="cin";
// @7:72
  cyclone_lcell un1_pc_add0_cZ (
	.combout(un1_pc_add0),
	.cout(un1_pc_carry_0),
	.dataa(r32_o_0_0),
	.datab(un1_pc_prectl_1_0_a5[0]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_pc_add0_cZ.operation_mode="arithmetic";
defparam un1_pc_add0_cZ.output_mode="comb_only";
defparam un1_pc_add0_cZ.lut_mask="6688";
defparam un1_pc_add0_cZ.synch_mode="off";
defparam un1_pc_add0_cZ.sum_lutc_input="datac";
endmodule /* pc_gen */

// VQM4.1+ 
module compare (
  dout_iv_0_12,
  dout_iv_0_8,
  dout_iv_0_4,
  dout_iv_0_0,
  dout_iv_0_15,
  dout_iv_0_31,
  dout_iv_0_14,
  dout_iv_0_30,
  dout_iv_0_11,
  dout_iv_0_27,
  dout_iv_0_10,
  dout_iv_0_26,
  dout_iv_0_7,
  dout_iv_0_23,
  dout_iv_0_6,
  dout_iv_0_22,
  dout_iv_0_3,
  dout_iv_0_19,
  dout_iv_0_2,
  dout_iv_0_18,
  dout_iv_0_29,
  dout_iv_0_13,
  dout_iv_0_28,
  dout_iv_0_25,
  dout_iv_0_9,
  dout_iv_0_24,
  dout_iv_0_21,
  dout_iv_0_5,
  dout_iv_0_20,
  dout_iv_0_17,
  dout_iv_0_1,
  dout_iv_0_16,
  dout_iv_8,
  dout_iv_31,
  dout_iv_7,
  dout_iv_6,
  dout_iv_25,
  dout_iv_21,
  dout_iv_1,
  dout_iv_19,
  dout_iv_14,
  dout_iv_29,
  dout_iv_15,
  dout_iv_5,
  dout_iv_20,
  dout_iv_23,
  dout_iv_3,
  dout_iv_17,
  dout_iv_2,
  dout_iv_18,
  dout_iv_9,
  dout_iv_24,
  dout_iv_12,
  dout_iv_30,
  dout_iv_13,
  dout_iv_28,
  dout_iv_10,
  dout_iv_22,
  dout_iv_11,
  dout_iv_0,
  dout_iv_26,
  dout_iv_27,
  dout_iv_16,
  dout_iv_4,
  dout_iv_1_12,
  dout_iv_1_8,
  dout_iv_1_4,
  dout_iv_1_0,
  dout_iv_1_25,
  dout_iv_1_7,
  dout_iv_1_21,
  dout_iv_1_31,
  wb_o_12,
  wb_o_8,
  wb_o_4,
  wb_o_0,
  wb_o_25,
  wb_o_7,
  wb_o_21,
  wb_o_31,
  cmp_ctl_o_1,
  cmp_ctl_o_0,
  dout6_0_a2,
  res_5,
  res_2_0_0
);
input dout_iv_0_12 ;
input dout_iv_0_8 ;
input dout_iv_0_4 ;
input dout_iv_0_0 ;
input dout_iv_0_15 ;
input dout_iv_0_31 ;
input dout_iv_0_14 ;
input dout_iv_0_30 ;
input dout_iv_0_11 ;
input dout_iv_0_27 ;
input dout_iv_0_10 ;
input dout_iv_0_26 ;
input dout_iv_0_7 ;
input dout_iv_0_23 ;
input dout_iv_0_6 ;
input dout_iv_0_22 ;
input dout_iv_0_3 ;
input dout_iv_0_19 ;
input dout_iv_0_2 ;
input dout_iv_0_18 ;
input dout_iv_0_29 ;
input dout_iv_0_13 ;
input dout_iv_0_28 ;
input dout_iv_0_25 ;
input dout_iv_0_9 ;
input dout_iv_0_24 ;
input dout_iv_0_21 ;
input dout_iv_0_5 ;
input dout_iv_0_20 ;
input dout_iv_0_17 ;
input dout_iv_0_1 ;
input dout_iv_0_16 ;
input dout_iv_8 ;
input dout_iv_31 ;
input dout_iv_7 ;
input dout_iv_6 ;
input dout_iv_25 ;
input dout_iv_21 ;
input dout_iv_1 ;
input dout_iv_19 ;
input dout_iv_14 ;
input dout_iv_29 ;
input dout_iv_15 ;
input dout_iv_5 ;
input dout_iv_20 ;
input dout_iv_23 ;
input dout_iv_3 ;
input dout_iv_17 ;
input dout_iv_2 ;
input dout_iv_18 ;
input dout_iv_9 ;
input dout_iv_24 ;
input dout_iv_12 ;
input dout_iv_30 ;
input dout_iv_13 ;
input dout_iv_28 ;
input dout_iv_10 ;
input dout_iv_22 ;
input dout_iv_11 ;
input dout_iv_0 ;
input dout_iv_26 ;
input dout_iv_27 ;
input dout_iv_16 ;
input dout_iv_4 ;
input dout_iv_1_12 ;
input dout_iv_1_8 ;
input dout_iv_1_4 ;
input dout_iv_1_0 ;
input dout_iv_1_25 ;
input dout_iv_1_7 ;
input dout_iv_1_21 ;
input dout_iv_1_31 ;
input wb_o_12 ;
input wb_o_8 ;
input wb_o_4 ;
input wb_o_0 ;
input wb_o_25 ;
input wb_o_7 ;
input wb_o_21 ;
input wb_o_31 ;
input cmp_ctl_o_1 ;
input cmp_ctl_o_0 ;
input dout6_0_a2 ;
output res_5 ;
output res_2_0_0 ;
wire dout_iv_0_12 ;
wire dout_iv_0_8 ;
wire dout_iv_0_4 ;
wire dout_iv_0_0 ;
wire dout_iv_0_15 ;
wire dout_iv_0_31 ;
wire dout_iv_0_14 ;
wire dout_iv_0_30 ;
wire dout_iv_0_11 ;
wire dout_iv_0_27 ;
wire dout_iv_0_10 ;
wire dout_iv_0_26 ;
wire dout_iv_0_7 ;
wire dout_iv_0_23 ;
wire dout_iv_0_6 ;
wire dout_iv_0_22 ;
wire dout_iv_0_3 ;
wire dout_iv_0_19 ;
wire dout_iv_0_2 ;
wire dout_iv_0_18 ;
wire dout_iv_0_29 ;
wire dout_iv_0_13 ;
wire dout_iv_0_28 ;
wire dout_iv_0_25 ;
wire dout_iv_0_9 ;
wire dout_iv_0_24 ;
wire dout_iv_0_21 ;
wire dout_iv_0_5 ;
wire dout_iv_0_20 ;
wire dout_iv_0_17 ;
wire dout_iv_0_1 ;
wire dout_iv_0_16 ;
wire dout_iv_8 ;
wire dout_iv_31 ;
wire dout_iv_7 ;
wire dout_iv_6 ;
wire dout_iv_25 ;
wire dout_iv_21 ;
wire dout_iv_1 ;
wire dout_iv_19 ;
wire dout_iv_14 ;
wire dout_iv_29 ;
wire dout_iv_15 ;
wire dout_iv_5 ;
wire dout_iv_20 ;
wire dout_iv_23 ;
wire dout_iv_3 ;
wire dout_iv_17 ;
wire dout_iv_2 ;
wire dout_iv_18 ;
wire dout_iv_9 ;
wire dout_iv_24 ;
wire dout_iv_12 ;
wire dout_iv_30 ;
wire dout_iv_13 ;
wire dout_iv_28 ;
wire dout_iv_10 ;
wire dout_iv_22 ;
wire dout_iv_11 ;
wire dout_iv_0 ;
wire dout_iv_26 ;
wire dout_iv_27 ;
wire dout_iv_16 ;
wire dout_iv_4 ;
wire dout_iv_1_12 ;
wire dout_iv_1_8 ;
wire dout_iv_1_4 ;
wire dout_iv_1_0 ;
wire dout_iv_1_25 ;
wire dout_iv_1_7 ;
wire dout_iv_1_21 ;
wire dout_iv_1_31 ;
wire wb_o_12 ;
wire wb_o_8 ;
wire wb_o_4 ;
wire wb_o_0 ;
wire wb_o_25 ;
wire wb_o_7 ;
wire wb_o_21 ;
wire wb_o_31 ;
wire cmp_ctl_o_1 ;
wire cmp_ctl_o_0 ;
wire dout6_0_a2 ;
wire res_5 ;
wire res_2_0_0 ;
wire res_2_NE ;
wire res_5_a ;
wire un10_res_23 ;
wire un10_res_26 ;
wire un10_res_25 ;
wire un10_res_24 ;
wire res_2_NE_12_0 ;
wire res_2_NE_11_0 ;
wire res_2_NE_10_0 ;
wire res_2_NE_9_0 ;
wire res_2_NE_4 ;
wire N_9 ;
wire res_2_NE_1 ;
wire N_13 ;
wire res_2_NE_8 ;
wire res_2_NE_3_0 ;
wire N_16 ;
wire res_2_NE_13 ;
wire res_2_NE_5_0 ;
wire res_2_NE_17 ;
wire res_2_NE_16 ;
wire res_2_NE_7_0 ;
wire un10_res_12 ;
wire un10_res_26_a ;
wire un10_res_8 ;
wire un10_res_25_a ;
wire un10_res_4 ;
wire un10_res_24_a ;
wire un10_res_23_a ;
wire res_2_0 ;
wire res_2_NE_1_a ;
wire res_2_4 ;
wire res_2_NE_3_0_a ;
wire res_2_8 ;
wire res_2_NE_5_0_a ;
wire res_2_12 ;
wire res_2_NE_7_0_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:147
  cyclone_lcell res_2_0_0_cZ (
	.combout(res_2_0_0),
	.dataa(cmp_ctl_o_0),
	.datab(cmp_ctl_o_1),
	.datac(res_5),
	.datad(res_2_NE),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_0_0_cZ.operation_mode="normal";
defparam res_2_0_0_cZ.output_mode="comb_only";
defparam res_2_0_0_cZ.lut_mask="4c3b";
defparam res_2_0_0_cZ.synch_mode="off";
defparam res_2_0_0_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell res_5_cZ (
	.combout(res_5),
	.dataa(wb_o_31),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_31),
	.datad(res_5_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_cZ.operation_mode="normal";
defparam res_5_cZ.output_mode="comb_only";
defparam res_5_cZ.lut_mask="0007";
defparam res_5_cZ.synch_mode="off";
defparam res_5_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell res_5_a_cZ (
	.combout(res_5_a),
	.dataa(un10_res_23),
	.datab(un10_res_26),
	.datac(un10_res_25),
	.datad(un10_res_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_a_cZ.operation_mode="normal";
defparam res_5_a_cZ.output_mode="comb_only";
defparam res_5_a_cZ.lut_mask="0001";
defparam res_5_a_cZ.synch_mode="off";
defparam res_5_a_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_cZ (
	.combout(res_2_NE),
	.dataa(res_2_NE_12_0),
	.datab(res_2_NE_11_0),
	.datac(res_2_NE_10_0),
	.datad(res_2_NE_9_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_cZ.operation_mode="normal";
defparam res_2_NE_cZ.output_mode="comb_only";
defparam res_2_NE_cZ.lut_mask="fffe";
defparam res_2_NE_cZ.synch_mode="off";
defparam res_2_NE_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_9_0_cZ (
	.combout(res_2_NE_9_0),
	.dataa(VCC),
	.datab(res_2_NE_4),
	.datac(N_9),
	.datad(res_2_NE_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_9_0_cZ.operation_mode="normal";
defparam res_2_NE_9_0_cZ.output_mode="comb_only";
defparam res_2_NE_9_0_cZ.lut_mask="fffc";
defparam res_2_NE_9_0_cZ.synch_mode="off";
defparam res_2_NE_9_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_10_0_cZ (
	.combout(res_2_NE_10_0),
	.dataa(VCC),
	.datab(N_13),
	.datac(res_2_NE_8),
	.datad(res_2_NE_3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_10_0_cZ.operation_mode="normal";
defparam res_2_NE_10_0_cZ.output_mode="comb_only";
defparam res_2_NE_10_0_cZ.lut_mask="fffc";
defparam res_2_NE_10_0_cZ.synch_mode="off";
defparam res_2_NE_10_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_11_0_cZ (
	.combout(res_2_NE_11_0),
	.dataa(VCC),
	.datab(N_16),
	.datac(res_2_NE_13),
	.datad(res_2_NE_5_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_11_0_cZ.operation_mode="normal";
defparam res_2_NE_11_0_cZ.output_mode="comb_only";
defparam res_2_NE_11_0_cZ.lut_mask="fffc";
defparam res_2_NE_11_0_cZ.synch_mode="off";
defparam res_2_NE_11_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_12_0_cZ (
	.combout(res_2_NE_12_0),
	.dataa(VCC),
	.datab(res_2_NE_17),
	.datac(res_2_NE_16),
	.datad(res_2_NE_7_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_12_0_cZ.operation_mode="normal";
defparam res_2_NE_12_0_cZ.output_mode="comb_only";
defparam res_2_NE_12_0_cZ.lut_mask="fffc";
defparam res_2_NE_12_0_cZ.synch_mode="off";
defparam res_2_NE_12_0_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_26_cZ (
	.combout(un10_res_26),
	.dataa(dout_iv_4),
	.datab(dout_iv_16),
	.datac(un10_res_12),
	.datad(un10_res_26_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_26_cZ.operation_mode="normal";
defparam un10_res_26_cZ.output_mode="comb_only";
defparam un10_res_26_cZ.lut_mask="feff";
defparam un10_res_26_cZ.synch_mode="off";
defparam un10_res_26_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_26_a_cZ (
	.combout(un10_res_26_a),
	.dataa(dout_iv_27),
	.datab(dout_iv_26),
	.datac(dout_iv_0),
	.datad(dout_iv_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_26_a_cZ.operation_mode="normal";
defparam un10_res_26_a_cZ.output_mode="comb_only";
defparam un10_res_26_a_cZ.lut_mask="0001";
defparam un10_res_26_a_cZ.synch_mode="off";
defparam un10_res_26_a_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_25_cZ (
	.combout(un10_res_25),
	.dataa(dout_iv_22),
	.datab(dout_iv_10),
	.datac(un10_res_8),
	.datad(un10_res_25_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_25_cZ.operation_mode="normal";
defparam un10_res_25_cZ.output_mode="comb_only";
defparam un10_res_25_cZ.lut_mask="feff";
defparam un10_res_25_cZ.synch_mode="off";
defparam un10_res_25_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_25_a_cZ (
	.combout(un10_res_25_a),
	.dataa(dout_iv_28),
	.datab(dout_iv_13),
	.datac(dout_iv_30),
	.datad(dout_iv_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_25_a_cZ.operation_mode="normal";
defparam un10_res_25_a_cZ.output_mode="comb_only";
defparam un10_res_25_a_cZ.lut_mask="0001";
defparam un10_res_25_a_cZ.synch_mode="off";
defparam un10_res_25_a_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_24_cZ (
	.combout(un10_res_24),
	.dataa(dout_iv_24),
	.datab(dout_iv_9),
	.datac(un10_res_4),
	.datad(un10_res_24_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_24_cZ.operation_mode="normal";
defparam un10_res_24_cZ.output_mode="comb_only";
defparam un10_res_24_cZ.lut_mask="feff";
defparam un10_res_24_cZ.synch_mode="off";
defparam un10_res_24_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_24_a_cZ (
	.combout(un10_res_24_a),
	.dataa(dout_iv_18),
	.datab(dout_iv_2),
	.datac(dout_iv_17),
	.datad(dout_iv_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_24_a_cZ.operation_mode="normal";
defparam un10_res_24_a_cZ.output_mode="comb_only";
defparam un10_res_24_a_cZ.lut_mask="0001";
defparam un10_res_24_a_cZ.synch_mode="off";
defparam un10_res_24_a_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_23_cZ (
	.combout(un10_res_23),
	.dataa(dout_iv_23),
	.datab(dout_iv_20),
	.datac(dout_iv_5),
	.datad(un10_res_23_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_23_cZ.operation_mode="normal";
defparam un10_res_23_cZ.output_mode="comb_only";
defparam un10_res_23_cZ.lut_mask="feff";
defparam un10_res_23_cZ.synch_mode="off";
defparam un10_res_23_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_23_a_cZ (
	.combout(un10_res_23_a),
	.dataa(dout_iv_15),
	.datab(dout_iv_29),
	.datac(dout_iv_14),
	.datad(dout_iv_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_23_a_cZ.operation_mode="normal";
defparam un10_res_23_a_cZ.output_mode="comb_only";
defparam un10_res_23_a_cZ.lut_mask="0001";
defparam un10_res_23_a_cZ.synch_mode="off";
defparam un10_res_23_a_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_1_cZ (
	.combout(res_2_NE_1),
	.dataa(dout_iv_16),
	.datab(dout_iv_0_16),
	.datac(res_2_0),
	.datad(res_2_NE_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_1_cZ.operation_mode="normal";
defparam res_2_NE_1_cZ.output_mode="comb_only";
defparam res_2_NE_1_cZ.lut_mask="fff6";
defparam res_2_NE_1_cZ.synch_mode="off";
defparam res_2_NE_1_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_1_a_cZ (
	.combout(res_2_NE_1_a),
	.dataa(dout_iv_1),
	.datab(dout_iv_17),
	.datac(dout_iv_0_1),
	.datad(dout_iv_0_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_1_a_cZ.operation_mode="normal";
defparam res_2_NE_1_a_cZ.output_mode="comb_only";
defparam res_2_NE_1_a_cZ.lut_mask="7bde";
defparam res_2_NE_1_a_cZ.synch_mode="off";
defparam res_2_NE_1_a_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_3_0_cZ (
	.combout(res_2_NE_3_0),
	.dataa(dout_iv_20),
	.datab(dout_iv_0_20),
	.datac(res_2_4),
	.datad(res_2_NE_3_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_3_0_cZ.operation_mode="normal";
defparam res_2_NE_3_0_cZ.output_mode="comb_only";
defparam res_2_NE_3_0_cZ.lut_mask="fff6";
defparam res_2_NE_3_0_cZ.synch_mode="off";
defparam res_2_NE_3_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_3_0_a_cZ (
	.combout(res_2_NE_3_0_a),
	.dataa(dout_iv_21),
	.datab(dout_iv_5),
	.datac(dout_iv_0_5),
	.datad(dout_iv_0_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_3_0_a_cZ.operation_mode="normal";
defparam res_2_NE_3_0_a_cZ.output_mode="comb_only";
defparam res_2_NE_3_0_a_cZ.lut_mask="7dbe";
defparam res_2_NE_3_0_a_cZ.synch_mode="off";
defparam res_2_NE_3_0_a_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_5_0_cZ (
	.combout(res_2_NE_5_0),
	.dataa(dout_iv_24),
	.datab(dout_iv_0_24),
	.datac(res_2_8),
	.datad(res_2_NE_5_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_5_0_cZ.operation_mode="normal";
defparam res_2_NE_5_0_cZ.output_mode="comb_only";
defparam res_2_NE_5_0_cZ.lut_mask="fff6";
defparam res_2_NE_5_0_cZ.synch_mode="off";
defparam res_2_NE_5_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_5_0_a_cZ (
	.combout(res_2_NE_5_0_a),
	.dataa(dout_iv_25),
	.datab(dout_iv_9),
	.datac(dout_iv_0_9),
	.datad(dout_iv_0_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_5_0_a_cZ.operation_mode="normal";
defparam res_2_NE_5_0_a_cZ.output_mode="comb_only";
defparam res_2_NE_5_0_a_cZ.lut_mask="7dbe";
defparam res_2_NE_5_0_a_cZ.synch_mode="off";
defparam res_2_NE_5_0_a_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_7_0_cZ (
	.combout(res_2_NE_7_0),
	.dataa(dout_iv_28),
	.datab(dout_iv_0_28),
	.datac(res_2_12),
	.datad(res_2_NE_7_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_7_0_cZ.operation_mode="normal";
defparam res_2_NE_7_0_cZ.output_mode="comb_only";
defparam res_2_NE_7_0_cZ.lut_mask="fff6";
defparam res_2_NE_7_0_cZ.synch_mode="off";
defparam res_2_NE_7_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_NE_7_0_a_cZ (
	.combout(res_2_NE_7_0_a),
	.dataa(dout_iv_13),
	.datab(dout_iv_29),
	.datac(dout_iv_0_13),
	.datad(dout_iv_0_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_7_0_a_cZ.operation_mode="normal";
defparam res_2_NE_7_0_a_cZ.output_mode="comb_only";
defparam res_2_NE_7_0_a_cZ.lut_mask="7bde";
defparam res_2_NE_7_0_a_cZ.synch_mode="off";
defparam res_2_NE_7_0_a_cZ.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_4_cZ (
	.combout(res_2_NE_4),
	.dataa(dout_iv_18),
	.datab(dout_iv_2),
	.datac(dout_iv_0_18),
	.datad(dout_iv_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_4_cZ.operation_mode="normal";
defparam res_2_NE_4_cZ.output_mode="comb_only";
defparam res_2_NE_4_cZ.lut_mask="7bde";
defparam res_2_NE_4_cZ.synch_mode="off";
defparam res_2_NE_4_cZ.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_5 (
	.combout(N_9),
	.dataa(dout_iv_19),
	.datab(dout_iv_3),
	.datac(dout_iv_0_19),
	.datad(dout_iv_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_5.operation_mode="normal";
defparam res_2_NE_5.output_mode="comb_only";
defparam res_2_NE_5.lut_mask="7bde";
defparam res_2_NE_5.synch_mode="off";
defparam res_2_NE_5.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_8_cZ (
	.combout(res_2_NE_8),
	.dataa(dout_iv_22),
	.datab(dout_iv_6),
	.datac(dout_iv_0_22),
	.datad(dout_iv_0_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_8_cZ.operation_mode="normal";
defparam res_2_NE_8_cZ.output_mode="comb_only";
defparam res_2_NE_8_cZ.lut_mask="7bde";
defparam res_2_NE_8_cZ.synch_mode="off";
defparam res_2_NE_8_cZ.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_9 (
	.combout(N_13),
	.dataa(dout_iv_23),
	.datab(dout_iv_7),
	.datac(dout_iv_0_23),
	.datad(dout_iv_0_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_9.operation_mode="normal";
defparam res_2_NE_9.output_mode="comb_only";
defparam res_2_NE_9.lut_mask="7bde";
defparam res_2_NE_9.synch_mode="off";
defparam res_2_NE_9.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_12 (
	.combout(N_16),
	.dataa(dout_iv_26),
	.datab(dout_iv_10),
	.datac(dout_iv_0_26),
	.datad(dout_iv_0_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_12.operation_mode="normal";
defparam res_2_NE_12.output_mode="comb_only";
defparam res_2_NE_12.lut_mask="7bde";
defparam res_2_NE_12.synch_mode="off";
defparam res_2_NE_12.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_13_cZ (
	.combout(res_2_NE_13),
	.dataa(dout_iv_27),
	.datab(dout_iv_11),
	.datac(dout_iv_0_27),
	.datad(dout_iv_0_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_13_cZ.operation_mode="normal";
defparam res_2_NE_13_cZ.output_mode="comb_only";
defparam res_2_NE_13_cZ.lut_mask="7bde";
defparam res_2_NE_13_cZ.synch_mode="off";
defparam res_2_NE_13_cZ.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_16_cZ (
	.combout(res_2_NE_16),
	.dataa(dout_iv_30),
	.datab(dout_iv_14),
	.datac(dout_iv_0_30),
	.datad(dout_iv_0_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_16_cZ.operation_mode="normal";
defparam res_2_NE_16_cZ.output_mode="comb_only";
defparam res_2_NE_16_cZ.lut_mask="7bde";
defparam res_2_NE_16_cZ.synch_mode="off";
defparam res_2_NE_16_cZ.sum_lutc_input="datac";
// @8:147
  cyclone_lcell res_2_NE_17_cZ (
	.combout(res_2_NE_17),
	.dataa(dout_iv_15),
	.datab(dout_iv_31),
	.datac(dout_iv_0_31),
	.datad(dout_iv_0_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_NE_17_cZ.operation_mode="normal";
defparam res_2_NE_17_cZ.output_mode="comb_only";
defparam res_2_NE_17_cZ.lut_mask="7dbe";
defparam res_2_NE_17_cZ.synch_mode="off";
defparam res_2_NE_17_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_12_cZ (
	.combout(un10_res_12),
	.dataa(wb_o_21),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_21),
	.datad(dout_iv_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_12_cZ.operation_mode="normal";
defparam un10_res_12_cZ.output_mode="comb_only";
defparam un10_res_12_cZ.lut_mask="fff8";
defparam un10_res_12_cZ.synch_mode="off";
defparam un10_res_12_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_8_cZ (
	.combout(un10_res_8),
	.dataa(wb_o_7),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_7),
	.datad(dout_iv_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_8_cZ.operation_mode="normal";
defparam un10_res_8_cZ.output_mode="comb_only";
defparam un10_res_8_cZ.lut_mask="fff8";
defparam un10_res_8_cZ.synch_mode="off";
defparam un10_res_8_cZ.sum_lutc_input="datac";
// @7:50
  cyclone_lcell un10_res_4_cZ (
	.combout(un10_res_4),
	.dataa(wb_o_25),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_25),
	.datad(dout_iv_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un10_res_4_cZ.operation_mode="normal";
defparam un10_res_4_cZ.output_mode="comb_only";
defparam un10_res_4_cZ.lut_mask="fff8";
defparam un10_res_4_cZ.synch_mode="off";
defparam un10_res_4_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_0_cZ (
	.combout(res_2_0),
	.dataa(wb_o_0),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_0),
	.datad(dout_iv_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_0_cZ.operation_mode="normal";
defparam res_2_0_cZ.output_mode="comb_only";
defparam res_2_0_cZ.lut_mask="07f8";
defparam res_2_0_cZ.synch_mode="off";
defparam res_2_0_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_4_cZ (
	.combout(res_2_4),
	.dataa(wb_o_4),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_4),
	.datad(dout_iv_0_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_4_cZ.operation_mode="normal";
defparam res_2_4_cZ.output_mode="comb_only";
defparam res_2_4_cZ.lut_mask="07f8";
defparam res_2_4_cZ.synch_mode="off";
defparam res_2_4_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_8_cZ (
	.combout(res_2_8),
	.dataa(wb_o_8),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_8),
	.datad(dout_iv_0_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_8_cZ.operation_mode="normal";
defparam res_2_8_cZ.output_mode="comb_only";
defparam res_2_8_cZ.lut_mask="07f8";
defparam res_2_8_cZ.synch_mode="off";
defparam res_2_8_cZ.sum_lutc_input="datac";
// @7:47
  cyclone_lcell res_2_12_cZ (
	.combout(res_2_12),
	.dataa(wb_o_12),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_12),
	.datad(dout_iv_0_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_12_cZ.operation_mode="normal";
defparam res_2_12_cZ.output_mode="comb_only";
defparam res_2_12_cZ.lut_mask="07f8";
defparam res_2_12_cZ.synch_mode="off";
defparam res_2_12_cZ.sum_lutc_input="datac";
endmodule /* compare */

// VQM4.1+ 
module ext (
  res_5_0_m2_0_0,
  res_5_0_a2_16,
  res_5_0_a2_0,
  res_5_0_o4_0,
  res_5_0_0_0,
  ext_ctl_o_1,
  ext_ctl_o_2,
  ext_ctl_o_0,
  r32_o_0,
  r32_o_15,
  r32_o_25,
  r32_o_11,
  r32_o_16,
  r32_o_2,
  r32_o_21,
  r32_o_7,
  r32_o_19,
  r32_o_5,
  r32_o_17,
  r32_o_3,
  r32_o_18,
  r32_o_4,
  r32_o_20,
  r32_o_6,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_10,
  r32_o_9,
  r32_o_1,
  r32_o_8,
  res_5_0_a_17,
  res_5_0_a_4,
  res_5_0_a_0,
  res_5_0_a_5,
  res_5_0_a_1,
  res_5_0_a_16,
  res_5_0_a_27,
  res_5_0_a_18,
  res_5_0_a_23,
  res_5_0_a_21,
  res_5_0_a_19,
  res_5_0_a_20,
  res_5_0_a_22,
  res_5_0_a_24,
  res_5_0_a_25,
  res_5_0_a_26,
  res_5_0_a_2
);
output res_5_0_m2_0_0 ;
output res_5_0_a2_16 ;
output res_5_0_a2_0 ;
output res_5_0_o4_0 ;
output res_5_0_0_0 ;
input ext_ctl_o_1 ;
input ext_ctl_o_2 ;
input ext_ctl_o_0 ;
input r32_o_0 ;
input r32_o_15 ;
input r32_o_25 ;
input r32_o_11 ;
input r32_o_16 ;
input r32_o_2 ;
input r32_o_21 ;
input r32_o_7 ;
input r32_o_19 ;
input r32_o_5 ;
input r32_o_17 ;
input r32_o_3 ;
input r32_o_18 ;
input r32_o_4 ;
input r32_o_20 ;
input r32_o_6 ;
input r32_o_22 ;
input r32_o_23 ;
input r32_o_24 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_1 ;
input r32_o_8 ;
output res_5_0_a_17 ;
output res_5_0_a_4 ;
output res_5_0_a_0 ;
output res_5_0_a_5 ;
output res_5_0_a_1 ;
output res_5_0_a_16 ;
output res_5_0_a_27 ;
output res_5_0_a_18 ;
output res_5_0_a_23 ;
output res_5_0_a_21 ;
output res_5_0_a_19 ;
output res_5_0_a_20 ;
output res_5_0_a_22 ;
output res_5_0_a_24 ;
output res_5_0_a_25 ;
output res_5_0_a_26 ;
output res_5_0_a_2 ;
wire res_5_0_m2_0_0 ;
wire res_5_0_a2_16 ;
wire res_5_0_a2_0 ;
wire res_5_0_o4_0 ;
wire res_5_0_0_0 ;
wire ext_ctl_o_1 ;
wire ext_ctl_o_2 ;
wire ext_ctl_o_0 ;
wire r32_o_0 ;
wire r32_o_15 ;
wire r32_o_25 ;
wire r32_o_11 ;
wire r32_o_16 ;
wire r32_o_2 ;
wire r32_o_21 ;
wire r32_o_7 ;
wire r32_o_19 ;
wire r32_o_5 ;
wire r32_o_17 ;
wire r32_o_3 ;
wire r32_o_18 ;
wire r32_o_4 ;
wire r32_o_20 ;
wire r32_o_6 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_1 ;
wire r32_o_8 ;
wire res_5_0_a_17 ;
wire res_5_0_a_4 ;
wire res_5_0_a_0 ;
wire res_5_0_a_5 ;
wire res_5_0_a_1 ;
wire res_5_0_a_16 ;
wire res_5_0_a_27 ;
wire res_5_0_a_18 ;
wire res_5_0_a_23 ;
wire res_5_0_a_21 ;
wire res_5_0_a_19 ;
wire res_5_0_a_20 ;
wire res_5_0_a_22 ;
wire res_5_0_a_24 ;
wire res_5_0_a_25 ;
wire res_5_0_a_26 ;
wire res_5_0_a_2 ;
wire [3:3] res_5_0_0_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @7:27
  cyclone_lcell res_5_0_a_2_ (
	.combout(res_5_0_a_2),
	.dataa(r32_o_8),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_2),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_2_.operation_mode="normal";
defparam res_5_0_a_2_.output_mode="comb_only";
defparam res_5_0_a_2_.lut_mask="0080";
defparam res_5_0_a_2_.synch_mode="off";
defparam res_5_0_a_2_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_0_3_ (
	.combout(res_5_0_0_0),
	.dataa(r32_o_1),
	.datab(r32_o_9),
	.datac(res_5_0_0_a[3]),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_0_3_.operation_mode="normal";
defparam res_5_0_0_3_.output_mode="comb_only";
defparam res_5_0_0_3_.lut_mask="eac0";
defparam res_5_0_0_3_.synch_mode="off";
defparam res_5_0_0_3_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_0_a_3_ (
	.combout(res_5_0_0_a[3]),
	.dataa(ext_ctl_o_0),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_0_a_3_.operation_mode="normal";
defparam res_5_0_0_a_3_.output_mode="comb_only";
defparam res_5_0_0_a_3_.lut_mask="0808";
defparam res_5_0_0_a_3_.synch_mode="off";
defparam res_5_0_0_a_3_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_26_ (
	.combout(res_5_0_a_26),
	.dataa(r32_o_10),
	.datab(r32_o_24),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_26_.operation_mode="normal";
defparam res_5_0_a_26_.output_mode="comb_only";
defparam res_5_0_a_26_.lut_mask="553f";
defparam res_5_0_a_26_.synch_mode="off";
defparam res_5_0_a_26_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_25_ (
	.combout(res_5_0_a_25),
	.dataa(r32_o_9),
	.datab(r32_o_23),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_25_.operation_mode="normal";
defparam res_5_0_a_25_.output_mode="comb_only";
defparam res_5_0_a_25_.lut_mask="553f";
defparam res_5_0_a_25_.synch_mode="off";
defparam res_5_0_a_25_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_24_ (
	.combout(res_5_0_a_24),
	.dataa(r32_o_8),
	.datab(r32_o_22),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_24_.operation_mode="normal";
defparam res_5_0_a_24_.output_mode="comb_only";
defparam res_5_0_a_24_.lut_mask="553f";
defparam res_5_0_a_24_.synch_mode="off";
defparam res_5_0_a_24_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_22_ (
	.combout(res_5_0_a_22),
	.dataa(r32_o_6),
	.datab(r32_o_20),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_22_.operation_mode="normal";
defparam res_5_0_a_22_.output_mode="comb_only";
defparam res_5_0_a_22_.lut_mask="553f";
defparam res_5_0_a_22_.synch_mode="off";
defparam res_5_0_a_22_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_20_ (
	.combout(res_5_0_a_20),
	.dataa(r32_o_4),
	.datab(r32_o_18),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_20_.operation_mode="normal";
defparam res_5_0_a_20_.output_mode="comb_only";
defparam res_5_0_a_20_.lut_mask="553f";
defparam res_5_0_a_20_.synch_mode="off";
defparam res_5_0_a_20_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_19_ (
	.combout(res_5_0_a_19),
	.dataa(r32_o_3),
	.datab(r32_o_17),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_19_.operation_mode="normal";
defparam res_5_0_a_19_.output_mode="comb_only";
defparam res_5_0_a_19_.lut_mask="553f";
defparam res_5_0_a_19_.synch_mode="off";
defparam res_5_0_a_19_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_21_ (
	.combout(res_5_0_a_21),
	.dataa(r32_o_5),
	.datab(r32_o_19),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_21_.operation_mode="normal";
defparam res_5_0_a_21_.output_mode="comb_only";
defparam res_5_0_a_21_.lut_mask="553f";
defparam res_5_0_a_21_.synch_mode="off";
defparam res_5_0_a_21_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_23_ (
	.combout(res_5_0_a_23),
	.dataa(r32_o_7),
	.datab(r32_o_21),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_23_.operation_mode="normal";
defparam res_5_0_a_23_.output_mode="comb_only";
defparam res_5_0_a_23_.lut_mask="553f";
defparam res_5_0_a_23_.synch_mode="off";
defparam res_5_0_a_23_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_18_ (
	.combout(res_5_0_a_18),
	.dataa(r32_o_2),
	.datab(r32_o_16),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_18_.operation_mode="normal";
defparam res_5_0_a_18_.output_mode="comb_only";
defparam res_5_0_a_18_.lut_mask="553f";
defparam res_5_0_a_18_.synch_mode="off";
defparam res_5_0_a_18_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_27_ (
	.combout(res_5_0_a_27),
	.dataa(r32_o_11),
	.datab(r32_o_25),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_27_.operation_mode="normal";
defparam res_5_0_a_27_.output_mode="comb_only";
defparam res_5_0_a_27_.lut_mask="553f";
defparam res_5_0_a_27_.synch_mode="off";
defparam res_5_0_a_27_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_16_ (
	.combout(res_5_0_a_16),
	.dataa(r32_o_15),
	.datab(r32_o_0),
	.datac(ext_ctl_o_2),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_16_.operation_mode="normal";
defparam res_5_0_a_16_.output_mode="comb_only";
defparam res_5_0_a_16_.lut_mask="3ff5";
defparam res_5_0_a_16_.synch_mode="off";
defparam res_5_0_a_16_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_1_ (
	.combout(res_5_0_a_1),
	.dataa(r32_o_7),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_1_.operation_mode="normal";
defparam res_5_0_a_1_.output_mode="comb_only";
defparam res_5_0_a_1_.lut_mask="3737";
defparam res_5_0_a_1_.synch_mode="off";
defparam res_5_0_a_1_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_5_ (
	.combout(res_5_0_a_5),
	.dataa(ext_ctl_o_0),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_5_.operation_mode="normal";
defparam res_5_0_a_5_.output_mode="comb_only";
defparam res_5_0_a_5_.lut_mask="1313";
defparam res_5_0_a_5_.synch_mode="off";
defparam res_5_0_a_5_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_0_ (
	.combout(res_5_0_a_0),
	.dataa(r32_o_6),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_0_.operation_mode="normal";
defparam res_5_0_a_0_.output_mode="comb_only";
defparam res_5_0_a_0_.lut_mask="3737";
defparam res_5_0_a_0_.synch_mode="off";
defparam res_5_0_a_0_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_4_ (
	.combout(res_5_0_a_4),
	.dataa(r32_o_2),
	.datab(r32_o_10),
	.datac(ext_ctl_o_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_4_.operation_mode="normal";
defparam res_5_0_a_4_.output_mode="comb_only";
defparam res_5_0_a_4_.lut_mask="3535";
defparam res_5_0_a_4_.synch_mode="off";
defparam res_5_0_a_4_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a2_2_ (
	.combout(res_5_0_a2_0),
	.dataa(r32_o_2),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_2),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a2_2_.operation_mode="normal";
defparam res_5_0_a2_2_.output_mode="comb_only";
defparam res_5_0_a2_2_.lut_mask="020a";
defparam res_5_0_a2_2_.synch_mode="off";
defparam res_5_0_a2_2_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a_17_ (
	.combout(res_5_0_a_17),
	.dataa(r32_o_1),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_2),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a_17_.operation_mode="normal";
defparam res_5_0_a_17_.output_mode="comb_only";
defparam res_5_0_a_17_.lut_mask="5330";
defparam res_5_0_a_17_.synch_mode="off";
defparam res_5_0_a_17_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_o4_3_ (
	.combout(res_5_0_o4_0),
	.dataa(ext_ctl_o_0),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_o4_3_.operation_mode="normal";
defparam res_5_0_o4_3_.output_mode="comb_only";
defparam res_5_0_o4_3_.lut_mask="2424";
defparam res_5_0_o4_3_.synch_mode="off";
defparam res_5_0_o4_3_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_a2_18_ (
	.combout(res_5_0_a2_16),
	.dataa(r32_o_15),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_2),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_a2_18_.operation_mode="normal";
defparam res_5_0_a2_18_.output_mode="comb_only";
defparam res_5_0_a2_18_.lut_mask="002a";
defparam res_5_0_a2_18_.synch_mode="off";
defparam res_5_0_a2_18_.sum_lutc_input="datac";
// @7:27
  cyclone_lcell res_5_0_m2_0_4_ (
	.combout(res_5_0_m2_0_0),
	.dataa(r32_o_4),
	.datab(r32_o_2),
	.datac(ext_ctl_o_0),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_5_0_m2_0_4_.operation_mode="normal";
defparam res_5_0_m2_0_4_.output_mode="comb_only";
defparam res_5_0_m2_0_4_.lut_mask="caaa";
defparam res_5_0_m2_0_4_.synch_mode="off";
defparam res_5_0_m2_0_4_.sum_lutc_input="datac";
endmodule /* ext */

// VQM4.1+ 
module r32_reg_clr_cls (
  ins2core_24,
  ins2core_23,
  ins2core_20,
  ins2core_19,
  ins2core_16,
  ins2core_15,
  ins2core_12,
  ins2core_11,
  ins2core_8,
  ins2core_7,
  ins2core_4,
  ins2core_3,
  ins2core_0,
  ins2core_25,
  ins2core_22,
  ins2core_21,
  ins2core_18,
  ins2core_17,
  ins2core_14,
  ins2core_13,
  ins2core_10,
  ins2core_9,
  ins2core_6,
  ins2core_5,
  ins2core_2,
  ins2core_1,
  r32_o_24,
  r32_o_23,
  r32_o_20,
  r32_o_19,
  r32_o_16,
  r32_o_15,
  r32_o_12,
  r32_o_11,
  r32_o_8,
  r32_o_7,
  r32_o_4,
  r32_o_3,
  r32_o_0,
  r32_o_25,
  r32_o_22,
  r32_o_21,
  r32_o_18,
  r32_o_17,
  r32_o_14,
  r32_o_13,
  r32_o_10,
  r32_o_9,
  r32_o_6,
  r32_o_5,
  r32_o_2,
  r32_o_1,
  NET1572_i_i,
  NET1606_i,
  CLK
);
input ins2core_24 ;
input ins2core_23 ;
input ins2core_20 ;
input ins2core_19 ;
input ins2core_16 ;
input ins2core_15 ;
input ins2core_12 ;
input ins2core_11 ;
input ins2core_8 ;
input ins2core_7 ;
input ins2core_4 ;
input ins2core_3 ;
input ins2core_0 ;
input ins2core_25 ;
input ins2core_22 ;
input ins2core_21 ;
input ins2core_18 ;
input ins2core_17 ;
input ins2core_14 ;
input ins2core_13 ;
input ins2core_10 ;
input ins2core_9 ;
input ins2core_6 ;
input ins2core_5 ;
input ins2core_2 ;
input ins2core_1 ;
output r32_o_24 ;
output r32_o_23 ;
output r32_o_20 ;
output r32_o_19 ;
output r32_o_16 ;
output r32_o_15 ;
output r32_o_12 ;
output r32_o_11 ;
output r32_o_8 ;
output r32_o_7 ;
output r32_o_4 ;
output r32_o_3 ;
output r32_o_0 ;
output r32_o_25 ;
output r32_o_22 ;
output r32_o_21 ;
output r32_o_18 ;
output r32_o_17 ;
output r32_o_14 ;
output r32_o_13 ;
output r32_o_10 ;
output r32_o_9 ;
output r32_o_6 ;
output r32_o_5 ;
output r32_o_2 ;
output r32_o_1 ;
input NET1572_i_i ;
input NET1606_i ;
input CLK ;
wire ins2core_24 ;
wire ins2core_23 ;
wire ins2core_20 ;
wire ins2core_19 ;
wire ins2core_16 ;
wire ins2core_15 ;
wire ins2core_12 ;
wire ins2core_11 ;
wire ins2core_8 ;
wire ins2core_7 ;
wire ins2core_4 ;
wire ins2core_3 ;
wire ins2core_0 ;
wire ins2core_25 ;
wire ins2core_22 ;
wire ins2core_21 ;
wire ins2core_18 ;
wire ins2core_17 ;
wire ins2core_14 ;
wire ins2core_13 ;
wire ins2core_10 ;
wire ins2core_9 ;
wire ins2core_6 ;
wire ins2core_5 ;
wire ins2core_2 ;
wire ins2core_1 ;
wire r32_o_24 ;
wire r32_o_23 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_8 ;
wire r32_o_7 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_0 ;
wire r32_o_25 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_14 ;
wire r32_o_13 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire CLK ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:140
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(ins2core_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="aaaa";
defparam r32_o_1__Z.synch_mode="on";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(ins2core_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="aaaa";
defparam r32_o_2__Z.synch_mode="on";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(ins2core_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="aaaa";
defparam r32_o_5__Z.synch_mode="on";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(ins2core_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="aaaa";
defparam r32_o_6__Z.synch_mode="on";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(ins2core_9),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="aaaa";
defparam r32_o_9__Z.synch_mode="on";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(ins2core_10),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="aaaa";
defparam r32_o_10__Z.synch_mode="on";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(ins2core_13),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="aaaa";
defparam r32_o_13__Z.synch_mode="on";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(ins2core_14),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="aaaa";
defparam r32_o_14__Z.synch_mode="on";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_17),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ff00";
defparam r32_o_17__Z.synch_mode="on";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_18),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="ff00";
defparam r32_o_18__Z.synch_mode="on";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_21),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="ff00";
defparam r32_o_21__Z.synch_mode="on";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_22),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="ff00";
defparam r32_o_22__Z.synch_mode="on";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_25),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="ff00";
defparam r32_o_25__Z.synch_mode="on";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(ins2core_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="aaaa";
defparam r32_o_0__Z.synch_mode="on";
defparam r32_o_0__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(ins2core_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="aaaa";
defparam r32_o_3__Z.synch_mode="on";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(ins2core_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="aaaa";
defparam r32_o_4__Z.synch_mode="on";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(ins2core_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="aaaa";
defparam r32_o_7__Z.synch_mode="on";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(ins2core_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="aaaa";
defparam r32_o_8__Z.synch_mode="on";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(ins2core_11),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="aaaa";
defparam r32_o_11__Z.synch_mode="on";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(ins2core_12),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="aaaa";
defparam r32_o_12__Z.synch_mode="on";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(ins2core_15),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="aaaa";
defparam r32_o_15__Z.synch_mode="on";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_16),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ff00";
defparam r32_o_16__Z.synch_mode="on";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_19),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="ff00";
defparam r32_o_19__Z.synch_mode="on";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_20),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="ff00";
defparam r32_o_20__Z.synch_mode="on";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_23),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="ff00";
defparam r32_o_23__Z.synch_mode="on";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:140
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_24),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="ff00";
defparam r32_o_24__Z.synch_mode="on";
defparam r32_o_24__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* r32_reg_clr_cls */

// VQM4.1+ 
module reg_array (
  reg_bank_31,
  reg_bank_30,
  reg_bank_29,
  reg_bank_28,
  reg_bank_27,
  reg_bank_26,
  reg_bank_25,
  reg_bank_24,
  reg_bank_23,
  reg_bank_22,
  reg_bank_21,
  reg_bank_20,
  reg_bank_19,
  reg_bank_18,
  reg_bank_17,
  reg_bank_16,
  reg_bank_15,
  reg_bank_14,
  reg_bank_13,
  reg_bank_12,
  reg_bank_11,
  reg_bank_10,
  reg_bank_9,
  reg_bank_8,
  reg_bank_7,
  reg_bank_6,
  reg_bank_5,
  reg_bank_4,
  reg_bank_3,
  reg_bank_2,
  reg_bank_1,
  reg_bank_0,
  reg_bank_1_31,
  reg_bank_1_30,
  reg_bank_1_29,
  reg_bank_1_28,
  reg_bank_1_27,
  reg_bank_1_26,
  reg_bank_1_25,
  reg_bank_1_24,
  reg_bank_1_23,
  reg_bank_1_22,
  reg_bank_1_21,
  reg_bank_1_20,
  reg_bank_1_19,
  reg_bank_1_18,
  reg_bank_1_17,
  reg_bank_1_16,
  reg_bank_1_15,
  reg_bank_1_14,
  reg_bank_1_13,
  reg_bank_1_12,
  reg_bank_1_11,
  reg_bank_1_10,
  reg_bank_1_9,
  reg_bank_1_8,
  reg_bank_1_7,
  reg_bank_1_6,
  reg_bank_1_5,
  reg_bank_1_4,
  reg_bank_1_3,
  reg_bank_1_2,
  reg_bank_1_1,
  reg_bank_1_0,
  CurrState_0,
  wb_we_o_0,
  ins2core_5,
  ins2core_6,
  ins2core_7,
  ins2core_8,
  ins2core_9,
  ins2core_0,
  ins2core_1,
  ins2core_2,
  ins2core_3,
  ins2core_4,
  wb_mux_ctl_o_0,
  r32_o_0_0,
  r32_o_0_1,
  r32_o_0_2,
  r32_o_0_3,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_23,
  r32_o_0_24,
  r32_o_0_25,
  r32_o_0_26,
  r32_o_0_27,
  r32_o_0_28,
  r32_o_0_29,
  r32_o_0_30,
  r32_o_0_31,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  dout_8,
  dout_9,
  dout_10,
  dout_11,
  dout_12,
  dout_13,
  dout_14,
  dout_15,
  dout_16,
  dout_17,
  dout_18,
  dout_19,
  dout_20,
  dout_21,
  dout_22,
  dout_23,
  dout_24,
  dout_25,
  dout_26,
  dout_27,
  dout_28,
  dout_29,
  dout_30,
  dout_31,
  r_data_0,
  r_data_1,
  r_data_2,
  r_data_3,
  r_data_4,
  r_data_5,
  r_data_6,
  r_data_7,
  r_data_8,
  r_data_9,
  r_data_10,
  r_data_11,
  r_data_12,
  r_data_13,
  r_data_14,
  r_data_15,
  r_data_16,
  r_data_17,
  r_data_18,
  r_data_19,
  r_data_20,
  r_data_21,
  r_data_22,
  r_data_23,
  r_data_24,
  r_data_25,
  r_data_26,
  r_data_27,
  r_data_28,
  r_data_29,
  r_data_30,
  r_data_31,
  wb_o_0,
  wb_o_1,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_7,
  wb_o_8,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_12,
  wb_o_13,
  wb_o_14,
  wb_o_15,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_22,
  wb_o_23,
  wb_o_24,
  wb_o_25,
  wb_o_26,
  wb_o_27,
  wb_o_28,
  wb_o_29,
  wb_o_30,
  wb_o_31,
  r5_o_0,
  r5_o_1,
  r5_o_2,
  r5_o_3,
  r5_o_4,
  N_34_i_0_s2,
  un32_mux_fw,
  N_36_i_0_s3,
  N_30_i_0_s2,
  un30_mux_fw,
  un17_mux_fw_NE,
  mux_fw_1,
  N_32_i_0_s3,
  NET1572_i_i,
  CLK
);
output reg_bank_31 ;
output reg_bank_30 ;
output reg_bank_29 ;
output reg_bank_28 ;
output reg_bank_27 ;
output reg_bank_26 ;
output reg_bank_25 ;
output reg_bank_24 ;
output reg_bank_23 ;
output reg_bank_22 ;
output reg_bank_21 ;
output reg_bank_20 ;
output reg_bank_19 ;
output reg_bank_18 ;
output reg_bank_17 ;
output reg_bank_16 ;
output reg_bank_15 ;
output reg_bank_14 ;
output reg_bank_13 ;
output reg_bank_12 ;
output reg_bank_11 ;
output reg_bank_10 ;
output reg_bank_9 ;
output reg_bank_8 ;
output reg_bank_7 ;
output reg_bank_6 ;
output reg_bank_5 ;
output reg_bank_4 ;
output reg_bank_3 ;
output reg_bank_2 ;
output reg_bank_1 ;
output reg_bank_0 ;
output reg_bank_1_31 ;
output reg_bank_1_30 ;
output reg_bank_1_29 ;
output reg_bank_1_28 ;
output reg_bank_1_27 ;
output reg_bank_1_26 ;
output reg_bank_1_25 ;
output reg_bank_1_24 ;
output reg_bank_1_23 ;
output reg_bank_1_22 ;
output reg_bank_1_21 ;
output reg_bank_1_20 ;
output reg_bank_1_19 ;
output reg_bank_1_18 ;
output reg_bank_1_17 ;
output reg_bank_1_16 ;
output reg_bank_1_15 ;
output reg_bank_1_14 ;
output reg_bank_1_13 ;
output reg_bank_1_12 ;
output reg_bank_1_11 ;
output reg_bank_1_10 ;
output reg_bank_1_9 ;
output reg_bank_1_8 ;
output reg_bank_1_7 ;
output reg_bank_1_6 ;
output reg_bank_1_5 ;
output reg_bank_1_4 ;
output reg_bank_1_3 ;
output reg_bank_1_2 ;
output reg_bank_1_1 ;
output reg_bank_1_0 ;
input CurrState_0 ;
input wb_we_o_0 ;
input ins2core_5 ;
input ins2core_6 ;
input ins2core_7 ;
input ins2core_8 ;
input ins2core_9 ;
input ins2core_0 ;
input ins2core_1 ;
input ins2core_2 ;
input ins2core_3 ;
input ins2core_4 ;
input wb_mux_ctl_o_0 ;
input r32_o_0_0 ;
input r32_o_0_1 ;
input r32_o_0_2 ;
input r32_o_0_3 ;
input r32_o_0_4 ;
input r32_o_0_5 ;
input r32_o_0_6 ;
input r32_o_0_7 ;
input r32_o_0_8 ;
input r32_o_0_9 ;
input r32_o_0_10 ;
input r32_o_0_11 ;
input r32_o_0_12 ;
input r32_o_0_13 ;
input r32_o_0_14 ;
input r32_o_0_15 ;
input r32_o_0_16 ;
input r32_o_0_17 ;
input r32_o_0_18 ;
input r32_o_0_19 ;
input r32_o_0_20 ;
input r32_o_0_21 ;
input r32_o_0_22 ;
input r32_o_0_23 ;
input r32_o_0_24 ;
input r32_o_0_25 ;
input r32_o_0_26 ;
input r32_o_0_27 ;
input r32_o_0_28 ;
input r32_o_0_29 ;
input r32_o_0_30 ;
input r32_o_0_31 ;
input r32_o_0 ;
input r32_o_1 ;
input r32_o_2 ;
input r32_o_3 ;
input r32_o_4 ;
input r32_o_5 ;
input r32_o_6 ;
input r32_o_7 ;
input r32_o_8 ;
input r32_o_9 ;
input r32_o_10 ;
input r32_o_11 ;
input r32_o_12 ;
input r32_o_13 ;
input r32_o_14 ;
input r32_o_15 ;
input r32_o_16 ;
input r32_o_17 ;
input r32_o_18 ;
input r32_o_19 ;
input r32_o_20 ;
input r32_o_21 ;
input r32_o_22 ;
input r32_o_23 ;
input r32_o_24 ;
input r32_o_25 ;
input r32_o_26 ;
input r32_o_27 ;
input r32_o_28 ;
input r32_o_29 ;
input r32_o_30 ;
input r32_o_31 ;
input dout_0 ;
input dout_1 ;
input dout_2 ;
input dout_3 ;
input dout_4 ;
input dout_5 ;
input dout_6 ;
input dout_7 ;
input dout_8 ;
input dout_9 ;
input dout_10 ;
input dout_11 ;
input dout_12 ;
input dout_13 ;
input dout_14 ;
input dout_15 ;
input dout_16 ;
input dout_17 ;
input dout_18 ;
input dout_19 ;
input dout_20 ;
input dout_21 ;
input dout_22 ;
input dout_23 ;
input dout_24 ;
input dout_25 ;
input dout_26 ;
input dout_27 ;
input dout_28 ;
input dout_29 ;
input dout_30 ;
input dout_31 ;
output r_data_0 ;
output r_data_1 ;
output r_data_2 ;
output r_data_3 ;
output r_data_4 ;
output r_data_5 ;
output r_data_6 ;
output r_data_7 ;
output r_data_8 ;
output r_data_9 ;
output r_data_10 ;
output r_data_11 ;
output r_data_12 ;
output r_data_13 ;
output r_data_14 ;
output r_data_15 ;
output r_data_16 ;
output r_data_17 ;
output r_data_18 ;
output r_data_19 ;
output r_data_20 ;
output r_data_21 ;
output r_data_22 ;
output r_data_23 ;
output r_data_24 ;
output r_data_25 ;
output r_data_26 ;
output r_data_27 ;
output r_data_28 ;
output r_data_29 ;
output r_data_30 ;
output r_data_31 ;
output wb_o_0 ;
output wb_o_1 ;
output wb_o_2 ;
output wb_o_3 ;
output wb_o_4 ;
output wb_o_5 ;
output wb_o_6 ;
output wb_o_7 ;
output wb_o_8 ;
output wb_o_9 ;
output wb_o_10 ;
output wb_o_11 ;
output wb_o_12 ;
output wb_o_13 ;
output wb_o_14 ;
output wb_o_15 ;
output wb_o_16 ;
output wb_o_17 ;
output wb_o_18 ;
output wb_o_19 ;
output wb_o_20 ;
output wb_o_21 ;
output wb_o_22 ;
output wb_o_23 ;
output wb_o_24 ;
output wb_o_25 ;
output wb_o_26 ;
output wb_o_27 ;
output wb_o_28 ;
output wb_o_29 ;
output wb_o_30 ;
output wb_o_31 ;
input r5_o_0 ;
input r5_o_1 ;
input r5_o_2 ;
input r5_o_3 ;
input r5_o_4 ;
output N_34_i_0_s2 ;
input un32_mux_fw ;
output N_36_i_0_s3 ;
output N_30_i_0_s2 ;
input un30_mux_fw ;
input un17_mux_fw_NE ;
input mux_fw_1 ;
output N_32_i_0_s3 ;
input NET1572_i_i ;
input CLK ;
wire reg_bank_31 ;
wire reg_bank_30 ;
wire reg_bank_29 ;
wire reg_bank_28 ;
wire reg_bank_27 ;
wire reg_bank_26 ;
wire reg_bank_25 ;
wire reg_bank_24 ;
wire reg_bank_23 ;
wire reg_bank_22 ;
wire reg_bank_21 ;
wire reg_bank_20 ;
wire reg_bank_19 ;
wire reg_bank_18 ;
wire reg_bank_17 ;
wire reg_bank_16 ;
wire reg_bank_15 ;
wire reg_bank_14 ;
wire reg_bank_13 ;
wire reg_bank_12 ;
wire reg_bank_11 ;
wire reg_bank_10 ;
wire reg_bank_9 ;
wire reg_bank_8 ;
wire reg_bank_7 ;
wire reg_bank_6 ;
wire reg_bank_5 ;
wire reg_bank_4 ;
wire reg_bank_3 ;
wire reg_bank_2 ;
wire reg_bank_1 ;
wire reg_bank_0 ;
wire reg_bank_1_31 ;
wire reg_bank_1_30 ;
wire reg_bank_1_29 ;
wire reg_bank_1_28 ;
wire reg_bank_1_27 ;
wire reg_bank_1_26 ;
wire reg_bank_1_25 ;
wire reg_bank_1_24 ;
wire reg_bank_1_23 ;
wire reg_bank_1_22 ;
wire reg_bank_1_21 ;
wire reg_bank_1_20 ;
wire reg_bank_1_19 ;
wire reg_bank_1_18 ;
wire reg_bank_1_17 ;
wire reg_bank_1_16 ;
wire reg_bank_1_15 ;
wire reg_bank_1_14 ;
wire reg_bank_1_13 ;
wire reg_bank_1_12 ;
wire reg_bank_1_11 ;
wire reg_bank_1_10 ;
wire reg_bank_1_9 ;
wire reg_bank_1_8 ;
wire reg_bank_1_7 ;
wire reg_bank_1_6 ;
wire reg_bank_1_5 ;
wire reg_bank_1_4 ;
wire reg_bank_1_3 ;
wire reg_bank_1_2 ;
wire reg_bank_1_1 ;
wire reg_bank_1_0 ;
wire CurrState_0 ;
wire wb_we_o_0 ;
wire ins2core_5 ;
wire ins2core_6 ;
wire ins2core_7 ;
wire ins2core_8 ;
wire ins2core_9 ;
wire ins2core_0 ;
wire ins2core_1 ;
wire ins2core_2 ;
wire ins2core_3 ;
wire ins2core_4 ;
wire wb_mux_ctl_o_0 ;
wire r32_o_0_0 ;
wire r32_o_0_1 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_23 ;
wire r32_o_0_24 ;
wire r32_o_0_25 ;
wire r32_o_0_26 ;
wire r32_o_0_27 ;
wire r32_o_0_28 ;
wire r32_o_0_29 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire dout_8 ;
wire dout_9 ;
wire dout_10 ;
wire dout_11 ;
wire dout_12 ;
wire dout_13 ;
wire dout_14 ;
wire dout_15 ;
wire dout_16 ;
wire dout_17 ;
wire dout_18 ;
wire dout_19 ;
wire dout_20 ;
wire dout_21 ;
wire dout_22 ;
wire dout_23 ;
wire dout_24 ;
wire dout_25 ;
wire dout_26 ;
wire dout_27 ;
wire dout_28 ;
wire dout_29 ;
wire dout_30 ;
wire dout_31 ;
wire r_data_0 ;
wire r_data_1 ;
wire r_data_2 ;
wire r_data_3 ;
wire r_data_4 ;
wire r_data_5 ;
wire r_data_6 ;
wire r_data_7 ;
wire r_data_8 ;
wire r_data_9 ;
wire r_data_10 ;
wire r_data_11 ;
wire r_data_12 ;
wire r_data_13 ;
wire r_data_14 ;
wire r_data_15 ;
wire r_data_16 ;
wire r_data_17 ;
wire r_data_18 ;
wire r_data_19 ;
wire r_data_20 ;
wire r_data_21 ;
wire r_data_22 ;
wire r_data_23 ;
wire r_data_24 ;
wire r_data_25 ;
wire r_data_26 ;
wire r_data_27 ;
wire r_data_28 ;
wire r_data_29 ;
wire r_data_30 ;
wire r_data_31 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_7 ;
wire wb_o_8 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_25 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_28 ;
wire wb_o_29 ;
wire wb_o_30 ;
wire wb_o_31 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_2 ;
wire r5_o_3 ;
wire r5_o_4 ;
wire N_34_i_0_s2 ;
wire un32_mux_fw ;
wire N_36_i_0_s3 ;
wire N_30_i_0_s2 ;
wire un30_mux_fw ;
wire un17_mux_fw_NE ;
wire mux_fw_1 ;
wire N_32_i_0_s3 ;
wire NET1572_i_i ;
wire CLK ;
wire [4:0] r_wraddress;
wire [4:0] r_rdaddress_b;
wire [4:0] r_rdaddress_a;
wire [4:0] r_rdaddress_a_0;
wire [4:0] r_rdaddress_b_0;
wire r_wren ;
wire un15_qa_NE ;
wire N_32_i_0_s3_a ;
wire un24_qa_i_0_a2 ;
wire N_30_i_0_s2_a ;
wire un24_qb_i_0_a2 ;
wire un15_qb_NE ;
wire un15_qb_NE_1 ;
wire un15_qb_NE_a ;
wire un15_qa_NE_1 ;
wire un15_qa_NE_2 ;
wire un24_qa_i_0_a2_a ;
wire un24_qb_i_0_a2_a ;
wire GND ;
wire VCC ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @7:137
  cyclone_lcell r_wraddress_4__Z (
	.regout(r_wraddress[4]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_wraddress_4__Z.operation_mode="normal";
defparam r_wraddress_4__Z.output_mode="reg_only";
defparam r_wraddress_4__Z.lut_mask="ff00";
defparam r_wraddress_4__Z.synch_mode="off";
defparam r_wraddress_4__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_wraddress_3__Z (
	.regout(r_wraddress[3]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_wraddress_3__Z.operation_mode="normal";
defparam r_wraddress_3__Z.output_mode="reg_only";
defparam r_wraddress_3__Z.lut_mask="ff00";
defparam r_wraddress_3__Z.synch_mode="off";
defparam r_wraddress_3__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_wraddress_2__Z (
	.regout(r_wraddress[2]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_wraddress_2__Z.operation_mode="normal";
defparam r_wraddress_2__Z.output_mode="reg_only";
defparam r_wraddress_2__Z.lut_mask="ff00";
defparam r_wraddress_2__Z.synch_mode="off";
defparam r_wraddress_2__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_wraddress_1__Z (
	.regout(r_wraddress[1]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_wraddress_1__Z.operation_mode="normal";
defparam r_wraddress_1__Z.output_mode="reg_only";
defparam r_wraddress_1__Z.lut_mask="ff00";
defparam r_wraddress_1__Z.synch_mode="off";
defparam r_wraddress_1__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_wraddress_0__Z (
	.regout(r_wraddress[0]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_wraddress_0__Z.operation_mode="normal";
defparam r_wraddress_0__Z.output_mode="reg_only";
defparam r_wraddress_0__Z.lut_mask="ff00";
defparam r_wraddress_0__Z.synch_mode="off";
defparam r_wraddress_0__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_31__Z (
	.combout(wb_o_31),
	.regout(r_data_31),
	.clk(CLK),
	.dataa(dout_31),
	.datab(r32_o_31),
	.datac(r32_o_0_31),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_31__Z.operation_mode="normal";
defparam r_data_31__Z.output_mode="reg_and_comb";
defparam r_data_31__Z.lut_mask="eef0";
defparam r_data_31__Z.synch_mode="off";
defparam r_data_31__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_30__Z (
	.combout(wb_o_30),
	.regout(r_data_30),
	.clk(CLK),
	.dataa(dout_30),
	.datab(r32_o_30),
	.datac(r32_o_0_30),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_30__Z.operation_mode="normal";
defparam r_data_30__Z.output_mode="reg_and_comb";
defparam r_data_30__Z.lut_mask="eef0";
defparam r_data_30__Z.synch_mode="off";
defparam r_data_30__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_29__Z (
	.combout(wb_o_29),
	.regout(r_data_29),
	.clk(CLK),
	.dataa(dout_29),
	.datab(r32_o_29),
	.datac(r32_o_0_29),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_29__Z.operation_mode="normal";
defparam r_data_29__Z.output_mode="reg_and_comb";
defparam r_data_29__Z.lut_mask="eef0";
defparam r_data_29__Z.synch_mode="off";
defparam r_data_29__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_28__Z (
	.combout(wb_o_28),
	.regout(r_data_28),
	.clk(CLK),
	.dataa(dout_28),
	.datab(r32_o_28),
	.datac(r32_o_0_28),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_28__Z.operation_mode="normal";
defparam r_data_28__Z.output_mode="reg_and_comb";
defparam r_data_28__Z.lut_mask="eef0";
defparam r_data_28__Z.synch_mode="off";
defparam r_data_28__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_27__Z (
	.combout(wb_o_27),
	.regout(r_data_27),
	.clk(CLK),
	.dataa(dout_27),
	.datab(r32_o_27),
	.datac(r32_o_0_27),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_27__Z.operation_mode="normal";
defparam r_data_27__Z.output_mode="reg_and_comb";
defparam r_data_27__Z.lut_mask="eef0";
defparam r_data_27__Z.synch_mode="off";
defparam r_data_27__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_26__Z (
	.combout(wb_o_26),
	.regout(r_data_26),
	.clk(CLK),
	.dataa(dout_26),
	.datab(r32_o_26),
	.datac(r32_o_0_26),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_26__Z.operation_mode="normal";
defparam r_data_26__Z.output_mode="reg_and_comb";
defparam r_data_26__Z.lut_mask="eef0";
defparam r_data_26__Z.synch_mode="off";
defparam r_data_26__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_25__Z (
	.combout(wb_o_25),
	.regout(r_data_25),
	.clk(CLK),
	.dataa(dout_25),
	.datab(r32_o_25),
	.datac(r32_o_0_25),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_25__Z.operation_mode="normal";
defparam r_data_25__Z.output_mode="reg_and_comb";
defparam r_data_25__Z.lut_mask="eef0";
defparam r_data_25__Z.synch_mode="off";
defparam r_data_25__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_24__Z (
	.combout(wb_o_24),
	.regout(r_data_24),
	.clk(CLK),
	.dataa(dout_24),
	.datab(r32_o_24),
	.datac(r32_o_0_24),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_24__Z.operation_mode="normal";
defparam r_data_24__Z.output_mode="reg_and_comb";
defparam r_data_24__Z.lut_mask="eef0";
defparam r_data_24__Z.synch_mode="off";
defparam r_data_24__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_23__Z (
	.combout(wb_o_23),
	.regout(r_data_23),
	.clk(CLK),
	.dataa(dout_23),
	.datab(r32_o_23),
	.datac(r32_o_0_23),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_23__Z.operation_mode="normal";
defparam r_data_23__Z.output_mode="reg_and_comb";
defparam r_data_23__Z.lut_mask="eef0";
defparam r_data_23__Z.synch_mode="off";
defparam r_data_23__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_22__Z (
	.combout(wb_o_22),
	.regout(r_data_22),
	.clk(CLK),
	.dataa(dout_22),
	.datab(r32_o_22),
	.datac(r32_o_0_22),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_22__Z.operation_mode="normal";
defparam r_data_22__Z.output_mode="reg_and_comb";
defparam r_data_22__Z.lut_mask="eef0";
defparam r_data_22__Z.synch_mode="off";
defparam r_data_22__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_21__Z (
	.combout(wb_o_21),
	.regout(r_data_21),
	.clk(CLK),
	.dataa(dout_21),
	.datab(r32_o_21),
	.datac(r32_o_0_21),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_21__Z.operation_mode="normal";
defparam r_data_21__Z.output_mode="reg_and_comb";
defparam r_data_21__Z.lut_mask="eef0";
defparam r_data_21__Z.synch_mode="off";
defparam r_data_21__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_20__Z (
	.combout(wb_o_20),
	.regout(r_data_20),
	.clk(CLK),
	.dataa(dout_20),
	.datab(r32_o_20),
	.datac(r32_o_0_20),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_20__Z.operation_mode="normal";
defparam r_data_20__Z.output_mode="reg_and_comb";
defparam r_data_20__Z.lut_mask="eef0";
defparam r_data_20__Z.synch_mode="off";
defparam r_data_20__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_19__Z (
	.combout(wb_o_19),
	.regout(r_data_19),
	.clk(CLK),
	.dataa(dout_19),
	.datab(r32_o_19),
	.datac(r32_o_0_19),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_19__Z.operation_mode="normal";
defparam r_data_19__Z.output_mode="reg_and_comb";
defparam r_data_19__Z.lut_mask="eef0";
defparam r_data_19__Z.synch_mode="off";
defparam r_data_19__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_18__Z (
	.combout(wb_o_18),
	.regout(r_data_18),
	.clk(CLK),
	.dataa(dout_18),
	.datab(r32_o_18),
	.datac(r32_o_0_18),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_18__Z.operation_mode="normal";
defparam r_data_18__Z.output_mode="reg_and_comb";
defparam r_data_18__Z.lut_mask="eef0";
defparam r_data_18__Z.synch_mode="off";
defparam r_data_18__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_17__Z (
	.combout(wb_o_17),
	.regout(r_data_17),
	.clk(CLK),
	.dataa(dout_17),
	.datab(r32_o_17),
	.datac(r32_o_0_17),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_17__Z.operation_mode="normal";
defparam r_data_17__Z.output_mode="reg_and_comb";
defparam r_data_17__Z.lut_mask="eef0";
defparam r_data_17__Z.synch_mode="off";
defparam r_data_17__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_16__Z (
	.combout(wb_o_16),
	.regout(r_data_16),
	.clk(CLK),
	.dataa(dout_16),
	.datab(r32_o_16),
	.datac(r32_o_0_16),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_16__Z.operation_mode="normal";
defparam r_data_16__Z.output_mode="reg_and_comb";
defparam r_data_16__Z.lut_mask="eef0";
defparam r_data_16__Z.synch_mode="off";
defparam r_data_16__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_15__Z (
	.combout(wb_o_15),
	.regout(r_data_15),
	.clk(CLK),
	.dataa(dout_15),
	.datab(r32_o_15),
	.datac(r32_o_0_15),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_15__Z.operation_mode="normal";
defparam r_data_15__Z.output_mode="reg_and_comb";
defparam r_data_15__Z.lut_mask="eef0";
defparam r_data_15__Z.synch_mode="off";
defparam r_data_15__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_14__Z (
	.combout(wb_o_14),
	.regout(r_data_14),
	.clk(CLK),
	.dataa(dout_14),
	.datab(r32_o_14),
	.datac(r32_o_0_14),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_14__Z.operation_mode="normal";
defparam r_data_14__Z.output_mode="reg_and_comb";
defparam r_data_14__Z.lut_mask="eef0";
defparam r_data_14__Z.synch_mode="off";
defparam r_data_14__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_13__Z (
	.combout(wb_o_13),
	.regout(r_data_13),
	.clk(CLK),
	.dataa(dout_13),
	.datab(r32_o_13),
	.datac(r32_o_0_13),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_13__Z.operation_mode="normal";
defparam r_data_13__Z.output_mode="reg_and_comb";
defparam r_data_13__Z.lut_mask="eef0";
defparam r_data_13__Z.synch_mode="off";
defparam r_data_13__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_12__Z (
	.combout(wb_o_12),
	.regout(r_data_12),
	.clk(CLK),
	.dataa(dout_12),
	.datab(r32_o_12),
	.datac(r32_o_0_12),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_12__Z.operation_mode="normal";
defparam r_data_12__Z.output_mode="reg_and_comb";
defparam r_data_12__Z.lut_mask="eef0";
defparam r_data_12__Z.synch_mode="off";
defparam r_data_12__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_11__Z (
	.combout(wb_o_11),
	.regout(r_data_11),
	.clk(CLK),
	.dataa(dout_11),
	.datab(r32_o_11),
	.datac(r32_o_0_11),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_11__Z.operation_mode="normal";
defparam r_data_11__Z.output_mode="reg_and_comb";
defparam r_data_11__Z.lut_mask="eef0";
defparam r_data_11__Z.synch_mode="off";
defparam r_data_11__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_10__Z (
	.combout(wb_o_10),
	.regout(r_data_10),
	.clk(CLK),
	.dataa(dout_10),
	.datab(r32_o_10),
	.datac(r32_o_0_10),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_10__Z.operation_mode="normal";
defparam r_data_10__Z.output_mode="reg_and_comb";
defparam r_data_10__Z.lut_mask="eef0";
defparam r_data_10__Z.synch_mode="off";
defparam r_data_10__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_9__Z (
	.combout(wb_o_9),
	.regout(r_data_9),
	.clk(CLK),
	.dataa(dout_9),
	.datab(r32_o_9),
	.datac(r32_o_0_9),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_9__Z.operation_mode="normal";
defparam r_data_9__Z.output_mode="reg_and_comb";
defparam r_data_9__Z.lut_mask="eef0";
defparam r_data_9__Z.synch_mode="off";
defparam r_data_9__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_8__Z (
	.combout(wb_o_8),
	.regout(r_data_8),
	.clk(CLK),
	.dataa(dout_8),
	.datab(r32_o_8),
	.datac(r32_o_0_8),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_8__Z.operation_mode="normal";
defparam r_data_8__Z.output_mode="reg_and_comb";
defparam r_data_8__Z.lut_mask="eef0";
defparam r_data_8__Z.synch_mode="off";
defparam r_data_8__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_7__Z (
	.combout(wb_o_7),
	.regout(r_data_7),
	.clk(CLK),
	.dataa(dout_7),
	.datab(r32_o_7),
	.datac(r32_o_0_7),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_7__Z.operation_mode="normal";
defparam r_data_7__Z.output_mode="reg_and_comb";
defparam r_data_7__Z.lut_mask="eef0";
defparam r_data_7__Z.synch_mode="off";
defparam r_data_7__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_6__Z (
	.combout(wb_o_6),
	.regout(r_data_6),
	.clk(CLK),
	.dataa(dout_6),
	.datab(r32_o_6),
	.datac(r32_o_0_6),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_6__Z.operation_mode="normal";
defparam r_data_6__Z.output_mode="reg_and_comb";
defparam r_data_6__Z.lut_mask="eef0";
defparam r_data_6__Z.synch_mode="off";
defparam r_data_6__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_5__Z (
	.combout(wb_o_5),
	.regout(r_data_5),
	.clk(CLK),
	.dataa(dout_5),
	.datab(r32_o_5),
	.datac(r32_o_0_5),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_5__Z.operation_mode="normal";
defparam r_data_5__Z.output_mode="reg_and_comb";
defparam r_data_5__Z.lut_mask="eef0";
defparam r_data_5__Z.synch_mode="off";
defparam r_data_5__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_4__Z (
	.combout(wb_o_4),
	.regout(r_data_4),
	.clk(CLK),
	.dataa(dout_4),
	.datab(r32_o_4),
	.datac(r32_o_0_4),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_4__Z.operation_mode="normal";
defparam r_data_4__Z.output_mode="reg_and_comb";
defparam r_data_4__Z.lut_mask="eef0";
defparam r_data_4__Z.synch_mode="off";
defparam r_data_4__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_3__Z (
	.combout(wb_o_3),
	.regout(r_data_3),
	.clk(CLK),
	.dataa(dout_3),
	.datab(r32_o_3),
	.datac(r32_o_0_3),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_3__Z.operation_mode="normal";
defparam r_data_3__Z.output_mode="reg_and_comb";
defparam r_data_3__Z.lut_mask="eef0";
defparam r_data_3__Z.synch_mode="off";
defparam r_data_3__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_2__Z (
	.combout(wb_o_2),
	.regout(r_data_2),
	.clk(CLK),
	.dataa(dout_2),
	.datab(r32_o_2),
	.datac(r32_o_0_2),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_2__Z.operation_mode="normal";
defparam r_data_2__Z.output_mode="reg_and_comb";
defparam r_data_2__Z.lut_mask="eef0";
defparam r_data_2__Z.synch_mode="off";
defparam r_data_2__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_1__Z (
	.combout(wb_o_1),
	.regout(r_data_1),
	.clk(CLK),
	.dataa(dout_1),
	.datab(r32_o_1),
	.datac(r32_o_0_1),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_1__Z.operation_mode="normal";
defparam r_data_1__Z.output_mode="reg_and_comb";
defparam r_data_1__Z.lut_mask="eef0";
defparam r_data_1__Z.synch_mode="off";
defparam r_data_1__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_data_0__Z (
	.combout(wb_o_0),
	.regout(r_data_0),
	.clk(CLK),
	.dataa(dout_0),
	.datab(r32_o_0),
	.datac(r32_o_0_0),
	.datad(wb_mux_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_data_0__Z.operation_mode="normal";
defparam r_data_0__Z.output_mode="reg_and_comb";
defparam r_data_0__Z.lut_mask="eef0";
defparam r_data_0__Z.synch_mode="off";
defparam r_data_0__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_4__Z (
	.regout(r_rdaddress_b[4]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_4__Z.operation_mode="normal";
defparam r_rdaddress_b_4__Z.output_mode="reg_only";
defparam r_rdaddress_b_4__Z.lut_mask="ff00";
defparam r_rdaddress_b_4__Z.synch_mode="off";
defparam r_rdaddress_b_4__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_3__Z (
	.regout(r_rdaddress_b[3]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_3__Z.operation_mode="normal";
defparam r_rdaddress_b_3__Z.output_mode="reg_only";
defparam r_rdaddress_b_3__Z.lut_mask="ff00";
defparam r_rdaddress_b_3__Z.synch_mode="off";
defparam r_rdaddress_b_3__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_2__Z (
	.regout(r_rdaddress_b[2]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_2__Z.operation_mode="normal";
defparam r_rdaddress_b_2__Z.output_mode="reg_only";
defparam r_rdaddress_b_2__Z.lut_mask="ff00";
defparam r_rdaddress_b_2__Z.synch_mode="off";
defparam r_rdaddress_b_2__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_1__Z (
	.regout(r_rdaddress_b[1]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_1__Z.operation_mode="normal";
defparam r_rdaddress_b_1__Z.output_mode="reg_only";
defparam r_rdaddress_b_1__Z.lut_mask="ff00";
defparam r_rdaddress_b_1__Z.synch_mode="off";
defparam r_rdaddress_b_1__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_0__Z (
	.regout(r_rdaddress_b[0]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_0__Z.operation_mode="normal";
defparam r_rdaddress_b_0__Z.output_mode="reg_only";
defparam r_rdaddress_b_0__Z.lut_mask="ff00";
defparam r_rdaddress_b_0__Z.synch_mode="off";
defparam r_rdaddress_b_0__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_4__Z (
	.regout(r_rdaddress_a[4]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_4__Z.operation_mode="normal";
defparam r_rdaddress_a_4__Z.output_mode="reg_only";
defparam r_rdaddress_a_4__Z.lut_mask="ff00";
defparam r_rdaddress_a_4__Z.synch_mode="off";
defparam r_rdaddress_a_4__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_3__Z (
	.regout(r_rdaddress_a[3]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_3__Z.operation_mode="normal";
defparam r_rdaddress_a_3__Z.output_mode="reg_only";
defparam r_rdaddress_a_3__Z.lut_mask="ff00";
defparam r_rdaddress_a_3__Z.synch_mode="off";
defparam r_rdaddress_a_3__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_2__Z (
	.regout(r_rdaddress_a[2]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_2__Z.operation_mode="normal";
defparam r_rdaddress_a_2__Z.output_mode="reg_only";
defparam r_rdaddress_a_2__Z.lut_mask="ff00";
defparam r_rdaddress_a_2__Z.synch_mode="off";
defparam r_rdaddress_a_2__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_1__Z (
	.regout(r_rdaddress_a[1]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_1__Z.operation_mode="normal";
defparam r_rdaddress_a_1__Z.output_mode="reg_only";
defparam r_rdaddress_a_1__Z.lut_mask="ff00";
defparam r_rdaddress_a_1__Z.synch_mode="off";
defparam r_rdaddress_a_1__Z.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_0__Z (
	.regout(r_rdaddress_a[0]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ins2core_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_0__Z.operation_mode="normal";
defparam r_rdaddress_a_0__Z.output_mode="reg_only";
defparam r_rdaddress_a_0__Z.lut_mask="ff00";
defparam r_rdaddress_a_0__Z.synch_mode="off";
defparam r_rdaddress_a_0__Z.sum_lutc_input="datac";
// @7:137
  cyclone_lcell r_wren_Z (
	.regout(r_wren),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(wb_we_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_wren_Z.operation_mode="normal";
defparam r_wren_Z.output_mode="reg_only";
defparam r_wren_Z.lut_mask="ff00";
defparam r_wren_Z.synch_mode="off";
defparam r_wren_Z.sum_lutc_input="datac";
  cyclone_lcell N_32_i_0_s3_cZ (
	.combout(N_32_i_0_s3),
	.dataa(r_wren),
	.datab(un15_qa_NE),
	.datac(N_32_i_0_s3_a),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_32_i_0_s3_cZ.operation_mode="normal";
defparam N_32_i_0_s3_cZ.output_mode="comb_only";
defparam N_32_i_0_s3_cZ.lut_mask="00d0";
defparam N_32_i_0_s3_cZ.synch_mode="off";
defparam N_32_i_0_s3_cZ.sum_lutc_input="datac";
  cyclone_lcell N_32_i_0_s3_a_cZ (
	.combout(N_32_i_0_s3_a),
	.dataa(wb_we_o_0),
	.datab(un24_qa_i_0_a2),
	.datac(un17_mux_fw_NE),
	.datad(un30_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_32_i_0_s3_a_cZ.operation_mode="normal";
defparam N_32_i_0_s3_a_cZ.output_mode="comb_only";
defparam N_32_i_0_s3_a_cZ.lut_mask="3331";
defparam N_32_i_0_s3_a_cZ.synch_mode="off";
defparam N_32_i_0_s3_a_cZ.sum_lutc_input="datac";
  cyclone_lcell N_30_i_0_s2_cZ (
	.combout(N_30_i_0_s2),
	.dataa(un24_qa_i_0_a2),
	.datab(un15_qa_NE),
	.datac(N_30_i_0_s2_a),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_30_i_0_s2_cZ.operation_mode="normal";
defparam N_30_i_0_s2_cZ.output_mode="comb_only";
defparam N_30_i_0_s2_cZ.lut_mask="0001";
defparam N_30_i_0_s2_cZ.synch_mode="off";
defparam N_30_i_0_s2_cZ.sum_lutc_input="datac";
  cyclone_lcell N_30_i_0_s2_a_cZ (
	.combout(N_30_i_0_s2_a),
	.dataa(r_wren),
	.datab(wb_we_o_0),
	.datac(un17_mux_fw_NE),
	.datad(un30_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_30_i_0_s2_a_cZ.operation_mode="normal";
defparam N_30_i_0_s2_a_cZ.output_mode="comb_only";
defparam N_30_i_0_s2_a_cZ.lut_mask="555d";
defparam N_30_i_0_s2_a_cZ.synch_mode="off";
defparam N_30_i_0_s2_a_cZ.sum_lutc_input="datac";
  cyclone_lcell N_36_i_0_s3_cZ (
	.combout(N_36_i_0_s3),
	.dataa(r_wren),
	.datab(un24_qb_i_0_a2),
	.datac(un15_qb_NE),
	.datad(un32_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_36_i_0_s3_cZ.operation_mode="normal";
defparam N_36_i_0_s3_cZ.output_mode="comb_only";
defparam N_36_i_0_s3_cZ.lut_mask="3100";
defparam N_36_i_0_s3_cZ.synch_mode="off";
defparam N_36_i_0_s3_cZ.sum_lutc_input="datac";
  cyclone_lcell N_34_i_0_s2_cZ (
	.combout(N_34_i_0_s2),
	.dataa(r_wren),
	.datab(un24_qb_i_0_a2),
	.datac(un15_qb_NE),
	.datad(un32_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_34_i_0_s2_cZ.operation_mode="normal";
defparam N_34_i_0_s2_cZ.output_mode="comb_only";
defparam N_34_i_0_s2_cZ.lut_mask="0200";
defparam N_34_i_0_s2_cZ.synch_mode="off";
defparam N_34_i_0_s2_cZ.sum_lutc_input="datac";
// @7:160
  cyclone_lcell un15_qb_NE_cZ (
	.combout(un15_qb_NE),
	.dataa(r_wraddress[4]),
	.datab(r_rdaddress_b[4]),
	.datac(un15_qb_NE_1),
	.datad(un15_qb_NE_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un15_qb_NE_cZ.operation_mode="normal";
defparam un15_qb_NE_cZ.output_mode="comb_only";
defparam un15_qb_NE_cZ.lut_mask="fff6";
defparam un15_qb_NE_cZ.synch_mode="off";
defparam un15_qb_NE_cZ.sum_lutc_input="datac";
// @7:160
  cyclone_lcell un15_qb_NE_a_cZ (
	.combout(un15_qb_NE_a),
	.dataa(r_rdaddress_b[2]),
	.datab(r_wraddress[2]),
	.datac(r_rdaddress_b[3]),
	.datad(r_wraddress[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un15_qb_NE_a_cZ.operation_mode="normal";
defparam un15_qb_NE_a_cZ.output_mode="comb_only";
defparam un15_qb_NE_a_cZ.lut_mask="6ff6";
defparam un15_qb_NE_a_cZ.synch_mode="off";
defparam un15_qb_NE_a_cZ.sum_lutc_input="datac";
// @7:156
  cyclone_lcell un15_qa_NE_cZ (
	.combout(un15_qa_NE),
	.dataa(r_rdaddress_a[4]),
	.datab(r_wraddress[4]),
	.datac(un15_qa_NE_1),
	.datad(un15_qa_NE_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un15_qa_NE_cZ.operation_mode="normal";
defparam un15_qa_NE_cZ.output_mode="comb_only";
defparam un15_qa_NE_cZ.lut_mask="fff6";
defparam un15_qa_NE_cZ.synch_mode="off";
defparam un15_qa_NE_cZ.sum_lutc_input="datac";
// @7:155
  cyclone_lcell un24_qa_i_0_a2_cZ (
	.combout(un24_qa_i_0_a2),
	.dataa(r_rdaddress_a[3]),
	.datab(r_rdaddress_a[2]),
	.datac(r_rdaddress_a[4]),
	.datad(un24_qa_i_0_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un24_qa_i_0_a2_cZ.operation_mode="normal";
defparam un24_qa_i_0_a2_cZ.output_mode="comb_only";
defparam un24_qa_i_0_a2_cZ.lut_mask="0100";
defparam un24_qa_i_0_a2_cZ.synch_mode="off";
defparam un24_qa_i_0_a2_cZ.sum_lutc_input="datac";
// @7:155
  cyclone_lcell un24_qa_i_0_a2_a_cZ (
	.combout(un24_qa_i_0_a2_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(r_rdaddress_a[0]),
	.datad(r_rdaddress_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un24_qa_i_0_a2_a_cZ.operation_mode="normal";
defparam un24_qa_i_0_a2_a_cZ.output_mode="comb_only";
defparam un24_qa_i_0_a2_a_cZ.lut_mask="000f";
defparam un24_qa_i_0_a2_a_cZ.synch_mode="off";
defparam un24_qa_i_0_a2_a_cZ.sum_lutc_input="datac";
// @7:155
  cyclone_lcell un24_qb_i_0_a2_cZ (
	.combout(un24_qb_i_0_a2),
	.dataa(r_rdaddress_b[3]),
	.datab(r_rdaddress_b[2]),
	.datac(r_rdaddress_b[4]),
	.datad(un24_qb_i_0_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un24_qb_i_0_a2_cZ.operation_mode="normal";
defparam un24_qb_i_0_a2_cZ.output_mode="comb_only";
defparam un24_qb_i_0_a2_cZ.lut_mask="0100";
defparam un24_qb_i_0_a2_cZ.synch_mode="off";
defparam un24_qb_i_0_a2_cZ.sum_lutc_input="datac";
// @7:155
  cyclone_lcell un24_qb_i_0_a2_a_cZ (
	.combout(un24_qb_i_0_a2_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(r_rdaddress_b[0]),
	.datad(r_rdaddress_b[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un24_qb_i_0_a2_a_cZ.operation_mode="normal";
defparam un24_qb_i_0_a2_a_cZ.output_mode="comb_only";
defparam un24_qb_i_0_a2_a_cZ.lut_mask="000f";
defparam un24_qb_i_0_a2_a_cZ.synch_mode="off";
defparam un24_qb_i_0_a2_a_cZ.sum_lutc_input="datac";
// @7:160
  cyclone_lcell un15_qb_NE_1_cZ (
	.combout(un15_qb_NE_1),
	.dataa(r_rdaddress_b[1]),
	.datab(r_wraddress[1]),
	.datac(r_rdaddress_b[0]),
	.datad(r_wraddress[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un15_qb_NE_1_cZ.operation_mode="normal";
defparam un15_qb_NE_1_cZ.output_mode="comb_only";
defparam un15_qb_NE_1_cZ.lut_mask="6ff6";
defparam un15_qb_NE_1_cZ.synch_mode="off";
defparam un15_qb_NE_1_cZ.sum_lutc_input="datac";
// @7:156
  cyclone_lcell un15_qa_NE_2_cZ (
	.combout(un15_qa_NE_2),
	.dataa(r_rdaddress_a[3]),
	.datab(r_wraddress[3]),
	.datac(r_rdaddress_a[2]),
	.datad(r_wraddress[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un15_qa_NE_2_cZ.operation_mode="normal";
defparam un15_qa_NE_2_cZ.output_mode="comb_only";
defparam un15_qa_NE_2_cZ.lut_mask="6ff6";
defparam un15_qa_NE_2_cZ.synch_mode="off";
defparam un15_qa_NE_2_cZ.sum_lutc_input="datac";
// @7:156
  cyclone_lcell un15_qa_NE_1_cZ (
	.combout(un15_qa_NE_1),
	.dataa(r_rdaddress_a[1]),
	.datab(r_wraddress[1]),
	.datac(r_rdaddress_a[0]),
	.datad(r_wraddress[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un15_qa_NE_1_cZ.operation_mode="normal";
defparam un15_qa_NE_1_cZ.output_mode="comb_only";
defparam un15_qa_NE_1_cZ.lut_mask="6ff6";
defparam un15_qa_NE_1_cZ.synch_mode="off";
defparam un15_qa_NE_1_cZ.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_0_4_ (
	.combout(r_rdaddress_a_0[4]),
	.dataa(r_rdaddress_a[4]),
	.datab(CurrState_0),
	.datac(ins2core_9),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_0_4_.operation_mode="normal";
defparam r_rdaddress_a_0_4_.output_mode="comb_only";
defparam r_rdaddress_a_0_4_.lut_mask="b8b8";
defparam r_rdaddress_a_0_4_.synch_mode="off";
defparam r_rdaddress_a_0_4_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_0_3_ (
	.combout(r_rdaddress_a_0[3]),
	.dataa(r_rdaddress_a[3]),
	.datab(CurrState_0),
	.datac(ins2core_8),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_0_3_.operation_mode="normal";
defparam r_rdaddress_a_0_3_.output_mode="comb_only";
defparam r_rdaddress_a_0_3_.lut_mask="b8b8";
defparam r_rdaddress_a_0_3_.synch_mode="off";
defparam r_rdaddress_a_0_3_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_0_2_ (
	.combout(r_rdaddress_a_0[2]),
	.dataa(r_rdaddress_a[2]),
	.datab(CurrState_0),
	.datac(ins2core_7),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_0_2_.operation_mode="normal";
defparam r_rdaddress_a_0_2_.output_mode="comb_only";
defparam r_rdaddress_a_0_2_.lut_mask="b8b8";
defparam r_rdaddress_a_0_2_.synch_mode="off";
defparam r_rdaddress_a_0_2_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_0_1_ (
	.combout(r_rdaddress_a_0[1]),
	.dataa(r_rdaddress_a[1]),
	.datab(CurrState_0),
	.datac(ins2core_6),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_0_1_.operation_mode="normal";
defparam r_rdaddress_a_0_1_.output_mode="comb_only";
defparam r_rdaddress_a_0_1_.lut_mask="b8b8";
defparam r_rdaddress_a_0_1_.synch_mode="off";
defparam r_rdaddress_a_0_1_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_a_0_0_ (
	.combout(r_rdaddress_a_0[0]),
	.dataa(r_rdaddress_a[0]),
	.datab(CurrState_0),
	.datac(ins2core_5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_a_0_0_.operation_mode="normal";
defparam r_rdaddress_a_0_0_.output_mode="comb_only";
defparam r_rdaddress_a_0_0_.lut_mask="b8b8";
defparam r_rdaddress_a_0_0_.synch_mode="off";
defparam r_rdaddress_a_0_0_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_0_4_ (
	.combout(r_rdaddress_b_0[4]),
	.dataa(r_rdaddress_b[4]),
	.datab(CurrState_0),
	.datac(ins2core_4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_0_4_.operation_mode="normal";
defparam r_rdaddress_b_0_4_.output_mode="comb_only";
defparam r_rdaddress_b_0_4_.lut_mask="b8b8";
defparam r_rdaddress_b_0_4_.synch_mode="off";
defparam r_rdaddress_b_0_4_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_0_3_ (
	.combout(r_rdaddress_b_0[3]),
	.dataa(r_rdaddress_b[3]),
	.datab(CurrState_0),
	.datac(ins2core_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_0_3_.operation_mode="normal";
defparam r_rdaddress_b_0_3_.output_mode="comb_only";
defparam r_rdaddress_b_0_3_.lut_mask="b8b8";
defparam r_rdaddress_b_0_3_.synch_mode="off";
defparam r_rdaddress_b_0_3_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_0_2_ (
	.combout(r_rdaddress_b_0[2]),
	.dataa(r_rdaddress_b[2]),
	.datab(CurrState_0),
	.datac(ins2core_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_0_2_.operation_mode="normal";
defparam r_rdaddress_b_0_2_.output_mode="comb_only";
defparam r_rdaddress_b_0_2_.lut_mask="b8b8";
defparam r_rdaddress_b_0_2_.synch_mode="off";
defparam r_rdaddress_b_0_2_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_0_1_ (
	.combout(r_rdaddress_b_0[1]),
	.dataa(r_rdaddress_b[1]),
	.datab(CurrState_0),
	.datac(ins2core_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_0_1_.operation_mode="normal";
defparam r_rdaddress_b_0_1_.output_mode="comb_only";
defparam r_rdaddress_b_0_1_.lut_mask="b8b8";
defparam r_rdaddress_b_0_1_.synch_mode="off";
defparam r_rdaddress_b_0_1_.sum_lutc_input="datac";
// @7:144
  cyclone_lcell r_rdaddress_b_0_0_ (
	.combout(r_rdaddress_b_0[0]),
	.dataa(r_rdaddress_b[0]),
	.datab(CurrState_0),
	.datac(ins2core_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rdaddress_b_0_0_.operation_mode="normal";
defparam r_rdaddress_b_0_0_.output_mode="comb_only";
defparam r_rdaddress_b_0_0_.lut_mask="b8b8";
defparam r_rdaddress_b_0_0_.synch_mode="off";
defparam r_rdaddress_b_0_0_.sum_lutc_input="datac";
// @7:151
  altsyncram reg_bank_1_I_1_Z (
	.wren_a(wb_we_o_0),
	.wren_b(GND),
	.data_a({wb_o_31, wb_o_30, wb_o_29, wb_o_28, wb_o_27, wb_o_26, wb_o_25, 
   wb_o_24, wb_o_23, wb_o_22, wb_o_21, wb_o_20, wb_o_19, wb_o_18, wb_o_17, 
   wb_o_16, wb_o_15, wb_o_14, wb_o_13, wb_o_12, wb_o_11, wb_o_10, wb_o_9, 
   wb_o_8, wb_o_7, wb_o_6, wb_o_5, wb_o_4, wb_o_3, wb_o_2, wb_o_1, wb_o_0}),
	.address_a({r5_o_4, r5_o_3, r5_o_2, r5_o_1, r5_o_0}),
	.address_b({r_rdaddress_b_0[4], r_rdaddress_b_0[3], r_rdaddress_b_0[2], 
   r_rdaddress_b_0[1], r_rdaddress_b_0[0]}),
	.clock0(CLK),
	.clock1(CLK),
	.clocken0(VCC),
	.clocken1(VCC),
	.q_b({reg_bank_1_31, reg_bank_1_30, reg_bank_1_29, reg_bank_1_28, reg_bank_1_27, 
   reg_bank_1_26, reg_bank_1_25, reg_bank_1_24, reg_bank_1_23, reg_bank_1_22, 
   reg_bank_1_21, reg_bank_1_20, reg_bank_1_19, reg_bank_1_18, reg_bank_1_17, 
   reg_bank_1_16, reg_bank_1_15, reg_bank_1_14, reg_bank_1_13, reg_bank_1_12, 
   reg_bank_1_11, reg_bank_1_10, reg_bank_1_9, reg_bank_1_8, reg_bank_1_7, 
   reg_bank_1_6, reg_bank_1_5, reg_bank_1_4, reg_bank_1_3, reg_bank_1_2, 
   reg_bank_1_1, reg_bank_1_0}),
   /* default port values */ 
   .aclr0(1'b0),
   .aclr1(1'b0),
   .addressstall_a(1'b0),
   .addressstall_b(1'b0),
   .byteena_a(1'b1),
   .byteena_b(1'b1),
   .data_b(1'b1),
   .rden_b(1'b1)
);
defparam reg_bank_1_I_1_Z.lpm_type =  "altsyncram";
defparam reg_bank_1_I_1_Z.operation_mode =  "DUAL_PORT";
defparam reg_bank_1_I_1_Z.width_a =  32;
defparam reg_bank_1_I_1_Z.widthad_a =  5;
defparam reg_bank_1_I_1_Z.numwords_a =  32;
defparam reg_bank_1_I_1_Z.outdata_reg_a =  "UNREGISTERED";
defparam reg_bank_1_I_1_Z.address_aclr_a =  "UNUSED";
defparam reg_bank_1_I_1_Z.outdata_aclr_a =  "UNUSED";
defparam reg_bank_1_I_1_Z.indata_aclr_a =  "UNUSED";
defparam reg_bank_1_I_1_Z.wrcontrol_aclr_a =  "UNUSED";
defparam reg_bank_1_I_1_Z.width_byteena_a =  1;
defparam reg_bank_1_I_1_Z.width_b =  32;
defparam reg_bank_1_I_1_Z.widthad_b =  5;
defparam reg_bank_1_I_1_Z.numwords_b =  32;
defparam reg_bank_1_I_1_Z.rdcontrol_reg_b =  "CLOCK1";
defparam reg_bank_1_I_1_Z.address_reg_b =  "CLOCK1";
defparam reg_bank_1_I_1_Z.outdata_reg_b =  "UNREGISTERED";
defparam reg_bank_1_I_1_Z.rdcontrol_aclr_b =  "UNUSED";
defparam reg_bank_1_I_1_Z.indata_reg_b =  "UNUSED";
defparam reg_bank_1_I_1_Z.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam reg_bank_1_I_1_Z.indata_aclr_b =  "UNUSED";
defparam reg_bank_1_I_1_Z.wrcontrol_aclr_b =  "UNUSED";
defparam reg_bank_1_I_1_Z.address_aclr_b =  "UNUSED";
defparam reg_bank_1_I_1_Z.width_byteena_b =  1;
defparam reg_bank_1_I_1_Z.byte_size =  9;
defparam reg_bank_1_I_1_Z.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam reg_bank_1_I_1_Z.ram_block_type =  "AUTO";
defparam reg_bank_1_I_1_Z.init_file =  "UNUSED";
// @7:151
  altsyncram reg_bank_I_1_Z (
	.wren_a(wb_we_o_0),
	.wren_b(GND),
	.data_a({wb_o_31, wb_o_30, wb_o_29, wb_o_28, wb_o_27, wb_o_26, wb_o_25, 
   wb_o_24, wb_o_23, wb_o_22, wb_o_21, wb_o_20, wb_o_19, wb_o_18, wb_o_17, 
   wb_o_16, wb_o_15, wb_o_14, wb_o_13, wb_o_12, wb_o_11, wb_o_10, wb_o_9, 
   wb_o_8, wb_o_7, wb_o_6, wb_o_5, wb_o_4, wb_o_3, wb_o_2, wb_o_1, wb_o_0}),
	.address_a({r5_o_4, r5_o_3, r5_o_2, r5_o_1, r5_o_0}),
	.address_b({r_rdaddress_a_0[4], r_rdaddress_a_0[3], r_rdaddress_a_0[2], 
   r_rdaddress_a_0[1], r_rdaddress_a_0[0]}),
	.clock0(CLK),
	.clock1(CLK),
	.clocken0(VCC),
	.clocken1(VCC),
	.q_b({reg_bank_31, reg_bank_30, reg_bank_29, reg_bank_28, reg_bank_27, 
   reg_bank_26, reg_bank_25, reg_bank_24, reg_bank_23, reg_bank_22, reg_bank_21, 
   reg_bank_20, reg_bank_19, reg_bank_18, reg_bank_17, reg_bank_16, reg_bank_15, 
   reg_bank_14, reg_bank_13, reg_bank_12, reg_bank_11, reg_bank_10, reg_bank_9, 
   reg_bank_8, reg_bank_7, reg_bank_6, reg_bank_5, reg_bank_4, reg_bank_3, 
   reg_bank_2, reg_bank_1, reg_bank_0}),
   /* default port values */ 
   .aclr0(1'b0),
   .aclr1(1'b0),
   .addressstall_a(1'b0),
   .addressstall_b(1'b0),
   .byteena_a(1'b1),
   .byteena_b(1'b1),
   .data_b(1'b1),
   .rden_b(1'b1)
);
defparam reg_bank_I_1_Z.lpm_type =  "altsyncram";
defparam reg_bank_I_1_Z.operation_mode =  "DUAL_PORT";
defparam reg_bank_I_1_Z.width_a =  32;
defparam reg_bank_I_1_Z.widthad_a =  5;
defparam reg_bank_I_1_Z.numwords_a =  32;
defparam reg_bank_I_1_Z.outdata_reg_a =  "UNREGISTERED";
defparam reg_bank_I_1_Z.address_aclr_a =  "UNUSED";
defparam reg_bank_I_1_Z.outdata_aclr_a =  "UNUSED";
defparam reg_bank_I_1_Z.indata_aclr_a =  "UNUSED";
defparam reg_bank_I_1_Z.wrcontrol_aclr_a =  "UNUSED";
defparam reg_bank_I_1_Z.width_byteena_a =  1;
defparam reg_bank_I_1_Z.width_b =  32;
defparam reg_bank_I_1_Z.widthad_b =  5;
defparam reg_bank_I_1_Z.numwords_b =  32;
defparam reg_bank_I_1_Z.rdcontrol_reg_b =  "CLOCK1";
defparam reg_bank_I_1_Z.address_reg_b =  "CLOCK1";
defparam reg_bank_I_1_Z.outdata_reg_b =  "UNREGISTERED";
defparam reg_bank_I_1_Z.rdcontrol_aclr_b =  "UNUSED";
defparam reg_bank_I_1_Z.indata_reg_b =  "UNUSED";
defparam reg_bank_I_1_Z.wrcontrol_wraddress_reg_b =  "CLOCK1";
defparam reg_bank_I_1_Z.indata_aclr_b =  "UNUSED";
defparam reg_bank_I_1_Z.wrcontrol_aclr_b =  "UNUSED";
defparam reg_bank_I_1_Z.address_aclr_b =  "UNUSED";
defparam reg_bank_I_1_Z.width_byteena_b =  1;
defparam reg_bank_I_1_Z.byte_size =  9;
defparam reg_bank_I_1_Z.read_during_write_mode_mixed_ports =  "OLD_DATA";
defparam reg_bank_I_1_Z.ram_block_type =  "AUTO";
defparam reg_bank_I_1_Z.init_file =  "UNUSED";
endmodule /* reg_array */

// VQM4.1+ 
module fwd_mux (
  r32_o_20,
  r32_o_16,
  r32_o_4,
  r32_o_23,
  r32_o_5,
  r32_o_17,
  r32_o_25,
  r32_o_1,
  r32_o_18,
  r32_o_0,
  r32_o_13,
  r32_o_19,
  r32_o_26,
  r32_o_3,
  r32_o_14,
  r32_o_15,
  r32_o_9,
  r32_o_30,
  r32_o_21,
  r32_o_2,
  r32_o_24,
  r32_o_6,
  r32_o_11,
  r32_o_28,
  r32_o_29,
  r32_o_10,
  r32_o_8,
  r32_o_22,
  r32_o_27,
  r32_o_12,
  r32_o_7,
  reg_bank_1_20,
  reg_bank_1_16,
  reg_bank_1_4,
  reg_bank_1_23,
  reg_bank_1_5,
  reg_bank_1_17,
  reg_bank_1_25,
  reg_bank_1_1,
  reg_bank_1_18,
  reg_bank_1_0,
  reg_bank_1_13,
  reg_bank_1_19,
  reg_bank_1_26,
  reg_bank_1_3,
  reg_bank_1_14,
  reg_bank_1_15,
  reg_bank_1_9,
  reg_bank_1_30,
  reg_bank_1_21,
  reg_bank_1_2,
  reg_bank_1_24,
  reg_bank_1_6,
  reg_bank_1_11,
  reg_bank_1_28,
  reg_bank_1_29,
  reg_bank_1_10,
  reg_bank_1_8,
  reg_bank_1_22,
  reg_bank_1_27,
  reg_bank_1_12,
  reg_bank_1_7,
  reg_bank_1_31,
  r_data_20,
  r_data_16,
  r_data_4,
  r_data_23,
  r_data_5,
  r_data_17,
  r_data_25,
  r_data_1,
  r_data_18,
  r_data_0,
  r_data_13,
  r_data_19,
  r_data_26,
  r_data_3,
  r_data_14,
  r_data_15,
  r_data_9,
  r_data_30,
  r_data_21,
  r_data_2,
  r_data_24,
  r_data_6,
  r_data_11,
  r_data_28,
  r_data_29,
  r_data_10,
  r_data_8,
  r_data_22,
  r_data_27,
  r_data_12,
  r_data_7,
  r_data_31,
  dout_iv_a_0,
  cop_addr_m_0,
  dout_iv_1_25,
  dout_iv_1_1,
  dout_iv_1_13,
  dout_iv_1_26,
  dout_iv_1_9,
  dout_iv_1_30,
  dout_iv_1_29,
  dout_iv_1_10,
  dout_iv_1_8,
  dout_iv_1_27,
  dout_iv_1_0,
  dout_iv_1_12,
  dout_iv_1_7,
  dout_iv_1_4,
  dout_iv_1_5,
  dout_iv_1_6,
  dout_iv_1_2,
  dout_iv_1_3,
  dout_iv_1_22,
  dout_iv_1_23,
  dout_iv_1_24,
  dout_iv_1_19,
  dout_iv_1_20,
  dout_iv_1_21,
  dout_iv_1_16,
  dout_iv_1_17,
  dout_iv_1_18,
  dout_iv_1_14,
  dout_iv_1_15,
  dout_iv_1_11,
  dout_iv_1_28,
  wb_o_0,
  wb_o_12,
  wb_o_7,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_2,
  wb_o_3,
  wb_o_22,
  wb_o_23,
  wb_o_24,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_14,
  wb_o_15,
  wb_o_11,
  wb_o_31,
  wb_o_28,
  dout_iv_0,
  dout_iv_12,
  dout_iv_7,
  dout_iv_4,
  dout_iv_5,
  dout_iv_6,
  dout_iv_2,
  dout_iv_3,
  dout_iv_22,
  dout_iv_23,
  dout_iv_24,
  dout_iv_19,
  dout_iv_20,
  dout_iv_21,
  dout_iv_16,
  dout_iv_17,
  dout_iv_18,
  dout_iv_14,
  dout_iv_15,
  dout_iv_11,
  dout_iv_31,
  dout_iv_28,
  wb_we_o_0,
  N_36_i_0_s3,
  N_34_i_0_s2,
  mux_fw_1,
  un30_mux_fw,
  un17_mux_fw_NE,
  dout6_0_a2
);
input r32_o_20 ;
input r32_o_16 ;
input r32_o_4 ;
input r32_o_23 ;
input r32_o_5 ;
input r32_o_17 ;
input r32_o_25 ;
input r32_o_1 ;
input r32_o_18 ;
input r32_o_0 ;
input r32_o_13 ;
input r32_o_19 ;
input r32_o_26 ;
input r32_o_3 ;
input r32_o_14 ;
input r32_o_15 ;
input r32_o_9 ;
input r32_o_30 ;
input r32_o_21 ;
input r32_o_2 ;
input r32_o_24 ;
input r32_o_6 ;
input r32_o_11 ;
input r32_o_28 ;
input r32_o_29 ;
input r32_o_10 ;
input r32_o_8 ;
input r32_o_22 ;
input r32_o_27 ;
input r32_o_12 ;
input r32_o_7 ;
input reg_bank_1_20 ;
input reg_bank_1_16 ;
input reg_bank_1_4 ;
input reg_bank_1_23 ;
input reg_bank_1_5 ;
input reg_bank_1_17 ;
input reg_bank_1_25 ;
input reg_bank_1_1 ;
input reg_bank_1_18 ;
input reg_bank_1_0 ;
input reg_bank_1_13 ;
input reg_bank_1_19 ;
input reg_bank_1_26 ;
input reg_bank_1_3 ;
input reg_bank_1_14 ;
input reg_bank_1_15 ;
input reg_bank_1_9 ;
input reg_bank_1_30 ;
input reg_bank_1_21 ;
input reg_bank_1_2 ;
input reg_bank_1_24 ;
input reg_bank_1_6 ;
input reg_bank_1_11 ;
input reg_bank_1_28 ;
input reg_bank_1_29 ;
input reg_bank_1_10 ;
input reg_bank_1_8 ;
input reg_bank_1_22 ;
input reg_bank_1_27 ;
input reg_bank_1_12 ;
input reg_bank_1_7 ;
input reg_bank_1_31 ;
input r_data_20 ;
input r_data_16 ;
input r_data_4 ;
input r_data_23 ;
input r_data_5 ;
input r_data_17 ;
input r_data_25 ;
input r_data_1 ;
input r_data_18 ;
input r_data_0 ;
input r_data_13 ;
input r_data_19 ;
input r_data_26 ;
input r_data_3 ;
input r_data_14 ;
input r_data_15 ;
input r_data_9 ;
input r_data_30 ;
input r_data_21 ;
input r_data_2 ;
input r_data_24 ;
input r_data_6 ;
input r_data_11 ;
input r_data_28 ;
input r_data_29 ;
input r_data_10 ;
input r_data_8 ;
input r_data_22 ;
input r_data_27 ;
input r_data_12 ;
input r_data_7 ;
input r_data_31 ;
output dout_iv_a_0 ;
input cop_addr_m_0 ;
output dout_iv_1_25 ;
output dout_iv_1_1 ;
output dout_iv_1_13 ;
output dout_iv_1_26 ;
output dout_iv_1_9 ;
output dout_iv_1_30 ;
output dout_iv_1_29 ;
output dout_iv_1_10 ;
output dout_iv_1_8 ;
output dout_iv_1_27 ;
output dout_iv_1_0 ;
output dout_iv_1_12 ;
output dout_iv_1_7 ;
output dout_iv_1_4 ;
output dout_iv_1_5 ;
output dout_iv_1_6 ;
output dout_iv_1_2 ;
output dout_iv_1_3 ;
output dout_iv_1_22 ;
output dout_iv_1_23 ;
output dout_iv_1_24 ;
output dout_iv_1_19 ;
output dout_iv_1_20 ;
output dout_iv_1_21 ;
output dout_iv_1_16 ;
output dout_iv_1_17 ;
output dout_iv_1_18 ;
output dout_iv_1_14 ;
output dout_iv_1_15 ;
output dout_iv_1_11 ;
output dout_iv_1_28 ;
input wb_o_0 ;
input wb_o_12 ;
input wb_o_7 ;
input wb_o_4 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_22 ;
input wb_o_23 ;
input wb_o_24 ;
input wb_o_19 ;
input wb_o_20 ;
input wb_o_21 ;
input wb_o_16 ;
input wb_o_17 ;
input wb_o_18 ;
input wb_o_14 ;
input wb_o_15 ;
input wb_o_11 ;
input wb_o_31 ;
input wb_o_28 ;
output dout_iv_0 ;
output dout_iv_12 ;
output dout_iv_7 ;
output dout_iv_4 ;
output dout_iv_5 ;
output dout_iv_6 ;
output dout_iv_2 ;
output dout_iv_3 ;
output dout_iv_22 ;
output dout_iv_23 ;
output dout_iv_24 ;
output dout_iv_19 ;
output dout_iv_20 ;
output dout_iv_21 ;
output dout_iv_16 ;
output dout_iv_17 ;
output dout_iv_18 ;
output dout_iv_14 ;
output dout_iv_15 ;
output dout_iv_11 ;
output dout_iv_31 ;
output dout_iv_28 ;
input wb_we_o_0 ;
input N_36_i_0_s3 ;
input N_34_i_0_s2 ;
input mux_fw_1 ;
input un30_mux_fw ;
input un17_mux_fw_NE ;
output dout6_0_a2 ;
wire r32_o_20 ;
wire r32_o_16 ;
wire r32_o_4 ;
wire r32_o_23 ;
wire r32_o_5 ;
wire r32_o_17 ;
wire r32_o_25 ;
wire r32_o_1 ;
wire r32_o_18 ;
wire r32_o_0 ;
wire r32_o_13 ;
wire r32_o_19 ;
wire r32_o_26 ;
wire r32_o_3 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_9 ;
wire r32_o_30 ;
wire r32_o_21 ;
wire r32_o_2 ;
wire r32_o_24 ;
wire r32_o_6 ;
wire r32_o_11 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_10 ;
wire r32_o_8 ;
wire r32_o_22 ;
wire r32_o_27 ;
wire r32_o_12 ;
wire r32_o_7 ;
wire reg_bank_1_20 ;
wire reg_bank_1_16 ;
wire reg_bank_1_4 ;
wire reg_bank_1_23 ;
wire reg_bank_1_5 ;
wire reg_bank_1_17 ;
wire reg_bank_1_25 ;
wire reg_bank_1_1 ;
wire reg_bank_1_18 ;
wire reg_bank_1_0 ;
wire reg_bank_1_13 ;
wire reg_bank_1_19 ;
wire reg_bank_1_26 ;
wire reg_bank_1_3 ;
wire reg_bank_1_14 ;
wire reg_bank_1_15 ;
wire reg_bank_1_9 ;
wire reg_bank_1_30 ;
wire reg_bank_1_21 ;
wire reg_bank_1_2 ;
wire reg_bank_1_24 ;
wire reg_bank_1_6 ;
wire reg_bank_1_11 ;
wire reg_bank_1_28 ;
wire reg_bank_1_29 ;
wire reg_bank_1_10 ;
wire reg_bank_1_8 ;
wire reg_bank_1_22 ;
wire reg_bank_1_27 ;
wire reg_bank_1_12 ;
wire reg_bank_1_7 ;
wire reg_bank_1_31 ;
wire r_data_20 ;
wire r_data_16 ;
wire r_data_4 ;
wire r_data_23 ;
wire r_data_5 ;
wire r_data_17 ;
wire r_data_25 ;
wire r_data_1 ;
wire r_data_18 ;
wire r_data_0 ;
wire r_data_13 ;
wire r_data_19 ;
wire r_data_26 ;
wire r_data_3 ;
wire r_data_14 ;
wire r_data_15 ;
wire r_data_9 ;
wire r_data_30 ;
wire r_data_21 ;
wire r_data_2 ;
wire r_data_24 ;
wire r_data_6 ;
wire r_data_11 ;
wire r_data_28 ;
wire r_data_29 ;
wire r_data_10 ;
wire r_data_8 ;
wire r_data_22 ;
wire r_data_27 ;
wire r_data_12 ;
wire r_data_7 ;
wire r_data_31 ;
wire dout_iv_a_0 ;
wire cop_addr_m_0 ;
wire dout_iv_1_25 ;
wire dout_iv_1_1 ;
wire dout_iv_1_13 ;
wire dout_iv_1_26 ;
wire dout_iv_1_9 ;
wire dout_iv_1_30 ;
wire dout_iv_1_29 ;
wire dout_iv_1_10 ;
wire dout_iv_1_8 ;
wire dout_iv_1_27 ;
wire dout_iv_1_0 ;
wire dout_iv_1_12 ;
wire dout_iv_1_7 ;
wire dout_iv_1_4 ;
wire dout_iv_1_5 ;
wire dout_iv_1_6 ;
wire dout_iv_1_2 ;
wire dout_iv_1_3 ;
wire dout_iv_1_22 ;
wire dout_iv_1_23 ;
wire dout_iv_1_24 ;
wire dout_iv_1_19 ;
wire dout_iv_1_20 ;
wire dout_iv_1_21 ;
wire dout_iv_1_16 ;
wire dout_iv_1_17 ;
wire dout_iv_1_18 ;
wire dout_iv_1_14 ;
wire dout_iv_1_15 ;
wire dout_iv_1_11 ;
wire dout_iv_1_28 ;
wire wb_o_0 ;
wire wb_o_12 ;
wire wb_o_7 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_11 ;
wire wb_o_31 ;
wire wb_o_28 ;
wire dout_iv_0 ;
wire dout_iv_12 ;
wire dout_iv_7 ;
wire dout_iv_4 ;
wire dout_iv_5 ;
wire dout_iv_6 ;
wire dout_iv_2 ;
wire dout_iv_3 ;
wire dout_iv_22 ;
wire dout_iv_23 ;
wire dout_iv_24 ;
wire dout_iv_19 ;
wire dout_iv_20 ;
wire dout_iv_21 ;
wire dout_iv_16 ;
wire dout_iv_17 ;
wire dout_iv_18 ;
wire dout_iv_14 ;
wire dout_iv_15 ;
wire dout_iv_11 ;
wire dout_iv_31 ;
wire dout_iv_28 ;
wire wb_we_o_0 ;
wire N_36_i_0_s3 ;
wire N_34_i_0_s2 ;
wire mux_fw_1 ;
wire un30_mux_fw ;
wire un17_mux_fw_NE ;
wire dout6_0_a2 ;
wire [30:0] dout_iv_1_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:48
  cyclone_lcell dout6_0_a2_cZ (
	.combout(dout6_0_a2),
	.dataa(wb_we_o_0),
	.datab(un17_mux_fw_NE),
	.datac(un30_mux_fw),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout6_0_a2_cZ.operation_mode="normal";
defparam dout6_0_a2_cZ.output_mode="comb_only";
defparam dout6_0_a2_cZ.lut_mask="0002";
defparam dout6_0_a2_cZ.synch_mode="off";
defparam dout6_0_a2_cZ.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_28_ (
	.combout(dout_iv_28),
	.dataa(VCC),
	.datab(wb_o_28),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_28_.operation_mode="normal";
defparam dout_iv_28_.output_mode="comb_only";
defparam dout_iv_28_.lut_mask="ffc0";
defparam dout_iv_28_.synch_mode="off";
defparam dout_iv_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_31_ (
	.combout(dout_iv_31),
	.dataa(wb_o_31),
	.datab(cop_addr_m_0),
	.datac(dout6_0_a2),
	.datad(dout_iv_a_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_31_.operation_mode="normal";
defparam dout_iv_31_.output_mode="comb_only";
defparam dout_iv_31_.lut_mask="ecff";
defparam dout_iv_31_.synch_mode="off";
defparam dout_iv_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_31_ (
	.combout(dout_iv_a_0),
	.dataa(r_data_31),
	.datab(reg_bank_1_31),
	.datac(N_34_i_0_s2),
	.datad(N_36_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_31_.operation_mode="normal";
defparam dout_iv_a_31_.output_mode="comb_only";
defparam dout_iv_a_31_.lut_mask="135f";
defparam dout_iv_a_31_.synch_mode="off";
defparam dout_iv_a_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_11_ (
	.combout(dout_iv_11),
	.dataa(VCC),
	.datab(wb_o_11),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_11_.operation_mode="normal";
defparam dout_iv_11_.output_mode="comb_only";
defparam dout_iv_11_.lut_mask="ffc0";
defparam dout_iv_11_.synch_mode="off";
defparam dout_iv_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_15_ (
	.combout(dout_iv_15),
	.dataa(VCC),
	.datab(wb_o_15),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_15_.operation_mode="normal";
defparam dout_iv_15_.output_mode="comb_only";
defparam dout_iv_15_.lut_mask="ffc0";
defparam dout_iv_15_.synch_mode="off";
defparam dout_iv_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_14_ (
	.combout(dout_iv_14),
	.dataa(VCC),
	.datab(wb_o_14),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_14_.operation_mode="normal";
defparam dout_iv_14_.output_mode="comb_only";
defparam dout_iv_14_.lut_mask="ffc0";
defparam dout_iv_14_.synch_mode="off";
defparam dout_iv_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_18_ (
	.combout(dout_iv_18),
	.dataa(VCC),
	.datab(wb_o_18),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_18_.operation_mode="normal";
defparam dout_iv_18_.output_mode="comb_only";
defparam dout_iv_18_.lut_mask="ffc0";
defparam dout_iv_18_.synch_mode="off";
defparam dout_iv_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_17_ (
	.combout(dout_iv_17),
	.dataa(VCC),
	.datab(wb_o_17),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_17_.operation_mode="normal";
defparam dout_iv_17_.output_mode="comb_only";
defparam dout_iv_17_.lut_mask="ffc0";
defparam dout_iv_17_.synch_mode="off";
defparam dout_iv_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_16_ (
	.combout(dout_iv_16),
	.dataa(VCC),
	.datab(wb_o_16),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_16_.operation_mode="normal";
defparam dout_iv_16_.output_mode="comb_only";
defparam dout_iv_16_.lut_mask="ffc0";
defparam dout_iv_16_.synch_mode="off";
defparam dout_iv_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_21_ (
	.combout(dout_iv_21),
	.dataa(VCC),
	.datab(wb_o_21),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_21_.operation_mode="normal";
defparam dout_iv_21_.output_mode="comb_only";
defparam dout_iv_21_.lut_mask="ffc0";
defparam dout_iv_21_.synch_mode="off";
defparam dout_iv_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_20_ (
	.combout(dout_iv_20),
	.dataa(VCC),
	.datab(wb_o_20),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_20_.operation_mode="normal";
defparam dout_iv_20_.output_mode="comb_only";
defparam dout_iv_20_.lut_mask="ffc0";
defparam dout_iv_20_.synch_mode="off";
defparam dout_iv_20_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_19_ (
	.combout(dout_iv_19),
	.dataa(VCC),
	.datab(wb_o_19),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_19_.operation_mode="normal";
defparam dout_iv_19_.output_mode="comb_only";
defparam dout_iv_19_.lut_mask="ffc0";
defparam dout_iv_19_.synch_mode="off";
defparam dout_iv_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_24_ (
	.combout(dout_iv_24),
	.dataa(VCC),
	.datab(wb_o_24),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_24_.operation_mode="normal";
defparam dout_iv_24_.output_mode="comb_only";
defparam dout_iv_24_.lut_mask="ffc0";
defparam dout_iv_24_.synch_mode="off";
defparam dout_iv_24_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_23_ (
	.combout(dout_iv_23),
	.dataa(VCC),
	.datab(wb_o_23),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_23_.operation_mode="normal";
defparam dout_iv_23_.output_mode="comb_only";
defparam dout_iv_23_.lut_mask="ffc0";
defparam dout_iv_23_.synch_mode="off";
defparam dout_iv_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_22_ (
	.combout(dout_iv_22),
	.dataa(VCC),
	.datab(wb_o_22),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_22_.operation_mode="normal";
defparam dout_iv_22_.output_mode="comb_only";
defparam dout_iv_22_.lut_mask="ffc0";
defparam dout_iv_22_.synch_mode="off";
defparam dout_iv_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_3_ (
	.combout(dout_iv_3),
	.dataa(VCC),
	.datab(wb_o_3),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_3_.operation_mode="normal";
defparam dout_iv_3_.output_mode="comb_only";
defparam dout_iv_3_.lut_mask="ffc0";
defparam dout_iv_3_.synch_mode="off";
defparam dout_iv_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_2_ (
	.combout(dout_iv_2),
	.dataa(VCC),
	.datab(wb_o_2),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_2_.operation_mode="normal";
defparam dout_iv_2_.output_mode="comb_only";
defparam dout_iv_2_.lut_mask="ffc0";
defparam dout_iv_2_.synch_mode="off";
defparam dout_iv_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_6_ (
	.combout(dout_iv_6),
	.dataa(VCC),
	.datab(wb_o_6),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_6_.operation_mode="normal";
defparam dout_iv_6_.output_mode="comb_only";
defparam dout_iv_6_.lut_mask="ffc0";
defparam dout_iv_6_.synch_mode="off";
defparam dout_iv_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_5_ (
	.combout(dout_iv_5),
	.dataa(VCC),
	.datab(wb_o_5),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_5_.operation_mode="normal";
defparam dout_iv_5_.output_mode="comb_only";
defparam dout_iv_5_.lut_mask="ffc0";
defparam dout_iv_5_.synch_mode="off";
defparam dout_iv_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_4_ (
	.combout(dout_iv_4),
	.dataa(VCC),
	.datab(wb_o_4),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_4_.operation_mode="normal";
defparam dout_iv_4_.output_mode="comb_only";
defparam dout_iv_4_.lut_mask="ffc0";
defparam dout_iv_4_.synch_mode="off";
defparam dout_iv_4_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_7_ (
	.combout(dout_iv_7),
	.dataa(VCC),
	.datab(wb_o_7),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_7_.operation_mode="normal";
defparam dout_iv_7_.output_mode="comb_only";
defparam dout_iv_7_.lut_mask="ffc0";
defparam dout_iv_7_.synch_mode="off";
defparam dout_iv_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_12_ (
	.combout(dout_iv_12),
	.dataa(VCC),
	.datab(wb_o_12),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_12_.operation_mode="normal";
defparam dout_iv_12_.output_mode="comb_only";
defparam dout_iv_12_.lut_mask="ffc0";
defparam dout_iv_12_.synch_mode="off";
defparam dout_iv_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_0_ (
	.combout(dout_iv_0),
	.dataa(VCC),
	.datab(wb_o_0),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_0_.operation_mode="normal";
defparam dout_iv_0_.output_mode="comb_only";
defparam dout_iv_0_.lut_mask="ffc0";
defparam dout_iv_0_.synch_mode="off";
defparam dout_iv_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_7_ (
	.combout(dout_iv_1_7),
	.dataa(VCC),
	.datab(reg_bank_1_7),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_7_.operation_mode="normal";
defparam dout_iv_1_7_.output_mode="comb_only";
defparam dout_iv_1_7_.lut_mask="c0ff";
defparam dout_iv_1_7_.synch_mode="off";
defparam dout_iv_1_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_7_ (
	.combout(dout_iv_1_a[7]),
	.dataa(r_data_7),
	.datab(r32_o_7),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_7_.operation_mode="normal";
defparam dout_iv_1_a_7_.output_mode="comb_only";
defparam dout_iv_1_a_7_.lut_mask="153f";
defparam dout_iv_1_a_7_.synch_mode="off";
defparam dout_iv_1_a_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_12_ (
	.combout(dout_iv_1_12),
	.dataa(VCC),
	.datab(reg_bank_1_12),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_12_.operation_mode="normal";
defparam dout_iv_1_12_.output_mode="comb_only";
defparam dout_iv_1_12_.lut_mask="c0ff";
defparam dout_iv_1_12_.synch_mode="off";
defparam dout_iv_1_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_12_ (
	.combout(dout_iv_1_a[12]),
	.dataa(r_data_12),
	.datab(r32_o_12),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_12_.operation_mode="normal";
defparam dout_iv_1_a_12_.output_mode="comb_only";
defparam dout_iv_1_a_12_.lut_mask="153f";
defparam dout_iv_1_a_12_.synch_mode="off";
defparam dout_iv_1_a_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_27_ (
	.combout(dout_iv_1_27),
	.dataa(VCC),
	.datab(reg_bank_1_27),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_27_.operation_mode="normal";
defparam dout_iv_1_27_.output_mode="comb_only";
defparam dout_iv_1_27_.lut_mask="c0ff";
defparam dout_iv_1_27_.synch_mode="off";
defparam dout_iv_1_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_27_ (
	.combout(dout_iv_1_a[27]),
	.dataa(r_data_27),
	.datab(r32_o_27),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_27_.operation_mode="normal";
defparam dout_iv_1_a_27_.output_mode="comb_only";
defparam dout_iv_1_a_27_.lut_mask="153f";
defparam dout_iv_1_a_27_.synch_mode="off";
defparam dout_iv_1_a_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_22_ (
	.combout(dout_iv_1_22),
	.dataa(VCC),
	.datab(reg_bank_1_22),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[22]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_22_.operation_mode="normal";
defparam dout_iv_1_22_.output_mode="comb_only";
defparam dout_iv_1_22_.lut_mask="c0ff";
defparam dout_iv_1_22_.synch_mode="off";
defparam dout_iv_1_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_22_ (
	.combout(dout_iv_1_a[22]),
	.dataa(r_data_22),
	.datab(r32_o_22),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_22_.operation_mode="normal";
defparam dout_iv_1_a_22_.output_mode="comb_only";
defparam dout_iv_1_a_22_.lut_mask="153f";
defparam dout_iv_1_a_22_.synch_mode="off";
defparam dout_iv_1_a_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_8_ (
	.combout(dout_iv_1_8),
	.dataa(VCC),
	.datab(reg_bank_1_8),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_8_.operation_mode="normal";
defparam dout_iv_1_8_.output_mode="comb_only";
defparam dout_iv_1_8_.lut_mask="c0ff";
defparam dout_iv_1_8_.synch_mode="off";
defparam dout_iv_1_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_8_ (
	.combout(dout_iv_1_a[8]),
	.dataa(r_data_8),
	.datab(r32_o_8),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_8_.operation_mode="normal";
defparam dout_iv_1_a_8_.output_mode="comb_only";
defparam dout_iv_1_a_8_.lut_mask="153f";
defparam dout_iv_1_a_8_.synch_mode="off";
defparam dout_iv_1_a_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_10_ (
	.combout(dout_iv_1_10),
	.dataa(VCC),
	.datab(reg_bank_1_10),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_10_.operation_mode="normal";
defparam dout_iv_1_10_.output_mode="comb_only";
defparam dout_iv_1_10_.lut_mask="c0ff";
defparam dout_iv_1_10_.synch_mode="off";
defparam dout_iv_1_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_10_ (
	.combout(dout_iv_1_a[10]),
	.dataa(r_data_10),
	.datab(r32_o_10),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_10_.operation_mode="normal";
defparam dout_iv_1_a_10_.output_mode="comb_only";
defparam dout_iv_1_a_10_.lut_mask="153f";
defparam dout_iv_1_a_10_.synch_mode="off";
defparam dout_iv_1_a_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_29_ (
	.combout(dout_iv_1_29),
	.dataa(VCC),
	.datab(reg_bank_1_29),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_29_.operation_mode="normal";
defparam dout_iv_1_29_.output_mode="comb_only";
defparam dout_iv_1_29_.lut_mask="c0ff";
defparam dout_iv_1_29_.synch_mode="off";
defparam dout_iv_1_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_29_ (
	.combout(dout_iv_1_a[29]),
	.dataa(r_data_29),
	.datab(r32_o_29),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_29_.operation_mode="normal";
defparam dout_iv_1_a_29_.output_mode="comb_only";
defparam dout_iv_1_a_29_.lut_mask="153f";
defparam dout_iv_1_a_29_.synch_mode="off";
defparam dout_iv_1_a_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_28_ (
	.combout(dout_iv_1_28),
	.dataa(VCC),
	.datab(reg_bank_1_28),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_28_.operation_mode="normal";
defparam dout_iv_1_28_.output_mode="comb_only";
defparam dout_iv_1_28_.lut_mask="c0ff";
defparam dout_iv_1_28_.synch_mode="off";
defparam dout_iv_1_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_28_ (
	.combout(dout_iv_1_a[28]),
	.dataa(r_data_28),
	.datab(r32_o_28),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_28_.operation_mode="normal";
defparam dout_iv_1_a_28_.output_mode="comb_only";
defparam dout_iv_1_a_28_.lut_mask="153f";
defparam dout_iv_1_a_28_.synch_mode="off";
defparam dout_iv_1_a_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_11_ (
	.combout(dout_iv_1_11),
	.dataa(VCC),
	.datab(reg_bank_1_11),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_11_.operation_mode="normal";
defparam dout_iv_1_11_.output_mode="comb_only";
defparam dout_iv_1_11_.lut_mask="c0ff";
defparam dout_iv_1_11_.synch_mode="off";
defparam dout_iv_1_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_11_ (
	.combout(dout_iv_1_a[11]),
	.dataa(r_data_11),
	.datab(r32_o_11),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_11_.operation_mode="normal";
defparam dout_iv_1_a_11_.output_mode="comb_only";
defparam dout_iv_1_a_11_.lut_mask="153f";
defparam dout_iv_1_a_11_.synch_mode="off";
defparam dout_iv_1_a_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_6_ (
	.combout(dout_iv_1_6),
	.dataa(VCC),
	.datab(reg_bank_1_6),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_6_.operation_mode="normal";
defparam dout_iv_1_6_.output_mode="comb_only";
defparam dout_iv_1_6_.lut_mask="c0ff";
defparam dout_iv_1_6_.synch_mode="off";
defparam dout_iv_1_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_6_ (
	.combout(dout_iv_1_a[6]),
	.dataa(r_data_6),
	.datab(r32_o_6),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_6_.operation_mode="normal";
defparam dout_iv_1_a_6_.output_mode="comb_only";
defparam dout_iv_1_a_6_.lut_mask="153f";
defparam dout_iv_1_a_6_.synch_mode="off";
defparam dout_iv_1_a_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_24_ (
	.combout(dout_iv_1_24),
	.dataa(VCC),
	.datab(reg_bank_1_24),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_24_.operation_mode="normal";
defparam dout_iv_1_24_.output_mode="comb_only";
defparam dout_iv_1_24_.lut_mask="c0ff";
defparam dout_iv_1_24_.synch_mode="off";
defparam dout_iv_1_24_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_24_ (
	.combout(dout_iv_1_a[24]),
	.dataa(r_data_24),
	.datab(r32_o_24),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_24_.operation_mode="normal";
defparam dout_iv_1_a_24_.output_mode="comb_only";
defparam dout_iv_1_a_24_.lut_mask="153f";
defparam dout_iv_1_a_24_.synch_mode="off";
defparam dout_iv_1_a_24_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_2_ (
	.combout(dout_iv_1_2),
	.dataa(VCC),
	.datab(reg_bank_1_2),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_2_.operation_mode="normal";
defparam dout_iv_1_2_.output_mode="comb_only";
defparam dout_iv_1_2_.lut_mask="c0ff";
defparam dout_iv_1_2_.synch_mode="off";
defparam dout_iv_1_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_2_ (
	.combout(dout_iv_1_a[2]),
	.dataa(r_data_2),
	.datab(r32_o_2),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_2_.operation_mode="normal";
defparam dout_iv_1_a_2_.output_mode="comb_only";
defparam dout_iv_1_a_2_.lut_mask="153f";
defparam dout_iv_1_a_2_.synch_mode="off";
defparam dout_iv_1_a_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_21_ (
	.combout(dout_iv_1_21),
	.dataa(VCC),
	.datab(reg_bank_1_21),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_21_.operation_mode="normal";
defparam dout_iv_1_21_.output_mode="comb_only";
defparam dout_iv_1_21_.lut_mask="c0ff";
defparam dout_iv_1_21_.synch_mode="off";
defparam dout_iv_1_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_21_ (
	.combout(dout_iv_1_a[21]),
	.dataa(r_data_21),
	.datab(r32_o_21),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_21_.operation_mode="normal";
defparam dout_iv_1_a_21_.output_mode="comb_only";
defparam dout_iv_1_a_21_.lut_mask="153f";
defparam dout_iv_1_a_21_.synch_mode="off";
defparam dout_iv_1_a_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_30_ (
	.combout(dout_iv_1_30),
	.dataa(VCC),
	.datab(reg_bank_1_30),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_30_.operation_mode="normal";
defparam dout_iv_1_30_.output_mode="comb_only";
defparam dout_iv_1_30_.lut_mask="c0ff";
defparam dout_iv_1_30_.synch_mode="off";
defparam dout_iv_1_30_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_30_ (
	.combout(dout_iv_1_a[30]),
	.dataa(r_data_30),
	.datab(r32_o_30),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_30_.operation_mode="normal";
defparam dout_iv_1_a_30_.output_mode="comb_only";
defparam dout_iv_1_a_30_.lut_mask="153f";
defparam dout_iv_1_a_30_.synch_mode="off";
defparam dout_iv_1_a_30_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_9_ (
	.combout(dout_iv_1_9),
	.dataa(VCC),
	.datab(reg_bank_1_9),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_9_.operation_mode="normal";
defparam dout_iv_1_9_.output_mode="comb_only";
defparam dout_iv_1_9_.lut_mask="c0ff";
defparam dout_iv_1_9_.synch_mode="off";
defparam dout_iv_1_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_9_ (
	.combout(dout_iv_1_a[9]),
	.dataa(r_data_9),
	.datab(r32_o_9),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_9_.operation_mode="normal";
defparam dout_iv_1_a_9_.output_mode="comb_only";
defparam dout_iv_1_a_9_.lut_mask="153f";
defparam dout_iv_1_a_9_.synch_mode="off";
defparam dout_iv_1_a_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_15_ (
	.combout(dout_iv_1_15),
	.dataa(VCC),
	.datab(reg_bank_1_15),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_15_.operation_mode="normal";
defparam dout_iv_1_15_.output_mode="comb_only";
defparam dout_iv_1_15_.lut_mask="c0ff";
defparam dout_iv_1_15_.synch_mode="off";
defparam dout_iv_1_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_15_ (
	.combout(dout_iv_1_a[15]),
	.dataa(r_data_15),
	.datab(r32_o_15),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_15_.operation_mode="normal";
defparam dout_iv_1_a_15_.output_mode="comb_only";
defparam dout_iv_1_a_15_.lut_mask="153f";
defparam dout_iv_1_a_15_.synch_mode="off";
defparam dout_iv_1_a_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_14_ (
	.combout(dout_iv_1_14),
	.dataa(VCC),
	.datab(reg_bank_1_14),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_14_.operation_mode="normal";
defparam dout_iv_1_14_.output_mode="comb_only";
defparam dout_iv_1_14_.lut_mask="c0ff";
defparam dout_iv_1_14_.synch_mode="off";
defparam dout_iv_1_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_14_ (
	.combout(dout_iv_1_a[14]),
	.dataa(r_data_14),
	.datab(r32_o_14),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_14_.operation_mode="normal";
defparam dout_iv_1_a_14_.output_mode="comb_only";
defparam dout_iv_1_a_14_.lut_mask="153f";
defparam dout_iv_1_a_14_.synch_mode="off";
defparam dout_iv_1_a_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_3_ (
	.combout(dout_iv_1_3),
	.dataa(VCC),
	.datab(reg_bank_1_3),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_3_.operation_mode="normal";
defparam dout_iv_1_3_.output_mode="comb_only";
defparam dout_iv_1_3_.lut_mask="c0ff";
defparam dout_iv_1_3_.synch_mode="off";
defparam dout_iv_1_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_3_ (
	.combout(dout_iv_1_a[3]),
	.dataa(r_data_3),
	.datab(r32_o_3),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_3_.operation_mode="normal";
defparam dout_iv_1_a_3_.output_mode="comb_only";
defparam dout_iv_1_a_3_.lut_mask="153f";
defparam dout_iv_1_a_3_.synch_mode="off";
defparam dout_iv_1_a_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_26_ (
	.combout(dout_iv_1_26),
	.dataa(VCC),
	.datab(reg_bank_1_26),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[26]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_26_.operation_mode="normal";
defparam dout_iv_1_26_.output_mode="comb_only";
defparam dout_iv_1_26_.lut_mask="c0ff";
defparam dout_iv_1_26_.synch_mode="off";
defparam dout_iv_1_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_26_ (
	.combout(dout_iv_1_a[26]),
	.dataa(r_data_26),
	.datab(r32_o_26),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_26_.operation_mode="normal";
defparam dout_iv_1_a_26_.output_mode="comb_only";
defparam dout_iv_1_a_26_.lut_mask="153f";
defparam dout_iv_1_a_26_.synch_mode="off";
defparam dout_iv_1_a_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_19_ (
	.combout(dout_iv_1_19),
	.dataa(VCC),
	.datab(reg_bank_1_19),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_19_.operation_mode="normal";
defparam dout_iv_1_19_.output_mode="comb_only";
defparam dout_iv_1_19_.lut_mask="c0ff";
defparam dout_iv_1_19_.synch_mode="off";
defparam dout_iv_1_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_19_ (
	.combout(dout_iv_1_a[19]),
	.dataa(r_data_19),
	.datab(r32_o_19),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_19_.operation_mode="normal";
defparam dout_iv_1_a_19_.output_mode="comb_only";
defparam dout_iv_1_a_19_.lut_mask="153f";
defparam dout_iv_1_a_19_.synch_mode="off";
defparam dout_iv_1_a_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_13_ (
	.combout(dout_iv_1_13),
	.dataa(VCC),
	.datab(reg_bank_1_13),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_13_.operation_mode="normal";
defparam dout_iv_1_13_.output_mode="comb_only";
defparam dout_iv_1_13_.lut_mask="c0ff";
defparam dout_iv_1_13_.synch_mode="off";
defparam dout_iv_1_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_13_ (
	.combout(dout_iv_1_a[13]),
	.dataa(r_data_13),
	.datab(r32_o_13),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_13_.operation_mode="normal";
defparam dout_iv_1_a_13_.output_mode="comb_only";
defparam dout_iv_1_a_13_.lut_mask="153f";
defparam dout_iv_1_a_13_.synch_mode="off";
defparam dout_iv_1_a_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_0_ (
	.combout(dout_iv_1_0),
	.dataa(VCC),
	.datab(reg_bank_1_0),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_0_.operation_mode="normal";
defparam dout_iv_1_0_.output_mode="comb_only";
defparam dout_iv_1_0_.lut_mask="c0ff";
defparam dout_iv_1_0_.synch_mode="off";
defparam dout_iv_1_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_0_ (
	.combout(dout_iv_1_a[0]),
	.dataa(r_data_0),
	.datab(r32_o_0),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_0_.operation_mode="normal";
defparam dout_iv_1_a_0_.output_mode="comb_only";
defparam dout_iv_1_a_0_.lut_mask="153f";
defparam dout_iv_1_a_0_.synch_mode="off";
defparam dout_iv_1_a_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_18_ (
	.combout(dout_iv_1_18),
	.dataa(VCC),
	.datab(reg_bank_1_18),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_18_.operation_mode="normal";
defparam dout_iv_1_18_.output_mode="comb_only";
defparam dout_iv_1_18_.lut_mask="c0ff";
defparam dout_iv_1_18_.synch_mode="off";
defparam dout_iv_1_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_18_ (
	.combout(dout_iv_1_a[18]),
	.dataa(r_data_18),
	.datab(r32_o_18),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_18_.operation_mode="normal";
defparam dout_iv_1_a_18_.output_mode="comb_only";
defparam dout_iv_1_a_18_.lut_mask="153f";
defparam dout_iv_1_a_18_.synch_mode="off";
defparam dout_iv_1_a_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_1_ (
	.combout(dout_iv_1_1),
	.dataa(VCC),
	.datab(reg_bank_1_1),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_1_.operation_mode="normal";
defparam dout_iv_1_1_.output_mode="comb_only";
defparam dout_iv_1_1_.lut_mask="c0ff";
defparam dout_iv_1_1_.synch_mode="off";
defparam dout_iv_1_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_1_ (
	.combout(dout_iv_1_a[1]),
	.dataa(r_data_1),
	.datab(r32_o_1),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_1_.operation_mode="normal";
defparam dout_iv_1_a_1_.output_mode="comb_only";
defparam dout_iv_1_a_1_.lut_mask="153f";
defparam dout_iv_1_a_1_.synch_mode="off";
defparam dout_iv_1_a_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_25_ (
	.combout(dout_iv_1_25),
	.dataa(VCC),
	.datab(reg_bank_1_25),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_25_.operation_mode="normal";
defparam dout_iv_1_25_.output_mode="comb_only";
defparam dout_iv_1_25_.lut_mask="c0ff";
defparam dout_iv_1_25_.synch_mode="off";
defparam dout_iv_1_25_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_25_ (
	.combout(dout_iv_1_a[25]),
	.dataa(r_data_25),
	.datab(r32_o_25),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_25_.operation_mode="normal";
defparam dout_iv_1_a_25_.output_mode="comb_only";
defparam dout_iv_1_a_25_.lut_mask="153f";
defparam dout_iv_1_a_25_.synch_mode="off";
defparam dout_iv_1_a_25_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_17_ (
	.combout(dout_iv_1_17),
	.dataa(VCC),
	.datab(reg_bank_1_17),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_17_.operation_mode="normal";
defparam dout_iv_1_17_.output_mode="comb_only";
defparam dout_iv_1_17_.lut_mask="c0ff";
defparam dout_iv_1_17_.synch_mode="off";
defparam dout_iv_1_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_17_ (
	.combout(dout_iv_1_a[17]),
	.dataa(r_data_17),
	.datab(r32_o_17),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_17_.operation_mode="normal";
defparam dout_iv_1_a_17_.output_mode="comb_only";
defparam dout_iv_1_a_17_.lut_mask="153f";
defparam dout_iv_1_a_17_.synch_mode="off";
defparam dout_iv_1_a_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_5_ (
	.combout(dout_iv_1_5),
	.dataa(VCC),
	.datab(reg_bank_1_5),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_5_.operation_mode="normal";
defparam dout_iv_1_5_.output_mode="comb_only";
defparam dout_iv_1_5_.lut_mask="c0ff";
defparam dout_iv_1_5_.synch_mode="off";
defparam dout_iv_1_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_5_ (
	.combout(dout_iv_1_a[5]),
	.dataa(r_data_5),
	.datab(r32_o_5),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_5_.operation_mode="normal";
defparam dout_iv_1_a_5_.output_mode="comb_only";
defparam dout_iv_1_a_5_.lut_mask="153f";
defparam dout_iv_1_a_5_.synch_mode="off";
defparam dout_iv_1_a_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_23_ (
	.combout(dout_iv_1_23),
	.dataa(VCC),
	.datab(reg_bank_1_23),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[23]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_23_.operation_mode="normal";
defparam dout_iv_1_23_.output_mode="comb_only";
defparam dout_iv_1_23_.lut_mask="c0ff";
defparam dout_iv_1_23_.synch_mode="off";
defparam dout_iv_1_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_23_ (
	.combout(dout_iv_1_a[23]),
	.dataa(r_data_23),
	.datab(r32_o_23),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_23_.operation_mode="normal";
defparam dout_iv_1_a_23_.output_mode="comb_only";
defparam dout_iv_1_a_23_.lut_mask="153f";
defparam dout_iv_1_a_23_.synch_mode="off";
defparam dout_iv_1_a_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_4_ (
	.combout(dout_iv_1_4),
	.dataa(VCC),
	.datab(reg_bank_1_4),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_4_.operation_mode="normal";
defparam dout_iv_1_4_.output_mode="comb_only";
defparam dout_iv_1_4_.lut_mask="c0ff";
defparam dout_iv_1_4_.synch_mode="off";
defparam dout_iv_1_4_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_4_ (
	.combout(dout_iv_1_a[4]),
	.dataa(r_data_4),
	.datab(r32_o_4),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_4_.operation_mode="normal";
defparam dout_iv_1_a_4_.output_mode="comb_only";
defparam dout_iv_1_a_4_.lut_mask="153f";
defparam dout_iv_1_a_4_.synch_mode="off";
defparam dout_iv_1_a_4_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_16_ (
	.combout(dout_iv_1_16),
	.dataa(VCC),
	.datab(reg_bank_1_16),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_16_.operation_mode="normal";
defparam dout_iv_1_16_.output_mode="comb_only";
defparam dout_iv_1_16_.lut_mask="c0ff";
defparam dout_iv_1_16_.synch_mode="off";
defparam dout_iv_1_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_16_ (
	.combout(dout_iv_1_a[16]),
	.dataa(r_data_16),
	.datab(r32_o_16),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_16_.operation_mode="normal";
defparam dout_iv_1_a_16_.output_mode="comb_only";
defparam dout_iv_1_a_16_.lut_mask="153f";
defparam dout_iv_1_a_16_.synch_mode="off";
defparam dout_iv_1_a_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_20_ (
	.combout(dout_iv_1_20),
	.dataa(VCC),
	.datab(reg_bank_1_20),
	.datac(N_36_i_0_s3),
	.datad(dout_iv_1_a[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_20_.operation_mode="normal";
defparam dout_iv_1_20_.output_mode="comb_only";
defparam dout_iv_1_20_.lut_mask="c0ff";
defparam dout_iv_1_20_.synch_mode="off";
defparam dout_iv_1_20_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_20_ (
	.combout(dout_iv_1_a[20]),
	.dataa(r_data_20),
	.datab(r32_o_20),
	.datac(mux_fw_1),
	.datad(N_34_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_20_.operation_mode="normal";
defparam dout_iv_1_a_20_.output_mode="comb_only";
defparam dout_iv_1_a_20_.lut_mask="153f";
defparam dout_iv_1_a_20_.synch_mode="off";
defparam dout_iv_1_a_20_.sum_lutc_input="datac";
endmodule /* fwd_mux */

// VQM4.1+ 
module fwd_mux_1 (
  r32_o_25,
  r32_o_6,
  r32_o_9,
  r32_o_19,
  r32_o_20,
  r32_o_5,
  r32_o_10,
  r32_o_7,
  r32_o_24,
  r32_o_21,
  r32_o_2,
  r32_o_14,
  r32_o_12,
  r32_o_1,
  r32_o_0,
  r32_o_11,
  r32_o_4,
  r32_o_3,
  r32_o_8,
  r32_o_17,
  r32_o_16,
  r32_o_31,
  reg_bank_25,
  reg_bank_6,
  reg_bank_9,
  reg_bank_19,
  reg_bank_20,
  reg_bank_5,
  reg_bank_10,
  reg_bank_7,
  reg_bank_24,
  reg_bank_21,
  reg_bank_2,
  reg_bank_14,
  reg_bank_12,
  reg_bank_1,
  reg_bank_0,
  reg_bank_11,
  reg_bank_4,
  reg_bank_3,
  reg_bank_8,
  reg_bank_17,
  reg_bank_16,
  reg_bank_31,
  reg_bank_22,
  reg_bank_18,
  reg_bank_15,
  reg_bank_13,
  reg_bank_29,
  reg_bank_30,
  reg_bank_26,
  reg_bank_27,
  reg_bank_28,
  reg_bank_23,
  r_data_25,
  r_data_6,
  r_data_9,
  r_data_19,
  r_data_20,
  r_data_5,
  r_data_10,
  r_data_7,
  r_data_24,
  r_data_21,
  r_data_2,
  r_data_14,
  r_data_12,
  r_data_1,
  r_data_0,
  r_data_11,
  r_data_4,
  r_data_3,
  r_data_8,
  r_data_17,
  r_data_16,
  r_data_31,
  r_data_22,
  r_data_18,
  r_data_15,
  r_data_13,
  r_data_29,
  r_data_30,
  r_data_26,
  r_data_27,
  r_data_28,
  r_data_23,
  dout_iv_a_9,
  dout_iv_a_5,
  dout_iv_a_2,
  dout_iv_a_0,
  dout_iv_a_16,
  dout_iv_a_17,
  dout_iv_a_13,
  dout_iv_a_14,
  dout_iv_a_15,
  dout_iv_a_10,
  cop_addr_m_0_9,
  cop_addr_m_0_5,
  cop_addr_m_0_2,
  cop_addr_m_0_0,
  cop_addr_m_0_16,
  cop_addr_m_0_17,
  cop_addr_m_0_13,
  cop_addr_m_0_14,
  cop_addr_m_0_15,
  cop_addr_m_0_10,
  dout_iv_1_19,
  dout_iv_1_20,
  dout_iv_1_2,
  dout_iv_1_14,
  dout_iv_1_1,
  dout_iv_1_0,
  dout_iv_1_11,
  dout_iv_1_17,
  dout_iv_1_10,
  dout_iv_1_5,
  dout_iv_1_6,
  dout_iv_1_7,
  dout_iv_1_3,
  dout_iv_1_4,
  dout_iv_1_25,
  dout_iv_1_21,
  dout_iv_1_16,
  dout_iv_1_12,
  dout_iv_1_8,
  dout_iv_1_9,
  dout_iv_1_31,
  dout_iv_1_24,
  wb_o_7,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_0,
  wb_o_1,
  wb_o_22,
  wb_o_18,
  wb_o_19,
  wb_o_15,
  wb_o_12,
  wb_o_13,
  wb_o_9,
  wb_o_10,
  wb_o_5,
  wb_o_6,
  wb_o_26,
  wb_o_27,
  wb_o_28,
  wb_o_23,
  wb_o_24,
  wb_o_25,
  wb_o_20,
  wb_o_21,
  dout_iv_7,
  dout_iv_2,
  dout_iv_3,
  dout_iv_4,
  dout_iv_0,
  dout_iv_1_d0,
  dout_iv_22,
  dout_iv_18,
  dout_iv_19,
  dout_iv_15,
  dout_iv_12,
  dout_iv_13,
  dout_iv_9,
  dout_iv_10,
  dout_iv_5,
  dout_iv_6,
  dout_iv_26,
  dout_iv_27,
  dout_iv_28,
  dout_iv_23,
  dout_iv_24,
  dout_iv_25,
  dout_iv_20,
  dout_iv_21,
  wb_we_o_0,
  N_32_i_0_s3,
  N_30_i_0_s2,
  mux_fw_1,
  un30_mux_fw,
  un17_mux_fw_NE,
  dout6_0_a2
);
input r32_o_25 ;
input r32_o_6 ;
input r32_o_9 ;
input r32_o_19 ;
input r32_o_20 ;
input r32_o_5 ;
input r32_o_10 ;
input r32_o_7 ;
input r32_o_24 ;
input r32_o_21 ;
input r32_o_2 ;
input r32_o_14 ;
input r32_o_12 ;
input r32_o_1 ;
input r32_o_0 ;
input r32_o_11 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_8 ;
input r32_o_17 ;
input r32_o_16 ;
input r32_o_31 ;
input reg_bank_25 ;
input reg_bank_6 ;
input reg_bank_9 ;
input reg_bank_19 ;
input reg_bank_20 ;
input reg_bank_5 ;
input reg_bank_10 ;
input reg_bank_7 ;
input reg_bank_24 ;
input reg_bank_21 ;
input reg_bank_2 ;
input reg_bank_14 ;
input reg_bank_12 ;
input reg_bank_1 ;
input reg_bank_0 ;
input reg_bank_11 ;
input reg_bank_4 ;
input reg_bank_3 ;
input reg_bank_8 ;
input reg_bank_17 ;
input reg_bank_16 ;
input reg_bank_31 ;
input reg_bank_22 ;
input reg_bank_18 ;
input reg_bank_15 ;
input reg_bank_13 ;
input reg_bank_29 ;
input reg_bank_30 ;
input reg_bank_26 ;
input reg_bank_27 ;
input reg_bank_28 ;
input reg_bank_23 ;
input r_data_25 ;
input r_data_6 ;
input r_data_9 ;
input r_data_19 ;
input r_data_20 ;
input r_data_5 ;
input r_data_10 ;
input r_data_7 ;
input r_data_24 ;
input r_data_21 ;
input r_data_2 ;
input r_data_14 ;
input r_data_12 ;
input r_data_1 ;
input r_data_0 ;
input r_data_11 ;
input r_data_4 ;
input r_data_3 ;
input r_data_8 ;
input r_data_17 ;
input r_data_16 ;
input r_data_31 ;
input r_data_22 ;
input r_data_18 ;
input r_data_15 ;
input r_data_13 ;
input r_data_29 ;
input r_data_30 ;
input r_data_26 ;
input r_data_27 ;
input r_data_28 ;
input r_data_23 ;
output dout_iv_a_9 ;
output dout_iv_a_5 ;
output dout_iv_a_2 ;
output dout_iv_a_0 ;
output dout_iv_a_16 ;
output dout_iv_a_17 ;
output dout_iv_a_13 ;
output dout_iv_a_14 ;
output dout_iv_a_15 ;
output dout_iv_a_10 ;
input cop_addr_m_0_9 ;
input cop_addr_m_0_5 ;
input cop_addr_m_0_2 ;
input cop_addr_m_0_0 ;
input cop_addr_m_0_16 ;
input cop_addr_m_0_17 ;
input cop_addr_m_0_13 ;
input cop_addr_m_0_14 ;
input cop_addr_m_0_15 ;
input cop_addr_m_0_10 ;
output dout_iv_1_19 ;
output dout_iv_1_20 ;
output dout_iv_1_2 ;
output dout_iv_1_14 ;
output dout_iv_1_1 ;
output dout_iv_1_0 ;
output dout_iv_1_11 ;
output dout_iv_1_17 ;
output dout_iv_1_10 ;
output dout_iv_1_5 ;
output dout_iv_1_6 ;
output dout_iv_1_7 ;
output dout_iv_1_3 ;
output dout_iv_1_4 ;
output dout_iv_1_25 ;
output dout_iv_1_21 ;
output dout_iv_1_16 ;
output dout_iv_1_12 ;
output dout_iv_1_8 ;
output dout_iv_1_9 ;
output dout_iv_1_31 ;
output dout_iv_1_24 ;
input wb_o_7 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_4 ;
input wb_o_0 ;
input wb_o_1 ;
input wb_o_22 ;
input wb_o_18 ;
input wb_o_19 ;
input wb_o_15 ;
input wb_o_12 ;
input wb_o_13 ;
input wb_o_9 ;
input wb_o_10 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_26 ;
input wb_o_27 ;
input wb_o_28 ;
input wb_o_23 ;
input wb_o_24 ;
input wb_o_25 ;
input wb_o_20 ;
input wb_o_21 ;
output dout_iv_7 ;
output dout_iv_2 ;
output dout_iv_3 ;
output dout_iv_4 ;
output dout_iv_0 ;
output dout_iv_1_d0 ;
output dout_iv_22 ;
output dout_iv_18 ;
output dout_iv_19 ;
output dout_iv_15 ;
output dout_iv_12 ;
output dout_iv_13 ;
output dout_iv_9 ;
output dout_iv_10 ;
output dout_iv_5 ;
output dout_iv_6 ;
output dout_iv_26 ;
output dout_iv_27 ;
output dout_iv_28 ;
output dout_iv_23 ;
output dout_iv_24 ;
output dout_iv_25 ;
output dout_iv_20 ;
output dout_iv_21 ;
input wb_we_o_0 ;
input N_32_i_0_s3 ;
input N_30_i_0_s2 ;
input mux_fw_1 ;
input un30_mux_fw ;
input un17_mux_fw_NE ;
output dout6_0_a2 ;
wire r32_o_25 ;
wire r32_o_6 ;
wire r32_o_9 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_5 ;
wire r32_o_10 ;
wire r32_o_7 ;
wire r32_o_24 ;
wire r32_o_21 ;
wire r32_o_2 ;
wire r32_o_14 ;
wire r32_o_12 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire r32_o_11 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_8 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_31 ;
wire reg_bank_25 ;
wire reg_bank_6 ;
wire reg_bank_9 ;
wire reg_bank_19 ;
wire reg_bank_20 ;
wire reg_bank_5 ;
wire reg_bank_10 ;
wire reg_bank_7 ;
wire reg_bank_24 ;
wire reg_bank_21 ;
wire reg_bank_2 ;
wire reg_bank_14 ;
wire reg_bank_12 ;
wire reg_bank_1 ;
wire reg_bank_0 ;
wire reg_bank_11 ;
wire reg_bank_4 ;
wire reg_bank_3 ;
wire reg_bank_8 ;
wire reg_bank_17 ;
wire reg_bank_16 ;
wire reg_bank_31 ;
wire reg_bank_22 ;
wire reg_bank_18 ;
wire reg_bank_15 ;
wire reg_bank_13 ;
wire reg_bank_29 ;
wire reg_bank_30 ;
wire reg_bank_26 ;
wire reg_bank_27 ;
wire reg_bank_28 ;
wire reg_bank_23 ;
wire r_data_25 ;
wire r_data_6 ;
wire r_data_9 ;
wire r_data_19 ;
wire r_data_20 ;
wire r_data_5 ;
wire r_data_10 ;
wire r_data_7 ;
wire r_data_24 ;
wire r_data_21 ;
wire r_data_2 ;
wire r_data_14 ;
wire r_data_12 ;
wire r_data_1 ;
wire r_data_0 ;
wire r_data_11 ;
wire r_data_4 ;
wire r_data_3 ;
wire r_data_8 ;
wire r_data_17 ;
wire r_data_16 ;
wire r_data_31 ;
wire r_data_22 ;
wire r_data_18 ;
wire r_data_15 ;
wire r_data_13 ;
wire r_data_29 ;
wire r_data_30 ;
wire r_data_26 ;
wire r_data_27 ;
wire r_data_28 ;
wire r_data_23 ;
wire dout_iv_a_9 ;
wire dout_iv_a_5 ;
wire dout_iv_a_2 ;
wire dout_iv_a_0 ;
wire dout_iv_a_16 ;
wire dout_iv_a_17 ;
wire dout_iv_a_13 ;
wire dout_iv_a_14 ;
wire dout_iv_a_15 ;
wire dout_iv_a_10 ;
wire cop_addr_m_0_9 ;
wire cop_addr_m_0_5 ;
wire cop_addr_m_0_2 ;
wire cop_addr_m_0_0 ;
wire cop_addr_m_0_16 ;
wire cop_addr_m_0_17 ;
wire cop_addr_m_0_13 ;
wire cop_addr_m_0_14 ;
wire cop_addr_m_0_15 ;
wire cop_addr_m_0_10 ;
wire dout_iv_1_19 ;
wire dout_iv_1_20 ;
wire dout_iv_1_2 ;
wire dout_iv_1_14 ;
wire dout_iv_1_1 ;
wire dout_iv_1_0 ;
wire dout_iv_1_11 ;
wire dout_iv_1_17 ;
wire dout_iv_1_10 ;
wire dout_iv_1_5 ;
wire dout_iv_1_6 ;
wire dout_iv_1_7 ;
wire dout_iv_1_3 ;
wire dout_iv_1_4 ;
wire dout_iv_1_25 ;
wire dout_iv_1_21 ;
wire dout_iv_1_16 ;
wire dout_iv_1_12 ;
wire dout_iv_1_8 ;
wire dout_iv_1_9 ;
wire dout_iv_1_31 ;
wire dout_iv_1_24 ;
wire wb_o_7 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_22 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_15 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_28 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_25 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire dout_iv_7 ;
wire dout_iv_2 ;
wire dout_iv_3 ;
wire dout_iv_4 ;
wire dout_iv_0 ;
wire dout_iv_1_d0 ;
wire dout_iv_22 ;
wire dout_iv_18 ;
wire dout_iv_19 ;
wire dout_iv_15 ;
wire dout_iv_12 ;
wire dout_iv_13 ;
wire dout_iv_9 ;
wire dout_iv_10 ;
wire dout_iv_5 ;
wire dout_iv_6 ;
wire dout_iv_26 ;
wire dout_iv_27 ;
wire dout_iv_28 ;
wire dout_iv_23 ;
wire dout_iv_24 ;
wire dout_iv_25 ;
wire dout_iv_20 ;
wire dout_iv_21 ;
wire wb_we_o_0 ;
wire N_32_i_0_s3 ;
wire N_30_i_0_s2 ;
wire mux_fw_1 ;
wire un30_mux_fw ;
wire un17_mux_fw_NE ;
wire dout6_0_a2 ;
wire [31:0] dout_iv_1_a;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:48
  cyclone_lcell dout6_0_a2_cZ (
	.combout(dout6_0_a2),
	.dataa(wb_we_o_0),
	.datab(un17_mux_fw_NE),
	.datac(un30_mux_fw),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout6_0_a2_cZ.operation_mode="normal";
defparam dout6_0_a2_cZ.output_mode="comb_only";
defparam dout6_0_a2_cZ.lut_mask="0002";
defparam dout6_0_a2_cZ.synch_mode="off";
defparam dout6_0_a2_cZ.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_24_ (
	.combout(dout_iv_21),
	.dataa(VCC),
	.datab(wb_o_21),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_24_.operation_mode="normal";
defparam dout_iv_24_.output_mode="comb_only";
defparam dout_iv_24_.lut_mask="ffc0";
defparam dout_iv_24_.synch_mode="off";
defparam dout_iv_24_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_23_ (
	.combout(dout_iv_20),
	.dataa(wb_o_20),
	.datab(cop_addr_m_0_10),
	.datac(dout_iv_a_10),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_23_.operation_mode="normal";
defparam dout_iv_23_.output_mode="comb_only";
defparam dout_iv_23_.lut_mask="efcf";
defparam dout_iv_23_.synch_mode="off";
defparam dout_iv_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_23_ (
	.combout(dout_iv_a_10),
	.dataa(r_data_23),
	.datab(reg_bank_23),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_23_.operation_mode="normal";
defparam dout_iv_a_23_.output_mode="comb_only";
defparam dout_iv_a_23_.lut_mask="135f";
defparam dout_iv_a_23_.synch_mode="off";
defparam dout_iv_a_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_28_ (
	.combout(dout_iv_25),
	.dataa(wb_o_25),
	.datab(cop_addr_m_0_15),
	.datac(dout_iv_a_15),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_28_.operation_mode="normal";
defparam dout_iv_28_.output_mode="comb_only";
defparam dout_iv_28_.lut_mask="efcf";
defparam dout_iv_28_.synch_mode="off";
defparam dout_iv_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_28_ (
	.combout(dout_iv_a_15),
	.dataa(r_data_28),
	.datab(reg_bank_28),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_28_.operation_mode="normal";
defparam dout_iv_a_28_.output_mode="comb_only";
defparam dout_iv_a_28_.lut_mask="135f";
defparam dout_iv_a_28_.synch_mode="off";
defparam dout_iv_a_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_27_ (
	.combout(dout_iv_24),
	.dataa(wb_o_24),
	.datab(cop_addr_m_0_14),
	.datac(dout_iv_a_14),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_27_.operation_mode="normal";
defparam dout_iv_27_.output_mode="comb_only";
defparam dout_iv_27_.lut_mask="efcf";
defparam dout_iv_27_.synch_mode="off";
defparam dout_iv_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_27_ (
	.combout(dout_iv_a_14),
	.dataa(r_data_27),
	.datab(reg_bank_27),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_27_.operation_mode="normal";
defparam dout_iv_a_27_.output_mode="comb_only";
defparam dout_iv_a_27_.lut_mask="135f";
defparam dout_iv_a_27_.synch_mode="off";
defparam dout_iv_a_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_26_ (
	.combout(dout_iv_23),
	.dataa(wb_o_23),
	.datab(cop_addr_m_0_13),
	.datac(dout_iv_a_13),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_26_.operation_mode="normal";
defparam dout_iv_26_.output_mode="comb_only";
defparam dout_iv_26_.lut_mask="efcf";
defparam dout_iv_26_.synch_mode="off";
defparam dout_iv_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_26_ (
	.combout(dout_iv_a_13),
	.dataa(r_data_26),
	.datab(reg_bank_26),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_26_.operation_mode="normal";
defparam dout_iv_a_26_.output_mode="comb_only";
defparam dout_iv_a_26_.lut_mask="135f";
defparam dout_iv_a_26_.synch_mode="off";
defparam dout_iv_a_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_31_ (
	.combout(dout_iv_28),
	.dataa(VCC),
	.datab(wb_o_28),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_31_.operation_mode="normal";
defparam dout_iv_31_.output_mode="comb_only";
defparam dout_iv_31_.lut_mask="ffc0";
defparam dout_iv_31_.synch_mode="off";
defparam dout_iv_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_30_ (
	.combout(dout_iv_27),
	.dataa(wb_o_27),
	.datab(cop_addr_m_0_17),
	.datac(dout_iv_a_17),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_30_.operation_mode="normal";
defparam dout_iv_30_.output_mode="comb_only";
defparam dout_iv_30_.lut_mask="efcf";
defparam dout_iv_30_.synch_mode="off";
defparam dout_iv_30_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_30_ (
	.combout(dout_iv_a_17),
	.dataa(r_data_30),
	.datab(reg_bank_30),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_30_.operation_mode="normal";
defparam dout_iv_a_30_.output_mode="comb_only";
defparam dout_iv_a_30_.lut_mask="135f";
defparam dout_iv_a_30_.synch_mode="off";
defparam dout_iv_a_30_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_29_ (
	.combout(dout_iv_26),
	.dataa(wb_o_26),
	.datab(cop_addr_m_0_16),
	.datac(dout_iv_a_16),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_29_.operation_mode="normal";
defparam dout_iv_29_.output_mode="comb_only";
defparam dout_iv_29_.lut_mask="efcf";
defparam dout_iv_29_.synch_mode="off";
defparam dout_iv_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_29_ (
	.combout(dout_iv_a_16),
	.dataa(r_data_29),
	.datab(reg_bank_29),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_29_.operation_mode="normal";
defparam dout_iv_a_29_.output_mode="comb_only";
defparam dout_iv_a_29_.lut_mask="135f";
defparam dout_iv_a_29_.synch_mode="off";
defparam dout_iv_a_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_9_ (
	.combout(dout_iv_6),
	.dataa(VCC),
	.datab(wb_o_6),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_9_.operation_mode="normal";
defparam dout_iv_9_.output_mode="comb_only";
defparam dout_iv_9_.lut_mask="ffc0";
defparam dout_iv_9_.synch_mode="off";
defparam dout_iv_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_8_ (
	.combout(dout_iv_5),
	.dataa(VCC),
	.datab(wb_o_5),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_8_.operation_mode="normal";
defparam dout_iv_8_.output_mode="comb_only";
defparam dout_iv_8_.lut_mask="ffc0";
defparam dout_iv_8_.synch_mode="off";
defparam dout_iv_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_13_ (
	.combout(dout_iv_10),
	.dataa(wb_o_10),
	.datab(cop_addr_m_0_0),
	.datac(dout_iv_a_0),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_13_.operation_mode="normal";
defparam dout_iv_13_.output_mode="comb_only";
defparam dout_iv_13_.lut_mask="efcf";
defparam dout_iv_13_.synch_mode="off";
defparam dout_iv_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_13_ (
	.combout(dout_iv_a_0),
	.dataa(r_data_13),
	.datab(reg_bank_13),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_13_.operation_mode="normal";
defparam dout_iv_a_13_.output_mode="comb_only";
defparam dout_iv_a_13_.lut_mask="135f";
defparam dout_iv_a_13_.synch_mode="off";
defparam dout_iv_a_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_12_ (
	.combout(dout_iv_9),
	.dataa(VCC),
	.datab(wb_o_9),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_12_.operation_mode="normal";
defparam dout_iv_12_.output_mode="comb_only";
defparam dout_iv_12_.lut_mask="ffc0";
defparam dout_iv_12_.synch_mode="off";
defparam dout_iv_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_16_ (
	.combout(dout_iv_13),
	.dataa(VCC),
	.datab(wb_o_13),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_16_.operation_mode="normal";
defparam dout_iv_16_.output_mode="comb_only";
defparam dout_iv_16_.lut_mask="ffc0";
defparam dout_iv_16_.synch_mode="off";
defparam dout_iv_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_15_ (
	.combout(dout_iv_12),
	.dataa(wb_o_12),
	.datab(cop_addr_m_0_2),
	.datac(dout_iv_a_2),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_15_.operation_mode="normal";
defparam dout_iv_15_.output_mode="comb_only";
defparam dout_iv_15_.lut_mask="efcf";
defparam dout_iv_15_.synch_mode="off";
defparam dout_iv_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_15_ (
	.combout(dout_iv_a_2),
	.dataa(r_data_15),
	.datab(reg_bank_15),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_15_.operation_mode="normal";
defparam dout_iv_a_15_.output_mode="comb_only";
defparam dout_iv_a_15_.lut_mask="135f";
defparam dout_iv_a_15_.synch_mode="off";
defparam dout_iv_a_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_18_ (
	.combout(dout_iv_15),
	.dataa(wb_o_15),
	.datab(cop_addr_m_0_5),
	.datac(dout_iv_a_5),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_18_.operation_mode="normal";
defparam dout_iv_18_.output_mode="comb_only";
defparam dout_iv_18_.lut_mask="efcf";
defparam dout_iv_18_.synch_mode="off";
defparam dout_iv_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_18_ (
	.combout(dout_iv_a_5),
	.dataa(r_data_18),
	.datab(reg_bank_18),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_18_.operation_mode="normal";
defparam dout_iv_a_18_.output_mode="comb_only";
defparam dout_iv_a_18_.lut_mask="135f";
defparam dout_iv_a_18_.synch_mode="off";
defparam dout_iv_a_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_22_ (
	.combout(dout_iv_19),
	.dataa(wb_o_19),
	.datab(cop_addr_m_0_9),
	.datac(dout_iv_a_9),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_22_.operation_mode="normal";
defparam dout_iv_22_.output_mode="comb_only";
defparam dout_iv_22_.lut_mask="efcf";
defparam dout_iv_22_.synch_mode="off";
defparam dout_iv_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_a_22_ (
	.combout(dout_iv_a_9),
	.dataa(r_data_22),
	.datab(reg_bank_22),
	.datac(N_30_i_0_s2),
	.datad(N_32_i_0_s3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_a_22_.operation_mode="normal";
defparam dout_iv_a_22_.output_mode="comb_only";
defparam dout_iv_a_22_.lut_mask="135f";
defparam dout_iv_a_22_.synch_mode="off";
defparam dout_iv_a_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_21_ (
	.combout(dout_iv_18),
	.dataa(VCC),
	.datab(wb_o_18),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_21_.operation_mode="normal";
defparam dout_iv_21_.output_mode="comb_only";
defparam dout_iv_21_.lut_mask="ffc0";
defparam dout_iv_21_.synch_mode="off";
defparam dout_iv_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_25_ (
	.combout(dout_iv_22),
	.dataa(VCC),
	.datab(wb_o_22),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_25_.operation_mode="normal";
defparam dout_iv_25_.output_mode="comb_only";
defparam dout_iv_25_.lut_mask="ffc0";
defparam dout_iv_25_.synch_mode="off";
defparam dout_iv_25_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_4_ (
	.combout(dout_iv_1_d0),
	.dataa(VCC),
	.datab(wb_o_1),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_4_.operation_mode="normal";
defparam dout_iv_4_.output_mode="comb_only";
defparam dout_iv_4_.lut_mask="ffc0";
defparam dout_iv_4_.synch_mode="off";
defparam dout_iv_4_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_3_ (
	.combout(dout_iv_0),
	.dataa(VCC),
	.datab(wb_o_0),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_3_.operation_mode="normal";
defparam dout_iv_3_.output_mode="comb_only";
defparam dout_iv_3_.lut_mask="ffc0";
defparam dout_iv_3_.synch_mode="off";
defparam dout_iv_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_7_ (
	.combout(dout_iv_4),
	.dataa(VCC),
	.datab(wb_o_4),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_7_.operation_mode="normal";
defparam dout_iv_7_.output_mode="comb_only";
defparam dout_iv_7_.lut_mask="ffc0";
defparam dout_iv_7_.synch_mode="off";
defparam dout_iv_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_6_ (
	.combout(dout_iv_3),
	.dataa(VCC),
	.datab(wb_o_3),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_6_.operation_mode="normal";
defparam dout_iv_6_.output_mode="comb_only";
defparam dout_iv_6_.lut_mask="ffc0";
defparam dout_iv_6_.synch_mode="off";
defparam dout_iv_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_5_ (
	.combout(dout_iv_2),
	.dataa(VCC),
	.datab(wb_o_2),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_5_.operation_mode="normal";
defparam dout_iv_5_.output_mode="comb_only";
defparam dout_iv_5_.lut_mask="ffc0";
defparam dout_iv_5_.synch_mode="off";
defparam dout_iv_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_10_ (
	.combout(dout_iv_7),
	.dataa(VCC),
	.datab(wb_o_7),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_10_.operation_mode="normal";
defparam dout_iv_10_.output_mode="comb_only";
defparam dout_iv_10_.lut_mask="ffc0";
defparam dout_iv_10_.synch_mode="off";
defparam dout_iv_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_31_ (
	.combout(dout_iv_1_31),
	.dataa(VCC),
	.datab(reg_bank_31),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_31_.operation_mode="normal";
defparam dout_iv_1_31_.output_mode="comb_only";
defparam dout_iv_1_31_.lut_mask="c0ff";
defparam dout_iv_1_31_.synch_mode="off";
defparam dout_iv_1_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_31_ (
	.combout(dout_iv_1_a[31]),
	.dataa(r_data_31),
	.datab(r32_o_31),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_31_.operation_mode="normal";
defparam dout_iv_1_a_31_.output_mode="comb_only";
defparam dout_iv_1_a_31_.lut_mask="153f";
defparam dout_iv_1_a_31_.synch_mode="off";
defparam dout_iv_1_a_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_16_ (
	.combout(dout_iv_1_16),
	.dataa(VCC),
	.datab(reg_bank_16),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_16_.operation_mode="normal";
defparam dout_iv_1_16_.output_mode="comb_only";
defparam dout_iv_1_16_.lut_mask="c0ff";
defparam dout_iv_1_16_.synch_mode="off";
defparam dout_iv_1_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_16_ (
	.combout(dout_iv_1_a[16]),
	.dataa(r_data_16),
	.datab(r32_o_16),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_16_.operation_mode="normal";
defparam dout_iv_1_a_16_.output_mode="comb_only";
defparam dout_iv_1_a_16_.lut_mask="153f";
defparam dout_iv_1_a_16_.synch_mode="off";
defparam dout_iv_1_a_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_17_ (
	.combout(dout_iv_1_17),
	.dataa(VCC),
	.datab(reg_bank_17),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_17_.operation_mode="normal";
defparam dout_iv_1_17_.output_mode="comb_only";
defparam dout_iv_1_17_.lut_mask="c0ff";
defparam dout_iv_1_17_.synch_mode="off";
defparam dout_iv_1_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_17_ (
	.combout(dout_iv_1_a[17]),
	.dataa(r_data_17),
	.datab(r32_o_17),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_17_.operation_mode="normal";
defparam dout_iv_1_a_17_.output_mode="comb_only";
defparam dout_iv_1_a_17_.lut_mask="153f";
defparam dout_iv_1_a_17_.synch_mode="off";
defparam dout_iv_1_a_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_8_ (
	.combout(dout_iv_1_8),
	.dataa(VCC),
	.datab(reg_bank_8),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_8_.operation_mode="normal";
defparam dout_iv_1_8_.output_mode="comb_only";
defparam dout_iv_1_8_.lut_mask="c0ff";
defparam dout_iv_1_8_.synch_mode="off";
defparam dout_iv_1_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_8_ (
	.combout(dout_iv_1_a[8]),
	.dataa(r_data_8),
	.datab(r32_o_8),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_8_.operation_mode="normal";
defparam dout_iv_1_a_8_.output_mode="comb_only";
defparam dout_iv_1_a_8_.lut_mask="153f";
defparam dout_iv_1_a_8_.synch_mode="off";
defparam dout_iv_1_a_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_3_ (
	.combout(dout_iv_1_3),
	.dataa(VCC),
	.datab(reg_bank_3),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_3_.operation_mode="normal";
defparam dout_iv_1_3_.output_mode="comb_only";
defparam dout_iv_1_3_.lut_mask="c0ff";
defparam dout_iv_1_3_.synch_mode="off";
defparam dout_iv_1_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_3_ (
	.combout(dout_iv_1_a[3]),
	.dataa(r_data_3),
	.datab(r32_o_3),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_3_.operation_mode="normal";
defparam dout_iv_1_a_3_.output_mode="comb_only";
defparam dout_iv_1_a_3_.lut_mask="153f";
defparam dout_iv_1_a_3_.synch_mode="off";
defparam dout_iv_1_a_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_4_ (
	.combout(dout_iv_1_4),
	.dataa(VCC),
	.datab(reg_bank_4),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_4_.operation_mode="normal";
defparam dout_iv_1_4_.output_mode="comb_only";
defparam dout_iv_1_4_.lut_mask="c0ff";
defparam dout_iv_1_4_.synch_mode="off";
defparam dout_iv_1_4_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_4_ (
	.combout(dout_iv_1_a[4]),
	.dataa(r_data_4),
	.datab(r32_o_4),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_4_.operation_mode="normal";
defparam dout_iv_1_a_4_.output_mode="comb_only";
defparam dout_iv_1_a_4_.lut_mask="153f";
defparam dout_iv_1_a_4_.synch_mode="off";
defparam dout_iv_1_a_4_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_11_ (
	.combout(dout_iv_1_11),
	.dataa(VCC),
	.datab(reg_bank_11),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_11_.operation_mode="normal";
defparam dout_iv_1_11_.output_mode="comb_only";
defparam dout_iv_1_11_.lut_mask="c0ff";
defparam dout_iv_1_11_.synch_mode="off";
defparam dout_iv_1_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_11_ (
	.combout(dout_iv_1_a[11]),
	.dataa(r_data_11),
	.datab(r32_o_11),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_11_.operation_mode="normal";
defparam dout_iv_1_a_11_.output_mode="comb_only";
defparam dout_iv_1_a_11_.lut_mask="153f";
defparam dout_iv_1_a_11_.synch_mode="off";
defparam dout_iv_1_a_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_0_ (
	.combout(dout_iv_1_0),
	.dataa(VCC),
	.datab(reg_bank_0),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_0_.operation_mode="normal";
defparam dout_iv_1_0_.output_mode="comb_only";
defparam dout_iv_1_0_.lut_mask="c0ff";
defparam dout_iv_1_0_.synch_mode="off";
defparam dout_iv_1_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_0_ (
	.combout(dout_iv_1_a[0]),
	.dataa(r_data_0),
	.datab(r32_o_0),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_0_.operation_mode="normal";
defparam dout_iv_1_a_0_.output_mode="comb_only";
defparam dout_iv_1_a_0_.lut_mask="153f";
defparam dout_iv_1_a_0_.synch_mode="off";
defparam dout_iv_1_a_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_1_ (
	.combout(dout_iv_1_1),
	.dataa(VCC),
	.datab(reg_bank_1),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_1_.operation_mode="normal";
defparam dout_iv_1_1_.output_mode="comb_only";
defparam dout_iv_1_1_.lut_mask="c0ff";
defparam dout_iv_1_1_.synch_mode="off";
defparam dout_iv_1_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_1_ (
	.combout(dout_iv_1_a[1]),
	.dataa(r_data_1),
	.datab(r32_o_1),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_1_.operation_mode="normal";
defparam dout_iv_1_a_1_.output_mode="comb_only";
defparam dout_iv_1_a_1_.lut_mask="153f";
defparam dout_iv_1_a_1_.synch_mode="off";
defparam dout_iv_1_a_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_12_ (
	.combout(dout_iv_1_12),
	.dataa(VCC),
	.datab(reg_bank_12),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_12_.operation_mode="normal";
defparam dout_iv_1_12_.output_mode="comb_only";
defparam dout_iv_1_12_.lut_mask="c0ff";
defparam dout_iv_1_12_.synch_mode="off";
defparam dout_iv_1_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_12_ (
	.combout(dout_iv_1_a[12]),
	.dataa(r_data_12),
	.datab(r32_o_12),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_12_.operation_mode="normal";
defparam dout_iv_1_a_12_.output_mode="comb_only";
defparam dout_iv_1_a_12_.lut_mask="153f";
defparam dout_iv_1_a_12_.synch_mode="off";
defparam dout_iv_1_a_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_14_ (
	.combout(dout_iv_1_14),
	.dataa(VCC),
	.datab(reg_bank_14),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_14_.operation_mode="normal";
defparam dout_iv_1_14_.output_mode="comb_only";
defparam dout_iv_1_14_.lut_mask="c0ff";
defparam dout_iv_1_14_.synch_mode="off";
defparam dout_iv_1_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_14_ (
	.combout(dout_iv_1_a[14]),
	.dataa(r_data_14),
	.datab(r32_o_14),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_14_.operation_mode="normal";
defparam dout_iv_1_a_14_.output_mode="comb_only";
defparam dout_iv_1_a_14_.lut_mask="153f";
defparam dout_iv_1_a_14_.synch_mode="off";
defparam dout_iv_1_a_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_2_ (
	.combout(dout_iv_1_2),
	.dataa(VCC),
	.datab(reg_bank_2),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_2_.operation_mode="normal";
defparam dout_iv_1_2_.output_mode="comb_only";
defparam dout_iv_1_2_.lut_mask="c0ff";
defparam dout_iv_1_2_.synch_mode="off";
defparam dout_iv_1_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_2_ (
	.combout(dout_iv_1_a[2]),
	.dataa(r_data_2),
	.datab(r32_o_2),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_2_.operation_mode="normal";
defparam dout_iv_1_a_2_.output_mode="comb_only";
defparam dout_iv_1_a_2_.lut_mask="153f";
defparam dout_iv_1_a_2_.synch_mode="off";
defparam dout_iv_1_a_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_21_ (
	.combout(dout_iv_1_21),
	.dataa(VCC),
	.datab(reg_bank_21),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_21_.operation_mode="normal";
defparam dout_iv_1_21_.output_mode="comb_only";
defparam dout_iv_1_21_.lut_mask="c0ff";
defparam dout_iv_1_21_.synch_mode="off";
defparam dout_iv_1_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_21_ (
	.combout(dout_iv_1_a[21]),
	.dataa(r_data_21),
	.datab(r32_o_21),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_21_.operation_mode="normal";
defparam dout_iv_1_a_21_.output_mode="comb_only";
defparam dout_iv_1_a_21_.lut_mask="153f";
defparam dout_iv_1_a_21_.synch_mode="off";
defparam dout_iv_1_a_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_24_ (
	.combout(dout_iv_1_24),
	.dataa(VCC),
	.datab(reg_bank_24),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_24_.operation_mode="normal";
defparam dout_iv_1_24_.output_mode="comb_only";
defparam dout_iv_1_24_.lut_mask="c0ff";
defparam dout_iv_1_24_.synch_mode="off";
defparam dout_iv_1_24_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_24_ (
	.combout(dout_iv_1_a[24]),
	.dataa(r_data_24),
	.datab(r32_o_24),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_24_.operation_mode="normal";
defparam dout_iv_1_a_24_.output_mode="comb_only";
defparam dout_iv_1_a_24_.lut_mask="153f";
defparam dout_iv_1_a_24_.synch_mode="off";
defparam dout_iv_1_a_24_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_7_ (
	.combout(dout_iv_1_7),
	.dataa(VCC),
	.datab(reg_bank_7),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_7_.operation_mode="normal";
defparam dout_iv_1_7_.output_mode="comb_only";
defparam dout_iv_1_7_.lut_mask="c0ff";
defparam dout_iv_1_7_.synch_mode="off";
defparam dout_iv_1_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_7_ (
	.combout(dout_iv_1_a[7]),
	.dataa(r_data_7),
	.datab(r32_o_7),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_7_.operation_mode="normal";
defparam dout_iv_1_a_7_.output_mode="comb_only";
defparam dout_iv_1_a_7_.lut_mask="153f";
defparam dout_iv_1_a_7_.synch_mode="off";
defparam dout_iv_1_a_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_10_ (
	.combout(dout_iv_1_10),
	.dataa(VCC),
	.datab(reg_bank_10),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_10_.operation_mode="normal";
defparam dout_iv_1_10_.output_mode="comb_only";
defparam dout_iv_1_10_.lut_mask="c0ff";
defparam dout_iv_1_10_.synch_mode="off";
defparam dout_iv_1_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_10_ (
	.combout(dout_iv_1_a[10]),
	.dataa(r_data_10),
	.datab(r32_o_10),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_10_.operation_mode="normal";
defparam dout_iv_1_a_10_.output_mode="comb_only";
defparam dout_iv_1_a_10_.lut_mask="153f";
defparam dout_iv_1_a_10_.synch_mode="off";
defparam dout_iv_1_a_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_5_ (
	.combout(dout_iv_1_5),
	.dataa(VCC),
	.datab(reg_bank_5),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_5_.operation_mode="normal";
defparam dout_iv_1_5_.output_mode="comb_only";
defparam dout_iv_1_5_.lut_mask="c0ff";
defparam dout_iv_1_5_.synch_mode="off";
defparam dout_iv_1_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_5_ (
	.combout(dout_iv_1_a[5]),
	.dataa(r_data_5),
	.datab(r32_o_5),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_5_.operation_mode="normal";
defparam dout_iv_1_a_5_.output_mode="comb_only";
defparam dout_iv_1_a_5_.lut_mask="153f";
defparam dout_iv_1_a_5_.synch_mode="off";
defparam dout_iv_1_a_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_20_ (
	.combout(dout_iv_1_20),
	.dataa(VCC),
	.datab(reg_bank_20),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_20_.operation_mode="normal";
defparam dout_iv_1_20_.output_mode="comb_only";
defparam dout_iv_1_20_.lut_mask="c0ff";
defparam dout_iv_1_20_.synch_mode="off";
defparam dout_iv_1_20_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_20_ (
	.combout(dout_iv_1_a[20]),
	.dataa(r_data_20),
	.datab(r32_o_20),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_20_.operation_mode="normal";
defparam dout_iv_1_a_20_.output_mode="comb_only";
defparam dout_iv_1_a_20_.lut_mask="153f";
defparam dout_iv_1_a_20_.synch_mode="off";
defparam dout_iv_1_a_20_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_19_ (
	.combout(dout_iv_1_19),
	.dataa(VCC),
	.datab(reg_bank_19),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_19_.operation_mode="normal";
defparam dout_iv_1_19_.output_mode="comb_only";
defparam dout_iv_1_19_.lut_mask="c0ff";
defparam dout_iv_1_19_.synch_mode="off";
defparam dout_iv_1_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_19_ (
	.combout(dout_iv_1_a[19]),
	.dataa(r_data_19),
	.datab(r32_o_19),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_19_.operation_mode="normal";
defparam dout_iv_1_a_19_.output_mode="comb_only";
defparam dout_iv_1_a_19_.lut_mask="153f";
defparam dout_iv_1_a_19_.synch_mode="off";
defparam dout_iv_1_a_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_9_ (
	.combout(dout_iv_1_9),
	.dataa(VCC),
	.datab(reg_bank_9),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_9_.operation_mode="normal";
defparam dout_iv_1_9_.output_mode="comb_only";
defparam dout_iv_1_9_.lut_mask="c0ff";
defparam dout_iv_1_9_.synch_mode="off";
defparam dout_iv_1_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_9_ (
	.combout(dout_iv_1_a[9]),
	.dataa(r_data_9),
	.datab(r32_o_9),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_9_.operation_mode="normal";
defparam dout_iv_1_a_9_.output_mode="comb_only";
defparam dout_iv_1_a_9_.lut_mask="153f";
defparam dout_iv_1_a_9_.synch_mode="off";
defparam dout_iv_1_a_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_6_ (
	.combout(dout_iv_1_6),
	.dataa(VCC),
	.datab(reg_bank_6),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_6_.operation_mode="normal";
defparam dout_iv_1_6_.output_mode="comb_only";
defparam dout_iv_1_6_.lut_mask="c0ff";
defparam dout_iv_1_6_.synch_mode="off";
defparam dout_iv_1_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_6_ (
	.combout(dout_iv_1_a[6]),
	.dataa(r_data_6),
	.datab(r32_o_6),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_6_.operation_mode="normal";
defparam dout_iv_1_a_6_.output_mode="comb_only";
defparam dout_iv_1_a_6_.lut_mask="153f";
defparam dout_iv_1_a_6_.synch_mode="off";
defparam dout_iv_1_a_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_25_ (
	.combout(dout_iv_1_25),
	.dataa(VCC),
	.datab(reg_bank_25),
	.datac(N_32_i_0_s3),
	.datad(dout_iv_1_a[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_25_.operation_mode="normal";
defparam dout_iv_1_25_.output_mode="comb_only";
defparam dout_iv_1_25_.lut_mask="c0ff";
defparam dout_iv_1_25_.synch_mode="off";
defparam dout_iv_1_25_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_iv_1_a_25_ (
	.combout(dout_iv_1_a[25]),
	.dataa(r_data_25),
	.datab(r32_o_25),
	.datac(mux_fw_1),
	.datad(N_30_i_0_s2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_iv_1_a_25_.operation_mode="normal";
defparam dout_iv_1_a_25_.output_mode="comb_only";
defparam dout_iv_1_a_25_.lut_mask="153f";
defparam dout_iv_1_a_25_.synch_mode="off";
defparam dout_iv_1_a_25_.sum_lutc_input="datac";
endmodule /* fwd_mux_1 */

// VQM4.1+ 
module rf_stage (
  cop_addr_m_0_10,
  cop_addr_m_0_15,
  cop_addr_m_0_14,
  cop_addr_m_0_13,
  cop_addr_m_0_17,
  cop_addr_m_0_16,
  cop_addr_m_0_0,
  cop_addr_m_0_2,
  cop_addr_m_0_5,
  cop_addr_m_0_9,
  dout_iv_1_0_24,
  dout_iv_1_0_9,
  dout_iv_1_0_16,
  dout_iv_1_0_3,
  dout_iv_1_0_6,
  dout_iv_1_0_5,
  dout_iv_1_0_10,
  dout_iv_1_0_17,
  dout_iv_1_0_11,
  dout_iv_1_0_1,
  dout_iv_1_0_14,
  dout_iv_1_0_2,
  dout_iv_1_0_20,
  dout_iv_1_0_19,
  dout_iv_1_0_21,
  dout_iv_1_0_4,
  dout_iv_1_0_7,
  dout_iv_1_0_12,
  dout_iv_1_0_0,
  dout_iv_1_0_8,
  dout_iv_1_0_25,
  cop_addr_m_0,
  dout_iv_a_10,
  dout_iv_a_15,
  dout_iv_a_14,
  dout_iv_a_13,
  dout_iv_a_17,
  dout_iv_a_16,
  dout_iv_a_0,
  dout_iv_a_2,
  dout_iv_a_5,
  dout_iv_a_9,
  dout_iv_a_18,
  r32_o_4_7,
  r32_o_4_12,
  r32_o_4_22,
  r32_o_4_8,
  r32_o_4_10,
  r32_o_4_11,
  r32_o_4_6,
  r32_o_4_24,
  r32_o_4_2,
  r32_o_4_21,
  r32_o_4_9,
  r32_o_4_15,
  r32_o_4_14,
  r32_o_4_3,
  r32_o_4_19,
  r32_o_4_13,
  r32_o_4_0,
  r32_o_4_18,
  r32_o_4_1,
  r32_o_4_25,
  r32_o_4_17,
  r32_o_4_5,
  r32_o_4_23,
  r32_o_4_4,
  r32_o_4_16,
  r32_o_4_20,
  r5_o_4,
  r5_o_3,
  r5_o_2,
  r5_o_1,
  r5_o_0,
  dout_31,
  dout_30,
  dout_29,
  dout_28,
  dout_27,
  dout_26,
  dout_25,
  dout_24,
  dout_23,
  dout_22,
  dout_21,
  dout_20,
  dout_19,
  dout_18,
  dout_17,
  dout_16,
  dout_15,
  dout_14,
  dout_13,
  dout_12,
  dout_11,
  dout_10,
  dout_9,
  dout_8,
  dout_7,
  dout_6,
  dout_5,
  dout_4,
  dout_3,
  dout_2,
  dout_1,
  dout_0,
  r32_o_3_31,
  r32_o_3_27,
  r32_o_3_29,
  r32_o_3_28,
  r32_o_3_30,
  r32_o_3_26,
  r32_o_3_25,
  r32_o_3_24,
  r32_o_3_23,
  r32_o_3_22,
  r32_o_3_21,
  r32_o_3_20,
  r32_o_3_19,
  r32_o_3_18,
  r32_o_3_17,
  r32_o_3_16,
  r32_o_3_15,
  r32_o_3_14,
  r32_o_3_13,
  r32_o_3_12,
  r32_o_3_11,
  r32_o_3_10,
  r32_o_3_9,
  r32_o_3_8,
  r32_o_3_7,
  r32_o_3_6,
  r32_o_3_5,
  r32_o_3_4,
  r32_o_3_3,
  r32_o_3_2,
  r32_o_3_1,
  r32_o_3_0,
  r32_o_2_31,
  r32_o_2_30,
  r32_o_2_29,
  r32_o_2_28,
  r32_o_2_27,
  r32_o_2_26,
  r32_o_2_25,
  r32_o_2_24,
  r32_o_2_23,
  r32_o_2_22,
  r32_o_2_21,
  r32_o_2_20,
  r32_o_2_19,
  r32_o_2_18,
  r32_o_2_17,
  r32_o_2_16,
  r32_o_2_15,
  r32_o_2_14,
  r32_o_2_13,
  r32_o_2_12,
  r32_o_2_11,
  r32_o_2_10,
  r32_o_2_9,
  r32_o_2_8,
  r32_o_2_7,
  r32_o_2_6,
  r32_o_2_5,
  r32_o_2_4,
  r32_o_2_3,
  r32_o_2_2,
  r32_o_2_1,
  r32_o_2_0,
  wb_mux_ctl_o_0,
  wb_we_o_0,
  ext_ctl_o_0,
  ext_ctl_o_2,
  ext_ctl_o_1,
  res_5_0_o4_0,
  res_5_0_a2_0,
  res_5_0_a2_16,
  res_5_0_m2_0_0,
  wb_o_30,
  wb_o_29,
  wb_o_28,
  wb_o_27,
  wb_o_26,
  wb_o_24,
  wb_o_23,
  wb_o_22,
  wb_o_20,
  wb_o_19,
  wb_o_18,
  wb_o_17,
  wb_o_16,
  wb_o_15,
  wb_o_14,
  wb_o_13,
  wb_o_11,
  wb_o_10,
  wb_o_9,
  wb_o_6,
  wb_o_5,
  wb_o_3,
  wb_o_2,
  wb_o_1,
  wb_o_31,
  wb_o_21,
  wb_o_7,
  wb_o_25,
  wb_o_0,
  wb_o_4,
  wb_o_8,
  wb_o_12,
  dout_iv_1_28,
  dout_iv_1_11,
  dout_iv_1_15,
  dout_iv_1_14,
  dout_iv_1_18,
  dout_iv_1_17,
  dout_iv_1_16,
  dout_iv_1_20,
  dout_iv_1_19,
  dout_iv_1_24,
  dout_iv_1_23,
  dout_iv_1_22,
  dout_iv_1_3,
  dout_iv_1_2,
  dout_iv_1_6,
  dout_iv_1_5,
  dout_iv_1_27,
  dout_iv_1_10,
  dout_iv_1_29,
  dout_iv_1_30,
  dout_iv_1_9,
  dout_iv_1_26,
  dout_iv_1_13,
  dout_iv_1_1,
  dout_iv_1_31,
  dout_iv_1_21,
  dout_iv_1_7,
  dout_iv_1_25,
  dout_iv_1_0,
  dout_iv_1_4,
  dout_iv_1_8,
  dout_iv_1_12,
  dout_iv_0_1,
  dout_iv_0_9,
  dout_iv_0_25,
  dout_iv_0_13,
  dout_iv_0_29,
  dout_iv_0_26,
  dout_iv_0_10,
  dout_iv_0_27,
  dout_iv_0_30,
  dout_iv_0_8,
  cmp_ctl_o_2,
  cmp_ctl_o_0,
  cmp_ctl_o_1,
  dout_iv_11,
  dout_iv_19,
  dout_iv_20,
  dout_iv_2,
  dout_iv_1_d0,
  dout_iv_0_d0,
  dout_iv_14,
  dout_iv_17,
  pc_next_iv_a_23,
  pc_next_iv_a_24,
  pc_next_iv_a_20,
  pc_next_iv_a_10,
  pc_next_iv_a_12,
  pc_next_iv_a_8,
  pc_next_iv_a_9,
  pc_next_iv_a_5,
  pc_next_iv_a_21,
  pc_next_iv_a_22,
  pc_next_iv_a_18,
  pc_next_iv_a_19,
  pc_next_iv_a_15,
  pc_next_iv_a_16,
  pc_next_iv_a_17,
  pc_next_iv_a_13,
  pc_next_iv_a_6,
  pc_next_iv_a_7,
  pc_next_iv_a_3,
  pc_next_iv_a_4,
  pc_next_iv_a_0,
  pc_next_iv_a_1,
  pc_next_iv_a_2,
  pc_next_iv_a_11,
  pc_next_iv_a_14,
  pc_next_iv_a_25,
  pc_next_iv_a_26,
  pc_next_iv_a_27,
  pc_next_iv_a_28,
  r32_o_1_31,
  r32_o_1_30,
  r32_o_1_29,
  r32_o_1_28,
  r32_o_1_27,
  r32_o_1_26,
  r32_o_1_13,
  r32_o_1_14,
  r32_o_1_12,
  r32_o_1_8,
  r32_o_1_1,
  r32_o_1_9,
  r32_o_1_10,
  r32_o_1_24,
  r32_o_1_23,
  r32_o_1_22,
  r32_o_1_6,
  r32_o_1_20,
  r32_o_1_4,
  r32_o_1_18,
  r32_o_1_17,
  r32_o_1_5,
  r32_o_1_19,
  r32_o_1_7,
  r32_o_1_21,
  r32_o_1_16,
  r32_o_1_11,
  r32_o_1_25,
  r32_o_1_15,
  r32_o_1_0,
  r32_o_1_3,
  res_5_0_3,
  res_5_0_2,
  res_5_0_12,
  res_5_0_27,
  res_5_0_11,
  res_5_0_26,
  res_5_0_10,
  res_5_0_25,
  res_5_0_9,
  res_5_0_24,
  res_5_0_8,
  res_5_0_23,
  res_5_0_7,
  res_5_0_22,
  res_5_0_6,
  res_5_0_21,
  res_5_0_5,
  res_5_0_20,
  res_5_0_4,
  res_5_0_19,
  res_5_0_18,
  res_5_0_16,
  res_5_0_15,
  res_5_0_14,
  res_5_0_13,
  res_5_0_1,
  res_5_0_0,
  res_5_0_17,
  res_5_0_28,
  res_5_0_29,
  res_5_0_30,
  res_5_0_31,
  pc_next_iv_0_a_2,
  pc_next_iv_0_a_1,
  pc_next_iv_0_a_0,
  pc_next_iv_0_9,
  pc_next_iv_0_24,
  pc_next_iv_0_8,
  pc_next_iv_0_23,
  pc_next_iv_0_7,
  pc_next_iv_0_22,
  pc_next_iv_0_6,
  pc_next_iv_0_21,
  pc_next_iv_0_5,
  pc_next_iv_0_20,
  pc_next_iv_0_4,
  pc_next_iv_0_19,
  pc_next_iv_0_3,
  pc_next_iv_0_18,
  pc_next_iv_0_2,
  pc_next_iv_0_17,
  pc_next_iv_0_1,
  pc_next_iv_0_16,
  pc_next_iv_0_15,
  pc_next_iv_0_13,
  pc_next_iv_0_12,
  pc_next_iv_0_11,
  pc_next_iv_0_10,
  pc_next_iv_0_14,
  pc_next_iv_0_28,
  pc_next_iv_0_27,
  pc_next_iv_0_26,
  pc_next_iv_0_25,
  pc_next_iv_0_0,
  irq_addr_o_12,
  irq_addr_o_27,
  irq_addr_o_11,
  irq_addr_o_26,
  irq_addr_o_10,
  irq_addr_o_25,
  irq_addr_o_9,
  irq_addr_o_24,
  irq_addr_o_8,
  irq_addr_o_23,
  irq_addr_o_7,
  irq_addr_o_22,
  irq_addr_o_6,
  irq_addr_o_21,
  irq_addr_o_5,
  irq_addr_o_20,
  irq_addr_o_4,
  irq_addr_o_19,
  irq_addr_o_18,
  irq_addr_o_16,
  irq_addr_o_15,
  irq_addr_o_14,
  irq_addr_o_13,
  irq_addr_o_1,
  irq_addr_o_0,
  irq_addr_o_17,
  irq_addr_o_31,
  irq_addr_o_30,
  irq_addr_o_29,
  irq_addr_o_28,
  irq_addr_o_3,
  irq_addr_o_2,
  pc_next_iv_0_0_1,
  pc_next_iv_0_0_0,
  pc_next_iv_0_0_2,
  pc_gen_ctl_o_0,
  pc_gen_ctl_o_2,
  pc_gen_ctl_o_1,
  res_5_0_a_2,
  res_5_0_a_26,
  res_5_0_a_25,
  res_5_0_a_24,
  res_5_0_a_22,
  res_5_0_a_20,
  res_5_0_a_19,
  res_5_0_a_21,
  res_5_0_a_23,
  res_5_0_a_18,
  res_5_0_a_27,
  res_5_0_a_16,
  res_5_0_a_1,
  res_5_0_a_0,
  res_5_0_a_4,
  res_5_0_a_17,
  res_5_0_a_5,
  res_5_0_0_0,
  r32_o_0_26,
  r32_o_0_27,
  r32_o_0_23,
  r32_o_0_13,
  r32_o_0_15,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_8,
  r32_o_0_24,
  r32_o_0_25,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_16,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_1,
  r32_o_0_0,
  r32_o_0_14,
  r32_o_0_17,
  r32_o_0_28,
  r32_o_0_29,
  r32_o_0_30,
  r32_o_0_31,
  r32_o_0_2,
  r32_o_0_3,
  r32_o_31,
  r32_o_30,
  r32_o_29,
  r32_o_28,
  r32_o_27,
  r32_o_26,
  r32_o_25,
  r32_o_24,
  r32_o_23,
  r32_o_22,
  r32_o_21,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_17,
  r32_o_16,
  r32_o_15,
  r32_o_14,
  r32_o_13,
  r32_o_12,
  r32_o_11,
  r32_o_10,
  r32_o_9,
  r32_o_8,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_4,
  r32_o_2,
  r32_o_1,
  r32_o_0,
  r32_o_3,
  CurrState_1,
  CurrState_3,
  CurrState_2,
  ins2core_1,
  ins2core_2,
  ins2core_5,
  ins2core_6,
  ins2core_9,
  ins2core_10,
  ins2core_13,
  ins2core_14,
  ins2core_17,
  ins2core_18,
  ins2core_21,
  ins2core_22,
  ins2core_25,
  ins2core_0,
  ins2core_3,
  ins2core_4,
  ins2core_7,
  ins2core_8,
  ins2core_11,
  ins2core_12,
  ins2core_15,
  ins2core_16,
  ins2core_19,
  ins2core_20,
  ins2core_24,
  ins2core_23,
  pc_gen_ctl_0_0_a2_2_0,
  dout6_0_a2_0,
  un17_mux_fw_NE_0,
  mux_fw_1_0,
  mux_fw_1,
  un17_mux_fw_NE,
  un30_mux_fw,
  un32_mux_fw,
  dout6_0_a2,
  un1_pc_next37_0,
  un1_pc_add31,
  un1_pc_add30,
  un1_pc_add29,
  un1_pc_add28,
  un1_pc_add27,
  un1_pc_add26,
  un1_pc_add25,
  un1_pc_add24,
  un1_pc_add23,
  un1_pc_add22,
  un1_pc_add21,
  un1_pc_add20,
  un1_pc_add19,
  un1_pc_add18,
  un1_pc_add17,
  un1_pc_add16,
  un1_pc_add15,
  un1_pc_add14,
  un1_pc_add13,
  un1_pc_add12,
  un1_pc_add11,
  un1_pc_add10,
  un1_pc_add9,
  un1_pc_add8,
  un1_pc_add7,
  un1_pc_add6,
  un1_pc_add5,
  un1_pc_add4,
  un1_pc_add3,
  un1_pc_add2,
  un1_pc_add1,
  un1_pc_add0,
  NET1572_i_i,
  CLK,
  fsm_dly_2_1_0_0_a2,
  fsm_dly_1_1_0_0_a2,
  rr_rst,
  riack,
  irq_req_o,
  fsm_dly_1_1_0_0,
  fsm_dly_2_1_0_0,
  fsm_dly_0_1_0_0,
  NET1606_i,
  NET1640_i
);
input cop_addr_m_0_10 ;
input cop_addr_m_0_15 ;
input cop_addr_m_0_14 ;
input cop_addr_m_0_13 ;
input cop_addr_m_0_17 ;
input cop_addr_m_0_16 ;
input cop_addr_m_0_0 ;
input cop_addr_m_0_2 ;
input cop_addr_m_0_5 ;
input cop_addr_m_0_9 ;
output dout_iv_1_0_24 ;
output dout_iv_1_0_9 ;
output dout_iv_1_0_16 ;
output dout_iv_1_0_3 ;
output dout_iv_1_0_6 ;
output dout_iv_1_0_5 ;
output dout_iv_1_0_10 ;
output dout_iv_1_0_17 ;
output dout_iv_1_0_11 ;
output dout_iv_1_0_1 ;
output dout_iv_1_0_14 ;
output dout_iv_1_0_2 ;
output dout_iv_1_0_20 ;
output dout_iv_1_0_19 ;
output dout_iv_1_0_21 ;
output dout_iv_1_0_4 ;
output dout_iv_1_0_7 ;
output dout_iv_1_0_12 ;
output dout_iv_1_0_0 ;
output dout_iv_1_0_8 ;
output dout_iv_1_0_25 ;
input cop_addr_m_0 ;
output dout_iv_a_10 ;
output dout_iv_a_15 ;
output dout_iv_a_14 ;
output dout_iv_a_13 ;
output dout_iv_a_17 ;
output dout_iv_a_16 ;
output dout_iv_a_0 ;
output dout_iv_a_2 ;
output dout_iv_a_5 ;
output dout_iv_a_9 ;
output dout_iv_a_18 ;
input r32_o_4_7 ;
input r32_o_4_12 ;
input r32_o_4_22 ;
input r32_o_4_8 ;
input r32_o_4_10 ;
input r32_o_4_11 ;
input r32_o_4_6 ;
input r32_o_4_24 ;
input r32_o_4_2 ;
input r32_o_4_21 ;
input r32_o_4_9 ;
input r32_o_4_15 ;
input r32_o_4_14 ;
input r32_o_4_3 ;
input r32_o_4_19 ;
input r32_o_4_13 ;
input r32_o_4_0 ;
input r32_o_4_18 ;
input r32_o_4_1 ;
input r32_o_4_25 ;
input r32_o_4_17 ;
input r32_o_4_5 ;
input r32_o_4_23 ;
input r32_o_4_4 ;
input r32_o_4_16 ;
input r32_o_4_20 ;
input r5_o_4 ;
input r5_o_3 ;
input r5_o_2 ;
input r5_o_1 ;
input r5_o_0 ;
input dout_31 ;
input dout_30 ;
input dout_29 ;
input dout_28 ;
input dout_27 ;
input dout_26 ;
input dout_25 ;
input dout_24 ;
input dout_23 ;
input dout_22 ;
input dout_21 ;
input dout_20 ;
input dout_19 ;
input dout_18 ;
input dout_17 ;
input dout_16 ;
input dout_15 ;
input dout_14 ;
input dout_13 ;
input dout_12 ;
input dout_11 ;
input dout_10 ;
input dout_9 ;
input dout_8 ;
input dout_7 ;
input dout_6 ;
input dout_5 ;
input dout_4 ;
input dout_3 ;
input dout_2 ;
input dout_1 ;
input dout_0 ;
input r32_o_3_31 ;
input r32_o_3_27 ;
input r32_o_3_29 ;
input r32_o_3_28 ;
input r32_o_3_30 ;
input r32_o_3_26 ;
input r32_o_3_25 ;
input r32_o_3_24 ;
input r32_o_3_23 ;
input r32_o_3_22 ;
input r32_o_3_21 ;
input r32_o_3_20 ;
input r32_o_3_19 ;
input r32_o_3_18 ;
input r32_o_3_17 ;
input r32_o_3_16 ;
input r32_o_3_15 ;
input r32_o_3_14 ;
input r32_o_3_13 ;
input r32_o_3_12 ;
input r32_o_3_11 ;
input r32_o_3_10 ;
input r32_o_3_9 ;
input r32_o_3_8 ;
input r32_o_3_7 ;
input r32_o_3_6 ;
input r32_o_3_5 ;
input r32_o_3_4 ;
input r32_o_3_3 ;
input r32_o_3_2 ;
input r32_o_3_1 ;
input r32_o_3_0 ;
input r32_o_2_31 ;
input r32_o_2_30 ;
input r32_o_2_29 ;
input r32_o_2_28 ;
input r32_o_2_27 ;
input r32_o_2_26 ;
input r32_o_2_25 ;
input r32_o_2_24 ;
input r32_o_2_23 ;
input r32_o_2_22 ;
input r32_o_2_21 ;
input r32_o_2_20 ;
input r32_o_2_19 ;
input r32_o_2_18 ;
input r32_o_2_17 ;
input r32_o_2_16 ;
input r32_o_2_15 ;
input r32_o_2_14 ;
input r32_o_2_13 ;
input r32_o_2_12 ;
input r32_o_2_11 ;
input r32_o_2_10 ;
input r32_o_2_9 ;
input r32_o_2_8 ;
input r32_o_2_7 ;
input r32_o_2_6 ;
input r32_o_2_5 ;
input r32_o_2_4 ;
input r32_o_2_3 ;
input r32_o_2_2 ;
input r32_o_2_1 ;
input r32_o_2_0 ;
input wb_mux_ctl_o_0 ;
input wb_we_o_0 ;
input ext_ctl_o_0 ;
input ext_ctl_o_2 ;
input ext_ctl_o_1 ;
output res_5_0_o4_0 ;
output res_5_0_a2_0 ;
output res_5_0_a2_16 ;
output res_5_0_m2_0_0 ;
output wb_o_30 ;
output wb_o_29 ;
output wb_o_28 ;
output wb_o_27 ;
output wb_o_26 ;
output wb_o_24 ;
output wb_o_23 ;
output wb_o_22 ;
output wb_o_20 ;
output wb_o_19 ;
output wb_o_18 ;
output wb_o_17 ;
output wb_o_16 ;
output wb_o_15 ;
output wb_o_14 ;
output wb_o_13 ;
output wb_o_11 ;
output wb_o_10 ;
output wb_o_9 ;
output wb_o_6 ;
output wb_o_5 ;
output wb_o_3 ;
output wb_o_2 ;
output wb_o_1 ;
output wb_o_31 ;
output wb_o_21 ;
output wb_o_7 ;
output wb_o_25 ;
output wb_o_0 ;
output wb_o_4 ;
output wb_o_8 ;
output wb_o_12 ;
output dout_iv_1_28 ;
output dout_iv_1_11 ;
output dout_iv_1_15 ;
output dout_iv_1_14 ;
output dout_iv_1_18 ;
output dout_iv_1_17 ;
output dout_iv_1_16 ;
output dout_iv_1_20 ;
output dout_iv_1_19 ;
output dout_iv_1_24 ;
output dout_iv_1_23 ;
output dout_iv_1_22 ;
output dout_iv_1_3 ;
output dout_iv_1_2 ;
output dout_iv_1_6 ;
output dout_iv_1_5 ;
output dout_iv_1_27 ;
output dout_iv_1_10 ;
output dout_iv_1_29 ;
output dout_iv_1_30 ;
output dout_iv_1_9 ;
output dout_iv_1_26 ;
output dout_iv_1_13 ;
output dout_iv_1_1 ;
output dout_iv_1_31 ;
output dout_iv_1_21 ;
output dout_iv_1_7 ;
output dout_iv_1_25 ;
output dout_iv_1_0 ;
output dout_iv_1_4 ;
output dout_iv_1_8 ;
output dout_iv_1_12 ;
input dout_iv_0_1 ;
input dout_iv_0_9 ;
input dout_iv_0_25 ;
input dout_iv_0_13 ;
input dout_iv_0_29 ;
input dout_iv_0_26 ;
input dout_iv_0_10 ;
input dout_iv_0_27 ;
input dout_iv_0_30 ;
input dout_iv_0_8 ;
input cmp_ctl_o_2 ;
input cmp_ctl_o_0 ;
input cmp_ctl_o_1 ;
input dout_iv_11 ;
input dout_iv_19 ;
input dout_iv_20 ;
input dout_iv_2 ;
input dout_iv_1_d0 ;
input dout_iv_0_d0 ;
input dout_iv_14 ;
input dout_iv_17 ;
output pc_next_iv_a_23 ;
output pc_next_iv_a_24 ;
output pc_next_iv_a_20 ;
output pc_next_iv_a_10 ;
output pc_next_iv_a_12 ;
output pc_next_iv_a_8 ;
output pc_next_iv_a_9 ;
output pc_next_iv_a_5 ;
output pc_next_iv_a_21 ;
output pc_next_iv_a_22 ;
output pc_next_iv_a_18 ;
output pc_next_iv_a_19 ;
output pc_next_iv_a_15 ;
output pc_next_iv_a_16 ;
output pc_next_iv_a_17 ;
output pc_next_iv_a_13 ;
output pc_next_iv_a_6 ;
output pc_next_iv_a_7 ;
output pc_next_iv_a_3 ;
output pc_next_iv_a_4 ;
output pc_next_iv_a_0 ;
output pc_next_iv_a_1 ;
output pc_next_iv_a_2 ;
output pc_next_iv_a_11 ;
output pc_next_iv_a_14 ;
output pc_next_iv_a_25 ;
output pc_next_iv_a_26 ;
output pc_next_iv_a_27 ;
output pc_next_iv_a_28 ;
input r32_o_1_31 ;
input r32_o_1_30 ;
input r32_o_1_29 ;
input r32_o_1_28 ;
input r32_o_1_27 ;
input r32_o_1_26 ;
output r32_o_1_13 ;
output r32_o_1_14 ;
output r32_o_1_12 ;
output r32_o_1_8 ;
output r32_o_1_1 ;
output r32_o_1_9 ;
output r32_o_1_10 ;
output r32_o_1_24 ;
output r32_o_1_23 ;
output r32_o_1_22 ;
output r32_o_1_6 ;
output r32_o_1_20 ;
output r32_o_1_4 ;
output r32_o_1_18 ;
output r32_o_1_17 ;
output r32_o_1_5 ;
output r32_o_1_19 ;
output r32_o_1_7 ;
output r32_o_1_21 ;
output r32_o_1_16 ;
output r32_o_1_11 ;
output r32_o_1_25 ;
output r32_o_1_15 ;
output r32_o_1_0 ;
output r32_o_1_3 ;
input res_5_0_3 ;
input res_5_0_2 ;
input res_5_0_12 ;
input res_5_0_27 ;
input res_5_0_11 ;
input res_5_0_26 ;
input res_5_0_10 ;
input res_5_0_25 ;
input res_5_0_9 ;
input res_5_0_24 ;
input res_5_0_8 ;
input res_5_0_23 ;
input res_5_0_7 ;
input res_5_0_22 ;
input res_5_0_6 ;
input res_5_0_21 ;
input res_5_0_5 ;
input res_5_0_20 ;
input res_5_0_4 ;
input res_5_0_19 ;
input res_5_0_18 ;
input res_5_0_16 ;
input res_5_0_15 ;
input res_5_0_14 ;
input res_5_0_13 ;
input res_5_0_1 ;
input res_5_0_0 ;
input res_5_0_17 ;
input res_5_0_28 ;
input res_5_0_29 ;
input res_5_0_30 ;
input res_5_0_31 ;
output pc_next_iv_0_a_2 ;
output pc_next_iv_0_a_1 ;
output pc_next_iv_0_a_0 ;
output pc_next_iv_0_9 ;
output pc_next_iv_0_24 ;
output pc_next_iv_0_8 ;
output pc_next_iv_0_23 ;
output pc_next_iv_0_7 ;
output pc_next_iv_0_22 ;
output pc_next_iv_0_6 ;
output pc_next_iv_0_21 ;
output pc_next_iv_0_5 ;
output pc_next_iv_0_20 ;
output pc_next_iv_0_4 ;
output pc_next_iv_0_19 ;
output pc_next_iv_0_3 ;
output pc_next_iv_0_18 ;
output pc_next_iv_0_2 ;
output pc_next_iv_0_17 ;
output pc_next_iv_0_1 ;
output pc_next_iv_0_16 ;
output pc_next_iv_0_15 ;
output pc_next_iv_0_13 ;
output pc_next_iv_0_12 ;
output pc_next_iv_0_11 ;
output pc_next_iv_0_10 ;
output pc_next_iv_0_14 ;
output pc_next_iv_0_28 ;
output pc_next_iv_0_27 ;
output pc_next_iv_0_26 ;
output pc_next_iv_0_25 ;
output pc_next_iv_0_0 ;
input irq_addr_o_12 ;
input irq_addr_o_27 ;
input irq_addr_o_11 ;
input irq_addr_o_26 ;
input irq_addr_o_10 ;
input irq_addr_o_25 ;
input irq_addr_o_9 ;
input irq_addr_o_24 ;
input irq_addr_o_8 ;
input irq_addr_o_23 ;
input irq_addr_o_7 ;
input irq_addr_o_22 ;
input irq_addr_o_6 ;
input irq_addr_o_21 ;
input irq_addr_o_5 ;
input irq_addr_o_20 ;
input irq_addr_o_4 ;
input irq_addr_o_19 ;
input irq_addr_o_18 ;
input irq_addr_o_16 ;
input irq_addr_o_15 ;
input irq_addr_o_14 ;
input irq_addr_o_13 ;
input irq_addr_o_1 ;
input irq_addr_o_0 ;
input irq_addr_o_17 ;
input irq_addr_o_31 ;
input irq_addr_o_30 ;
input irq_addr_o_29 ;
input irq_addr_o_28 ;
input irq_addr_o_3 ;
input irq_addr_o_2 ;
output pc_next_iv_0_0_1 ;
output pc_next_iv_0_0_0 ;
output pc_next_iv_0_0_2 ;
input pc_gen_ctl_o_0 ;
input pc_gen_ctl_o_2 ;
input pc_gen_ctl_o_1 ;
output res_5_0_a_2 ;
output res_5_0_a_26 ;
output res_5_0_a_25 ;
output res_5_0_a_24 ;
output res_5_0_a_22 ;
output res_5_0_a_20 ;
output res_5_0_a_19 ;
output res_5_0_a_21 ;
output res_5_0_a_23 ;
output res_5_0_a_18 ;
output res_5_0_a_27 ;
output res_5_0_a_16 ;
output res_5_0_a_1 ;
output res_5_0_a_0 ;
output res_5_0_a_4 ;
output res_5_0_a_17 ;
output res_5_0_a_5 ;
output res_5_0_0_0 ;
input r32_o_0_26 ;
input r32_o_0_27 ;
input r32_o_0_23 ;
input r32_o_0_13 ;
input r32_o_0_15 ;
input r32_o_0_11 ;
input r32_o_0_12 ;
input r32_o_0_8 ;
input r32_o_0_24 ;
input r32_o_0_25 ;
input r32_o_0_21 ;
input r32_o_0_22 ;
input r32_o_0_18 ;
input r32_o_0_19 ;
input r32_o_0_20 ;
input r32_o_0_16 ;
input r32_o_0_9 ;
input r32_o_0_10 ;
input r32_o_0_6 ;
input r32_o_0_7 ;
input r32_o_0_4 ;
input r32_o_0_5 ;
input r32_o_0_1 ;
input r32_o_0_0 ;
input r32_o_0_14 ;
input r32_o_0_17 ;
input r32_o_0_28 ;
input r32_o_0_29 ;
input r32_o_0_30 ;
input r32_o_0_31 ;
input r32_o_0_2 ;
input r32_o_0_3 ;
input r32_o_31 ;
input r32_o_30 ;
input r32_o_29 ;
input r32_o_28 ;
input r32_o_27 ;
input r32_o_26 ;
input r32_o_25 ;
input r32_o_24 ;
input r32_o_23 ;
input r32_o_22 ;
input r32_o_21 ;
input r32_o_20 ;
input r32_o_19 ;
input r32_o_18 ;
input r32_o_17 ;
input r32_o_16 ;
input r32_o_15 ;
input r32_o_14 ;
input r32_o_13 ;
input r32_o_12 ;
input r32_o_11 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_8 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_2 ;
input r32_o_1 ;
input r32_o_0 ;
input r32_o_3 ;
output CurrState_1 ;
output CurrState_3 ;
output CurrState_2 ;
input ins2core_1 ;
input ins2core_2 ;
input ins2core_5 ;
input ins2core_6 ;
input ins2core_9 ;
input ins2core_10 ;
input ins2core_13 ;
input ins2core_14 ;
input ins2core_17 ;
input ins2core_18 ;
input ins2core_21 ;
input ins2core_22 ;
input ins2core_25 ;
input ins2core_0 ;
input ins2core_3 ;
input ins2core_4 ;
input ins2core_7 ;
input ins2core_8 ;
input ins2core_11 ;
input ins2core_12 ;
input ins2core_15 ;
input ins2core_16 ;
input ins2core_19 ;
input ins2core_20 ;
input ins2core_24 ;
input ins2core_23 ;
input pc_gen_ctl_0_0_a2_2_0 ;
output dout6_0_a2_0 ;
input un17_mux_fw_NE_0 ;
input mux_fw_1_0 ;
input mux_fw_1 ;
input un17_mux_fw_NE ;
input un30_mux_fw ;
input un32_mux_fw ;
output dout6_0_a2 ;
output un1_pc_next37_0 ;
output un1_pc_add31 ;
output un1_pc_add30 ;
output un1_pc_add29 ;
output un1_pc_add28 ;
output un1_pc_add27 ;
output un1_pc_add26 ;
output un1_pc_add25 ;
output un1_pc_add24 ;
output un1_pc_add23 ;
output un1_pc_add22 ;
output un1_pc_add21 ;
output un1_pc_add20 ;
output un1_pc_add19 ;
output un1_pc_add18 ;
output un1_pc_add17 ;
output un1_pc_add16 ;
output un1_pc_add15 ;
output un1_pc_add14 ;
output un1_pc_add13 ;
output un1_pc_add12 ;
output un1_pc_add11 ;
output un1_pc_add10 ;
output un1_pc_add9 ;
output un1_pc_add8 ;
output un1_pc_add7 ;
output un1_pc_add6 ;
output un1_pc_add5 ;
output un1_pc_add4 ;
output un1_pc_add3 ;
output un1_pc_add2 ;
output un1_pc_add1 ;
output un1_pc_add0 ;
output NET1572_i_i ;
input CLK ;
input fsm_dly_2_1_0_0_a2 ;
input fsm_dly_1_1_0_0_a2 ;
input rr_rst ;
output riack ;
input irq_req_o ;
input fsm_dly_1_1_0_0 ;
input fsm_dly_2_1_0_0 ;
input fsm_dly_0_1_0_0 ;
output NET1606_i ;
output NET1640_i ;
wire cop_addr_m_0_10 ;
wire cop_addr_m_0_15 ;
wire cop_addr_m_0_14 ;
wire cop_addr_m_0_13 ;
wire cop_addr_m_0_17 ;
wire cop_addr_m_0_16 ;
wire cop_addr_m_0_0 ;
wire cop_addr_m_0_2 ;
wire cop_addr_m_0_5 ;
wire cop_addr_m_0_9 ;
wire dout_iv_1_0_24 ;
wire dout_iv_1_0_9 ;
wire dout_iv_1_0_16 ;
wire dout_iv_1_0_3 ;
wire dout_iv_1_0_6 ;
wire dout_iv_1_0_5 ;
wire dout_iv_1_0_10 ;
wire dout_iv_1_0_17 ;
wire dout_iv_1_0_11 ;
wire dout_iv_1_0_1 ;
wire dout_iv_1_0_14 ;
wire dout_iv_1_0_2 ;
wire dout_iv_1_0_20 ;
wire dout_iv_1_0_19 ;
wire dout_iv_1_0_21 ;
wire dout_iv_1_0_4 ;
wire dout_iv_1_0_7 ;
wire dout_iv_1_0_12 ;
wire dout_iv_1_0_0 ;
wire dout_iv_1_0_8 ;
wire dout_iv_1_0_25 ;
wire cop_addr_m_0 ;
wire dout_iv_a_10 ;
wire dout_iv_a_15 ;
wire dout_iv_a_14 ;
wire dout_iv_a_13 ;
wire dout_iv_a_17 ;
wire dout_iv_a_16 ;
wire dout_iv_a_0 ;
wire dout_iv_a_2 ;
wire dout_iv_a_5 ;
wire dout_iv_a_9 ;
wire dout_iv_a_18 ;
wire r32_o_4_7 ;
wire r32_o_4_12 ;
wire r32_o_4_22 ;
wire r32_o_4_8 ;
wire r32_o_4_10 ;
wire r32_o_4_11 ;
wire r32_o_4_6 ;
wire r32_o_4_24 ;
wire r32_o_4_2 ;
wire r32_o_4_21 ;
wire r32_o_4_9 ;
wire r32_o_4_15 ;
wire r32_o_4_14 ;
wire r32_o_4_3 ;
wire r32_o_4_19 ;
wire r32_o_4_13 ;
wire r32_o_4_0 ;
wire r32_o_4_18 ;
wire r32_o_4_1 ;
wire r32_o_4_25 ;
wire r32_o_4_17 ;
wire r32_o_4_5 ;
wire r32_o_4_23 ;
wire r32_o_4_4 ;
wire r32_o_4_16 ;
wire r32_o_4_20 ;
wire r5_o_4 ;
wire r5_o_3 ;
wire r5_o_2 ;
wire r5_o_1 ;
wire r5_o_0 ;
wire dout_31 ;
wire dout_30 ;
wire dout_29 ;
wire dout_28 ;
wire dout_27 ;
wire dout_26 ;
wire dout_25 ;
wire dout_24 ;
wire dout_23 ;
wire dout_22 ;
wire dout_21 ;
wire dout_20 ;
wire dout_19 ;
wire dout_18 ;
wire dout_17 ;
wire dout_16 ;
wire dout_15 ;
wire dout_14 ;
wire dout_13 ;
wire dout_12 ;
wire dout_11 ;
wire dout_10 ;
wire dout_9 ;
wire dout_8 ;
wire dout_7 ;
wire dout_6 ;
wire dout_5 ;
wire dout_4 ;
wire dout_3 ;
wire dout_2 ;
wire dout_1 ;
wire dout_0 ;
wire r32_o_3_31 ;
wire r32_o_3_27 ;
wire r32_o_3_29 ;
wire r32_o_3_28 ;
wire r32_o_3_30 ;
wire r32_o_3_26 ;
wire r32_o_3_25 ;
wire r32_o_3_24 ;
wire r32_o_3_23 ;
wire r32_o_3_22 ;
wire r32_o_3_21 ;
wire r32_o_3_20 ;
wire r32_o_3_19 ;
wire r32_o_3_18 ;
wire r32_o_3_17 ;
wire r32_o_3_16 ;
wire r32_o_3_15 ;
wire r32_o_3_14 ;
wire r32_o_3_13 ;
wire r32_o_3_12 ;
wire r32_o_3_11 ;
wire r32_o_3_10 ;
wire r32_o_3_9 ;
wire r32_o_3_8 ;
wire r32_o_3_7 ;
wire r32_o_3_6 ;
wire r32_o_3_5 ;
wire r32_o_3_4 ;
wire r32_o_3_3 ;
wire r32_o_3_2 ;
wire r32_o_3_1 ;
wire r32_o_3_0 ;
wire r32_o_2_31 ;
wire r32_o_2_30 ;
wire r32_o_2_29 ;
wire r32_o_2_28 ;
wire r32_o_2_27 ;
wire r32_o_2_26 ;
wire r32_o_2_25 ;
wire r32_o_2_24 ;
wire r32_o_2_23 ;
wire r32_o_2_22 ;
wire r32_o_2_21 ;
wire r32_o_2_20 ;
wire r32_o_2_19 ;
wire r32_o_2_18 ;
wire r32_o_2_17 ;
wire r32_o_2_16 ;
wire r32_o_2_15 ;
wire r32_o_2_14 ;
wire r32_o_2_13 ;
wire r32_o_2_12 ;
wire r32_o_2_11 ;
wire r32_o_2_10 ;
wire r32_o_2_9 ;
wire r32_o_2_8 ;
wire r32_o_2_7 ;
wire r32_o_2_6 ;
wire r32_o_2_5 ;
wire r32_o_2_4 ;
wire r32_o_2_3 ;
wire r32_o_2_2 ;
wire r32_o_2_1 ;
wire r32_o_2_0 ;
wire wb_mux_ctl_o_0 ;
wire wb_we_o_0 ;
wire ext_ctl_o_0 ;
wire ext_ctl_o_2 ;
wire ext_ctl_o_1 ;
wire res_5_0_o4_0 ;
wire res_5_0_a2_0 ;
wire res_5_0_a2_16 ;
wire res_5_0_m2_0_0 ;
wire wb_o_30 ;
wire wb_o_29 ;
wire wb_o_28 ;
wire wb_o_27 ;
wire wb_o_26 ;
wire wb_o_24 ;
wire wb_o_23 ;
wire wb_o_22 ;
wire wb_o_20 ;
wire wb_o_19 ;
wire wb_o_18 ;
wire wb_o_17 ;
wire wb_o_16 ;
wire wb_o_15 ;
wire wb_o_14 ;
wire wb_o_13 ;
wire wb_o_11 ;
wire wb_o_10 ;
wire wb_o_9 ;
wire wb_o_6 ;
wire wb_o_5 ;
wire wb_o_3 ;
wire wb_o_2 ;
wire wb_o_1 ;
wire wb_o_31 ;
wire wb_o_21 ;
wire wb_o_7 ;
wire wb_o_25 ;
wire wb_o_0 ;
wire wb_o_4 ;
wire wb_o_8 ;
wire wb_o_12 ;
wire dout_iv_1_28 ;
wire dout_iv_1_11 ;
wire dout_iv_1_15 ;
wire dout_iv_1_14 ;
wire dout_iv_1_18 ;
wire dout_iv_1_17 ;
wire dout_iv_1_16 ;
wire dout_iv_1_20 ;
wire dout_iv_1_19 ;
wire dout_iv_1_24 ;
wire dout_iv_1_23 ;
wire dout_iv_1_22 ;
wire dout_iv_1_3 ;
wire dout_iv_1_2 ;
wire dout_iv_1_6 ;
wire dout_iv_1_5 ;
wire dout_iv_1_27 ;
wire dout_iv_1_10 ;
wire dout_iv_1_29 ;
wire dout_iv_1_30 ;
wire dout_iv_1_9 ;
wire dout_iv_1_26 ;
wire dout_iv_1_13 ;
wire dout_iv_1_1 ;
wire dout_iv_1_31 ;
wire dout_iv_1_21 ;
wire dout_iv_1_7 ;
wire dout_iv_1_25 ;
wire dout_iv_1_0 ;
wire dout_iv_1_4 ;
wire dout_iv_1_8 ;
wire dout_iv_1_12 ;
wire dout_iv_0_1 ;
wire dout_iv_0_9 ;
wire dout_iv_0_25 ;
wire dout_iv_0_13 ;
wire dout_iv_0_29 ;
wire dout_iv_0_26 ;
wire dout_iv_0_10 ;
wire dout_iv_0_27 ;
wire dout_iv_0_30 ;
wire dout_iv_0_8 ;
wire cmp_ctl_o_2 ;
wire cmp_ctl_o_0 ;
wire cmp_ctl_o_1 ;
wire dout_iv_11 ;
wire dout_iv_19 ;
wire dout_iv_20 ;
wire dout_iv_2 ;
wire dout_iv_1_d0 ;
wire dout_iv_0_d0 ;
wire dout_iv_14 ;
wire dout_iv_17 ;
wire pc_next_iv_a_23 ;
wire pc_next_iv_a_24 ;
wire pc_next_iv_a_20 ;
wire pc_next_iv_a_10 ;
wire pc_next_iv_a_12 ;
wire pc_next_iv_a_8 ;
wire pc_next_iv_a_9 ;
wire pc_next_iv_a_5 ;
wire pc_next_iv_a_21 ;
wire pc_next_iv_a_22 ;
wire pc_next_iv_a_18 ;
wire pc_next_iv_a_19 ;
wire pc_next_iv_a_15 ;
wire pc_next_iv_a_16 ;
wire pc_next_iv_a_17 ;
wire pc_next_iv_a_13 ;
wire pc_next_iv_a_6 ;
wire pc_next_iv_a_7 ;
wire pc_next_iv_a_3 ;
wire pc_next_iv_a_4 ;
wire pc_next_iv_a_0 ;
wire pc_next_iv_a_1 ;
wire pc_next_iv_a_2 ;
wire pc_next_iv_a_11 ;
wire pc_next_iv_a_14 ;
wire pc_next_iv_a_25 ;
wire pc_next_iv_a_26 ;
wire pc_next_iv_a_27 ;
wire pc_next_iv_a_28 ;
wire r32_o_1_31 ;
wire r32_o_1_30 ;
wire r32_o_1_29 ;
wire r32_o_1_28 ;
wire r32_o_1_27 ;
wire r32_o_1_26 ;
wire r32_o_1_13 ;
wire r32_o_1_14 ;
wire r32_o_1_12 ;
wire r32_o_1_8 ;
wire r32_o_1_1 ;
wire r32_o_1_9 ;
wire r32_o_1_10 ;
wire r32_o_1_24 ;
wire r32_o_1_23 ;
wire r32_o_1_22 ;
wire r32_o_1_6 ;
wire r32_o_1_20 ;
wire r32_o_1_4 ;
wire r32_o_1_18 ;
wire r32_o_1_17 ;
wire r32_o_1_5 ;
wire r32_o_1_19 ;
wire r32_o_1_7 ;
wire r32_o_1_21 ;
wire r32_o_1_16 ;
wire r32_o_1_11 ;
wire r32_o_1_25 ;
wire r32_o_1_15 ;
wire r32_o_1_0 ;
wire r32_o_1_3 ;
wire res_5_0_3 ;
wire res_5_0_2 ;
wire res_5_0_12 ;
wire res_5_0_27 ;
wire res_5_0_11 ;
wire res_5_0_26 ;
wire res_5_0_10 ;
wire res_5_0_25 ;
wire res_5_0_9 ;
wire res_5_0_24 ;
wire res_5_0_8 ;
wire res_5_0_23 ;
wire res_5_0_7 ;
wire res_5_0_22 ;
wire res_5_0_6 ;
wire res_5_0_21 ;
wire res_5_0_5 ;
wire res_5_0_20 ;
wire res_5_0_4 ;
wire res_5_0_19 ;
wire res_5_0_18 ;
wire res_5_0_16 ;
wire res_5_0_15 ;
wire res_5_0_14 ;
wire res_5_0_13 ;
wire res_5_0_1 ;
wire res_5_0_0 ;
wire res_5_0_17 ;
wire res_5_0_28 ;
wire res_5_0_29 ;
wire res_5_0_30 ;
wire res_5_0_31 ;
wire pc_next_iv_0_a_2 ;
wire pc_next_iv_0_a_1 ;
wire pc_next_iv_0_a_0 ;
wire pc_next_iv_0_9 ;
wire pc_next_iv_0_24 ;
wire pc_next_iv_0_8 ;
wire pc_next_iv_0_23 ;
wire pc_next_iv_0_7 ;
wire pc_next_iv_0_22 ;
wire pc_next_iv_0_6 ;
wire pc_next_iv_0_21 ;
wire pc_next_iv_0_5 ;
wire pc_next_iv_0_20 ;
wire pc_next_iv_0_4 ;
wire pc_next_iv_0_19 ;
wire pc_next_iv_0_3 ;
wire pc_next_iv_0_18 ;
wire pc_next_iv_0_2 ;
wire pc_next_iv_0_17 ;
wire pc_next_iv_0_1 ;
wire pc_next_iv_0_16 ;
wire pc_next_iv_0_15 ;
wire pc_next_iv_0_13 ;
wire pc_next_iv_0_12 ;
wire pc_next_iv_0_11 ;
wire pc_next_iv_0_10 ;
wire pc_next_iv_0_14 ;
wire pc_next_iv_0_28 ;
wire pc_next_iv_0_27 ;
wire pc_next_iv_0_26 ;
wire pc_next_iv_0_25 ;
wire pc_next_iv_0_0 ;
wire irq_addr_o_12 ;
wire irq_addr_o_27 ;
wire irq_addr_o_11 ;
wire irq_addr_o_26 ;
wire irq_addr_o_10 ;
wire irq_addr_o_25 ;
wire irq_addr_o_9 ;
wire irq_addr_o_24 ;
wire irq_addr_o_8 ;
wire irq_addr_o_23 ;
wire irq_addr_o_7 ;
wire irq_addr_o_22 ;
wire irq_addr_o_6 ;
wire irq_addr_o_21 ;
wire irq_addr_o_5 ;
wire irq_addr_o_20 ;
wire irq_addr_o_4 ;
wire irq_addr_o_19 ;
wire irq_addr_o_18 ;
wire irq_addr_o_16 ;
wire irq_addr_o_15 ;
wire irq_addr_o_14 ;
wire irq_addr_o_13 ;
wire irq_addr_o_1 ;
wire irq_addr_o_0 ;
wire irq_addr_o_17 ;
wire irq_addr_o_31 ;
wire irq_addr_o_30 ;
wire irq_addr_o_29 ;
wire irq_addr_o_28 ;
wire irq_addr_o_3 ;
wire irq_addr_o_2 ;
wire pc_next_iv_0_0_1 ;
wire pc_next_iv_0_0_0 ;
wire pc_next_iv_0_0_2 ;
wire pc_gen_ctl_o_0 ;
wire pc_gen_ctl_o_2 ;
wire pc_gen_ctl_o_1 ;
wire res_5_0_a_2 ;
wire res_5_0_a_26 ;
wire res_5_0_a_25 ;
wire res_5_0_a_24 ;
wire res_5_0_a_22 ;
wire res_5_0_a_20 ;
wire res_5_0_a_19 ;
wire res_5_0_a_21 ;
wire res_5_0_a_23 ;
wire res_5_0_a_18 ;
wire res_5_0_a_27 ;
wire res_5_0_a_16 ;
wire res_5_0_a_1 ;
wire res_5_0_a_0 ;
wire res_5_0_a_4 ;
wire res_5_0_a_17 ;
wire res_5_0_a_5 ;
wire res_5_0_0_0 ;
wire r32_o_0_26 ;
wire r32_o_0_27 ;
wire r32_o_0_23 ;
wire r32_o_0_13 ;
wire r32_o_0_15 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_8 ;
wire r32_o_0_24 ;
wire r32_o_0_25 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_16 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_1 ;
wire r32_o_0_0 ;
wire r32_o_0_14 ;
wire r32_o_0_17 ;
wire r32_o_0_28 ;
wire r32_o_0_29 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_29 ;
wire r32_o_28 ;
wire r32_o_27 ;
wire r32_o_26 ;
wire r32_o_25 ;
wire r32_o_24 ;
wire r32_o_23 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_14 ;
wire r32_o_13 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_8 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire r32_o_3 ;
wire CurrState_1 ;
wire CurrState_3 ;
wire CurrState_2 ;
wire ins2core_1 ;
wire ins2core_2 ;
wire ins2core_5 ;
wire ins2core_6 ;
wire ins2core_9 ;
wire ins2core_10 ;
wire ins2core_13 ;
wire ins2core_14 ;
wire ins2core_17 ;
wire ins2core_18 ;
wire ins2core_21 ;
wire ins2core_22 ;
wire ins2core_25 ;
wire ins2core_0 ;
wire ins2core_3 ;
wire ins2core_4 ;
wire ins2core_7 ;
wire ins2core_8 ;
wire ins2core_11 ;
wire ins2core_12 ;
wire ins2core_15 ;
wire ins2core_16 ;
wire ins2core_19 ;
wire ins2core_20 ;
wire ins2core_24 ;
wire ins2core_23 ;
wire pc_gen_ctl_0_0_a2_2_0 ;
wire dout6_0_a2_0 ;
wire un17_mux_fw_NE_0 ;
wire mux_fw_1_0 ;
wire mux_fw_1 ;
wire un17_mux_fw_NE ;
wire un30_mux_fw ;
wire un32_mux_fw ;
wire dout6_0_a2 ;
wire un1_pc_next37_0 ;
wire un1_pc_add31 ;
wire un1_pc_add30 ;
wire un1_pc_add29 ;
wire un1_pc_add28 ;
wire un1_pc_add27 ;
wire un1_pc_add26 ;
wire un1_pc_add25 ;
wire un1_pc_add24 ;
wire un1_pc_add23 ;
wire un1_pc_add22 ;
wire un1_pc_add21 ;
wire un1_pc_add20 ;
wire un1_pc_add19 ;
wire un1_pc_add18 ;
wire un1_pc_add17 ;
wire un1_pc_add16 ;
wire un1_pc_add15 ;
wire un1_pc_add14 ;
wire un1_pc_add13 ;
wire un1_pc_add12 ;
wire un1_pc_add11 ;
wire un1_pc_add10 ;
wire un1_pc_add9 ;
wire un1_pc_add8 ;
wire un1_pc_add7 ;
wire un1_pc_add6 ;
wire un1_pc_add5 ;
wire un1_pc_add4 ;
wire un1_pc_add3 ;
wire un1_pc_add2 ;
wire un1_pc_add1 ;
wire un1_pc_add0 ;
wire NET1572_i_i ;
wire CLK ;
wire fsm_dly_2_1_0_0_a2 ;
wire fsm_dly_1_1_0_0_a2 ;
wire rr_rst ;
wire riack ;
wire irq_req_o ;
wire fsm_dly_1_1_0_0 ;
wire fsm_dly_2_1_0_0 ;
wire fsm_dly_0_1_0_0 ;
wire NET1606_i ;
wire NET1640_i ;
wire [0:0] CurrState_ns_0_i_o2;
wire [0:0] CurrState_i;
wire [7:1] CurrState;
wire [31:3] dout_iv;
wire [31:0] dout_iv_0;
wire [2:2] r32_o_1_Z;
wire [31:0] reg_bank;
wire [31:0] reg_bank_1;
wire [31:0] r_data;
wire res_5 ;
wire res_2_0_0 ;
wire N_34_i_0_s2 ;
wire N_36_i_0_s3 ;
wire N_30_i_0_s2 ;
wire N_32_i_0_s3 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @8:114
  ctl_FSM MAIN_FSM (
	.pc_gen_ctl_0_0_a2_2_0(pc_gen_ctl_0_0_a2_2_0),
	.ins2core_0(ins2core_23),
	.CurrState_ns_0_i_o2_0(CurrState_ns_0_i_o2[0]),
	.CurrState_i_0(CurrState_i[0]),
	.CurrState_0(CurrState[1]),
	.CurrState_2(CurrState_2),
	.CurrState_3(CurrState_3),
	.CurrState_4(CurrState[5]),
	.CurrState_6(CurrState[7]),
	.CurrState_1(CurrState_1),
	.NET1640_i(NET1640_i),
	.NET1606_i(NET1606_i),
	.fsm_dly_0_1_0_0(fsm_dly_0_1_0_0),
	.fsm_dly_2_1_0_0(fsm_dly_2_1_0_0),
	.fsm_dly_1_1_0_0(fsm_dly_1_1_0_0),
	.irq_req_o(irq_req_o),
	.riack(riack),
	.rr_rst(rr_rst),
	.fsm_dly_1_1_0_0_a2(fsm_dly_1_1_0_0_a2),
	.fsm_dly_2_1_0_0_a2(fsm_dly_2_1_0_0_a2),
	.CLK(CLK),
	.NET1572_i_i(NET1572_i_i)
);
// @8:132
  pc_gen i_pc_gen (
	.r32_o_1_0(r32_o_3),
	.r32_o_0_0(r32_o_0),
	.r32_o_0_1(r32_o_1),
	.r32_o_0_2(r32_o_2),
	.r32_o_0_4(r32_o_4),
	.r32_o_0_5(r32_o_5),
	.r32_o_0_6(r32_o_6),
	.r32_o_0_7(r32_o_7),
	.r32_o_0_8(r32_o_8),
	.r32_o_0_9(r32_o_9),
	.r32_o_0_10(r32_o_10),
	.r32_o_0_11(r32_o_11),
	.r32_o_0_12(r32_o_12),
	.r32_o_0_13(r32_o_13),
	.r32_o_0_14(r32_o_14),
	.r32_o_0_15(r32_o_15),
	.r32_o_0_16(r32_o_16),
	.r32_o_0_17(r32_o_17),
	.r32_o_0_18(r32_o_18),
	.r32_o_0_19(r32_o_19),
	.r32_o_0_20(r32_o_20),
	.r32_o_0_21(r32_o_21),
	.r32_o_0_22(r32_o_22),
	.r32_o_0_23(r32_o_23),
	.r32_o_0_24(r32_o_24),
	.r32_o_0_25(r32_o_25),
	.r32_o_0_26(r32_o_26),
	.r32_o_0_27(r32_o_27),
	.r32_o_0_3(r32_o_0_3),
	.r32_o_0_28(r32_o_28),
	.r32_o_0_29(r32_o_29),
	.r32_o_0_30(r32_o_30),
	.r32_o_0_31(r32_o_31),
	.CurrState_i_0(CurrState_i[0]),
	.CurrState_ns_0_i_o2_0(CurrState_ns_0_i_o2[0]),
	.CurrState_6(CurrState[7]),
	.CurrState_3(CurrState_3),
	.CurrState_4(CurrState[5]),
	.CurrState_1(CurrState_1),
	.CurrState_0(CurrState[1]),
	.CurrState_2(CurrState_2),
	.res_5_0_0_0(res_5_0_0_0),
	.res_5_0_a_0(res_5_0_a_5),
	.pc_gen_ctl_o_1(pc_gen_ctl_o_1),
	.pc_gen_ctl_o_2(pc_gen_ctl_o_2),
	.pc_gen_ctl_o_0(pc_gen_ctl_o_0),
	.pc_next_iv_0_0_2(pc_next_iv_0_0_2),
	.pc_next_iv_0_0_0(pc_next_iv_0_0_0),
	.pc_next_iv_0_0_1(pc_next_iv_0_0_1),
	.irq_addr_o_2(irq_addr_o_2),
	.irq_addr_o_3(irq_addr_o_3),
	.irq_addr_o_28(irq_addr_o_28),
	.irq_addr_o_29(irq_addr_o_29),
	.irq_addr_o_30(irq_addr_o_30),
	.irq_addr_o_31(irq_addr_o_31),
	.irq_addr_o_17(irq_addr_o_17),
	.irq_addr_o_0(irq_addr_o_0),
	.irq_addr_o_1(irq_addr_o_1),
	.irq_addr_o_13(irq_addr_o_13),
	.irq_addr_o_14(irq_addr_o_14),
	.irq_addr_o_15(irq_addr_o_15),
	.irq_addr_o_16(irq_addr_o_16),
	.irq_addr_o_18(irq_addr_o_18),
	.irq_addr_o_19(irq_addr_o_19),
	.irq_addr_o_4(irq_addr_o_4),
	.irq_addr_o_20(irq_addr_o_20),
	.irq_addr_o_5(irq_addr_o_5),
	.irq_addr_o_21(irq_addr_o_21),
	.irq_addr_o_6(irq_addr_o_6),
	.irq_addr_o_22(irq_addr_o_22),
	.irq_addr_o_7(irq_addr_o_7),
	.irq_addr_o_23(irq_addr_o_23),
	.irq_addr_o_8(irq_addr_o_8),
	.irq_addr_o_24(irq_addr_o_24),
	.irq_addr_o_9(irq_addr_o_9),
	.irq_addr_o_25(irq_addr_o_25),
	.irq_addr_o_10(irq_addr_o_10),
	.irq_addr_o_26(irq_addr_o_26),
	.irq_addr_o_11(irq_addr_o_11),
	.irq_addr_o_27(irq_addr_o_27),
	.irq_addr_o_12(irq_addr_o_12),
	.pc_next_iv_0_0(pc_next_iv_0_0),
	.pc_next_iv_0_25(pc_next_iv_0_25),
	.pc_next_iv_0_26(pc_next_iv_0_26),
	.pc_next_iv_0_27(pc_next_iv_0_27),
	.pc_next_iv_0_28(pc_next_iv_0_28),
	.pc_next_iv_0_14(pc_next_iv_0_14),
	.pc_next_iv_0_10(pc_next_iv_0_10),
	.pc_next_iv_0_11(pc_next_iv_0_11),
	.pc_next_iv_0_12(pc_next_iv_0_12),
	.pc_next_iv_0_13(pc_next_iv_0_13),
	.pc_next_iv_0_15(pc_next_iv_0_15),
	.pc_next_iv_0_16(pc_next_iv_0_16),
	.pc_next_iv_0_1(pc_next_iv_0_1),
	.pc_next_iv_0_17(pc_next_iv_0_17),
	.pc_next_iv_0_2(pc_next_iv_0_2),
	.pc_next_iv_0_18(pc_next_iv_0_18),
	.pc_next_iv_0_3(pc_next_iv_0_3),
	.pc_next_iv_0_19(pc_next_iv_0_19),
	.pc_next_iv_0_4(pc_next_iv_0_4),
	.pc_next_iv_0_20(pc_next_iv_0_20),
	.pc_next_iv_0_5(pc_next_iv_0_5),
	.pc_next_iv_0_21(pc_next_iv_0_21),
	.pc_next_iv_0_6(pc_next_iv_0_6),
	.pc_next_iv_0_22(pc_next_iv_0_22),
	.pc_next_iv_0_7(pc_next_iv_0_7),
	.pc_next_iv_0_23(pc_next_iv_0_23),
	.pc_next_iv_0_8(pc_next_iv_0_8),
	.pc_next_iv_0_24(pc_next_iv_0_24),
	.pc_next_iv_0_9(pc_next_iv_0_9),
	.pc_next_iv_0_a_0(pc_next_iv_0_a_0),
	.pc_next_iv_0_a_1(pc_next_iv_0_a_1),
	.pc_next_iv_0_a_2(pc_next_iv_0_a_2),
	.res_5_0_31(res_5_0_31),
	.res_5_0_30(res_5_0_30),
	.res_5_0_29(res_5_0_29),
	.res_5_0_28(res_5_0_28),
	.res_5_0_17(res_5_0_17),
	.res_5_0_0(res_5_0_0),
	.res_5_0_1(res_5_0_1),
	.res_5_0_13(res_5_0_13),
	.res_5_0_14(res_5_0_14),
	.res_5_0_15(res_5_0_15),
	.res_5_0_16(res_5_0_16),
	.res_5_0_18(res_5_0_18),
	.res_5_0_19(res_5_0_19),
	.res_5_0_4(res_5_0_4),
	.res_5_0_20(res_5_0_20),
	.res_5_0_5(res_5_0_5),
	.res_5_0_21(res_5_0_21),
	.res_5_0_6(res_5_0_6),
	.res_5_0_22(res_5_0_22),
	.res_5_0_7(res_5_0_7),
	.res_5_0_23(res_5_0_23),
	.res_5_0_8(res_5_0_8),
	.res_5_0_24(res_5_0_24),
	.res_5_0_9(res_5_0_9),
	.res_5_0_25(res_5_0_25),
	.res_5_0_10(res_5_0_10),
	.res_5_0_26(res_5_0_26),
	.res_5_0_11(res_5_0_11),
	.res_5_0_27(res_5_0_27),
	.res_5_0_12(res_5_0_12),
	.res_5_0_2(res_5_0_2),
	.res_5_0_3(res_5_0_3),
	.r32_o_2(r32_o_0_2),
	.r32_o_3(r32_o_1_3),
	.r32_o_31(r32_o_0_31),
	.r32_o_30(r32_o_0_30),
	.r32_o_29(r32_o_0_29),
	.r32_o_28(r32_o_0_28),
	.r32_o_17(r32_o_0_17),
	.r32_o_14(r32_o_0_14),
	.r32_o_0(r32_o_0_0),
	.r32_o_1(r32_o_0_1),
	.r32_o_5(r32_o_0_5),
	.r32_o_4(r32_o_0_4),
	.r32_o_7(r32_o_0_7),
	.r32_o_6(r32_o_0_6),
	.r32_o_10(r32_o_0_10),
	.r32_o_9(r32_o_0_9),
	.r32_o_16(r32_o_0_16),
	.r32_o_20(r32_o_0_20),
	.r32_o_19(r32_o_0_19),
	.r32_o_18(r32_o_0_18),
	.r32_o_22(r32_o_0_22),
	.r32_o_21(r32_o_0_21),
	.r32_o_25(r32_o_0_25),
	.r32_o_24(r32_o_0_24),
	.r32_o_8(r32_o_0_8),
	.r32_o_12(r32_o_0_12),
	.r32_o_11(r32_o_0_11),
	.r32_o_15(r32_o_0_15),
	.r32_o_13(r32_o_0_13),
	.r32_o_23(r32_o_0_23),
	.r32_o_27(r32_o_0_27),
	.r32_o_26(r32_o_0_26),
	.pc_next_iv_a_28(pc_next_iv_a_28),
	.pc_next_iv_a_27(pc_next_iv_a_27),
	.pc_next_iv_a_26(pc_next_iv_a_26),
	.pc_next_iv_a_25(pc_next_iv_a_25),
	.pc_next_iv_a_14(pc_next_iv_a_14),
	.pc_next_iv_a_11(pc_next_iv_a_11),
	.pc_next_iv_a_2(pc_next_iv_a_2),
	.pc_next_iv_a_1(pc_next_iv_a_1),
	.pc_next_iv_a_0(pc_next_iv_a_0),
	.pc_next_iv_a_4(pc_next_iv_a_4),
	.pc_next_iv_a_3(pc_next_iv_a_3),
	.pc_next_iv_a_7(pc_next_iv_a_7),
	.pc_next_iv_a_6(pc_next_iv_a_6),
	.pc_next_iv_a_13(pc_next_iv_a_13),
	.pc_next_iv_a_17(pc_next_iv_a_17),
	.pc_next_iv_a_16(pc_next_iv_a_16),
	.pc_next_iv_a_15(pc_next_iv_a_15),
	.pc_next_iv_a_19(pc_next_iv_a_19),
	.pc_next_iv_a_18(pc_next_iv_a_18),
	.pc_next_iv_a_22(pc_next_iv_a_22),
	.pc_next_iv_a_21(pc_next_iv_a_21),
	.pc_next_iv_a_5(pc_next_iv_a_5),
	.pc_next_iv_a_9(pc_next_iv_a_9),
	.pc_next_iv_a_8(pc_next_iv_a_8),
	.pc_next_iv_a_12(pc_next_iv_a_12),
	.pc_next_iv_a_10(pc_next_iv_a_10),
	.pc_next_iv_a_20(pc_next_iv_a_20),
	.pc_next_iv_a_24(pc_next_iv_a_24),
	.pc_next_iv_a_23(pc_next_iv_a_23),
	.dout_iv_30(dout_iv[30]),
	.dout_iv_29(dout_iv[29]),
	.dout_iv_28(dout_iv[28]),
	.dout_iv_17(dout_iv_17),
	.dout_iv_14(dout_iv_14),
	.dout_iv_0(dout_iv_0_d0),
	.dout_iv_1(dout_iv_1_d0),
	.dout_iv_2(dout_iv_2),
	.dout_iv_5(dout_iv[5]),
	.dout_iv_4(dout_iv[4]),
	.dout_iv_3(dout_iv[3]),
	.dout_iv_7(dout_iv[7]),
	.dout_iv_6(dout_iv[6]),
	.dout_iv_10(dout_iv[10]),
	.dout_iv_9(dout_iv[9]),
	.dout_iv_16(dout_iv[16]),
	.dout_iv_20(dout_iv_20),
	.dout_iv_19(dout_iv_19),
	.dout_iv_18(dout_iv[18]),
	.dout_iv_22(dout_iv[22]),
	.dout_iv_21(dout_iv[21]),
	.dout_iv_25(dout_iv[25]),
	.dout_iv_24(dout_iv[24]),
	.dout_iv_8(dout_iv[8]),
	.dout_iv_12(dout_iv[12]),
	.dout_iv_11(dout_iv_11),
	.dout_iv_15(dout_iv[15]),
	.dout_iv_13(dout_iv[13]),
	.dout_iv_23(dout_iv[23]),
	.dout_iv_27(dout_iv[27]),
	.dout_iv_26(dout_iv[26]),
	.dout_iv_31(dout_iv[31]),
	.cmp_ctl_o_1(cmp_ctl_o_1),
	.cmp_ctl_o_0(cmp_ctl_o_0),
	.cmp_ctl_o_2(cmp_ctl_o_2),
	.un1_pc_add0(un1_pc_add0),
	.un1_pc_add1(un1_pc_add1),
	.un1_pc_add2(un1_pc_add2),
	.un1_pc_add3(un1_pc_add3),
	.un1_pc_add4(un1_pc_add4),
	.un1_pc_add5(un1_pc_add5),
	.un1_pc_add6(un1_pc_add6),
	.un1_pc_add7(un1_pc_add7),
	.un1_pc_add8(un1_pc_add8),
	.un1_pc_add9(un1_pc_add9),
	.un1_pc_add10(un1_pc_add10),
	.un1_pc_add11(un1_pc_add11),
	.un1_pc_add12(un1_pc_add12),
	.un1_pc_add13(un1_pc_add13),
	.un1_pc_add14(un1_pc_add14),
	.un1_pc_add15(un1_pc_add15),
	.un1_pc_add16(un1_pc_add16),
	.un1_pc_add17(un1_pc_add17),
	.un1_pc_add18(un1_pc_add18),
	.un1_pc_add19(un1_pc_add19),
	.un1_pc_add20(un1_pc_add20),
	.un1_pc_add21(un1_pc_add21),
	.un1_pc_add22(un1_pc_add22),
	.un1_pc_add23(un1_pc_add23),
	.un1_pc_add24(un1_pc_add24),
	.un1_pc_add25(un1_pc_add25),
	.un1_pc_add26(un1_pc_add26),
	.un1_pc_add27(un1_pc_add27),
	.un1_pc_add28(un1_pc_add28),
	.un1_pc_add29(un1_pc_add29),
	.un1_pc_add30(un1_pc_add30),
	.un1_pc_add31(un1_pc_add31),
	.un1_pc_next37_0(un1_pc_next37_0),
	.res_5(res_5),
	.res_2_0_0(res_2_0_0)
);
// @8:147
  compare i_cmp (
	.dout_iv_0_12(dout_iv_0[12]),
	.dout_iv_0_8(dout_iv_0_8),
	.dout_iv_0_4(dout_iv_0[4]),
	.dout_iv_0_0(dout_iv_0[0]),
	.dout_iv_0_15(dout_iv_0[15]),
	.dout_iv_0_31(dout_iv[31]),
	.dout_iv_0_14(dout_iv_0[14]),
	.dout_iv_0_30(dout_iv_0_30),
	.dout_iv_0_11(dout_iv_0[11]),
	.dout_iv_0_27(dout_iv_0_27),
	.dout_iv_0_10(dout_iv_0_10),
	.dout_iv_0_26(dout_iv_0_26),
	.dout_iv_0_7(dout_iv_0[7]),
	.dout_iv_0_23(dout_iv_0[23]),
	.dout_iv_0_6(dout_iv_0[6]),
	.dout_iv_0_22(dout_iv_0[22]),
	.dout_iv_0_3(dout_iv_0[3]),
	.dout_iv_0_19(dout_iv_0[19]),
	.dout_iv_0_2(dout_iv_0[2]),
	.dout_iv_0_18(dout_iv_0[18]),
	.dout_iv_0_29(dout_iv_0_29),
	.dout_iv_0_13(dout_iv_0_13),
	.dout_iv_0_28(dout_iv_0[28]),
	.dout_iv_0_25(dout_iv_0_25),
	.dout_iv_0_9(dout_iv_0_9),
	.dout_iv_0_24(dout_iv_0[24]),
	.dout_iv_0_21(dout_iv_0[21]),
	.dout_iv_0_5(dout_iv_0[5]),
	.dout_iv_0_20(dout_iv_0[20]),
	.dout_iv_0_17(dout_iv_0[17]),
	.dout_iv_0_1(dout_iv_0_1),
	.dout_iv_0_16(dout_iv_0[16]),
	.dout_iv_8(dout_iv[8]),
	.dout_iv_31(dout_iv_0[31]),
	.dout_iv_7(dout_iv[7]),
	.dout_iv_6(dout_iv[6]),
	.dout_iv_25(dout_iv[25]),
	.dout_iv_21(dout_iv[21]),
	.dout_iv_1(dout_iv_1_d0),
	.dout_iv_19(dout_iv_19),
	.dout_iv_14(dout_iv_14),
	.dout_iv_29(dout_iv[29]),
	.dout_iv_15(dout_iv[15]),
	.dout_iv_5(dout_iv[5]),
	.dout_iv_20(dout_iv_20),
	.dout_iv_23(dout_iv[23]),
	.dout_iv_3(dout_iv[3]),
	.dout_iv_17(dout_iv_17),
	.dout_iv_2(dout_iv_2),
	.dout_iv_18(dout_iv[18]),
	.dout_iv_9(dout_iv[9]),
	.dout_iv_24(dout_iv[24]),
	.dout_iv_12(dout_iv[12]),
	.dout_iv_30(dout_iv[30]),
	.dout_iv_13(dout_iv[13]),
	.dout_iv_28(dout_iv[28]),
	.dout_iv_10(dout_iv[10]),
	.dout_iv_22(dout_iv[22]),
	.dout_iv_11(dout_iv_11),
	.dout_iv_0(dout_iv_0_d0),
	.dout_iv_26(dout_iv[26]),
	.dout_iv_27(dout_iv[27]),
	.dout_iv_16(dout_iv[16]),
	.dout_iv_4(dout_iv[4]),
	.dout_iv_1_12(dout_iv_1_12),
	.dout_iv_1_8(dout_iv_1_8),
	.dout_iv_1_4(dout_iv_1_4),
	.dout_iv_1_0(dout_iv_1_0),
	.dout_iv_1_25(dout_iv_1_25),
	.dout_iv_1_7(dout_iv_1_7),
	.dout_iv_1_21(dout_iv_1_21),
	.dout_iv_1_31(dout_iv_1_31),
	.wb_o_12(wb_o_12),
	.wb_o_8(wb_o_8),
	.wb_o_4(wb_o_4),
	.wb_o_0(wb_o_0),
	.wb_o_25(wb_o_25),
	.wb_o_7(wb_o_7),
	.wb_o_21(wb_o_21),
	.wb_o_31(wb_o_31),
	.cmp_ctl_o_1(cmp_ctl_o_1),
	.cmp_ctl_o_0(cmp_ctl_o_0),
	.dout6_0_a2(dout6_0_a2),
	.res_5(res_5),
	.res_2_0_0(res_2_0_0)
);
// @8:157
  ext i_ext (
	.res_5_0_m2_0_0(res_5_0_m2_0_0),
	.res_5_0_a2_16(res_5_0_a2_16),
	.res_5_0_a2_0(res_5_0_a2_0),
	.res_5_0_o4_0(res_5_0_o4_0),
	.res_5_0_0_0(res_5_0_0_0),
	.ext_ctl_o_1(ext_ctl_o_1),
	.ext_ctl_o_2(ext_ctl_o_2),
	.ext_ctl_o_0(ext_ctl_o_0),
	.r32_o_0(r32_o_1_0),
	.r32_o_15(r32_o_1_15),
	.r32_o_25(r32_o_1_25),
	.r32_o_11(r32_o_1_11),
	.r32_o_16(r32_o_1_16),
	.r32_o_2(r32_o_1_Z[2]),
	.r32_o_21(r32_o_1_21),
	.r32_o_7(r32_o_1_7),
	.r32_o_19(r32_o_1_19),
	.r32_o_5(r32_o_1_5),
	.r32_o_17(r32_o_1_17),
	.r32_o_3(r32_o_1_3),
	.r32_o_18(r32_o_1_18),
	.r32_o_4(r32_o_1_4),
	.r32_o_20(r32_o_1_20),
	.r32_o_6(r32_o_1_6),
	.r32_o_22(r32_o_1_22),
	.r32_o_23(r32_o_1_23),
	.r32_o_24(r32_o_1_24),
	.r32_o_10(r32_o_1_10),
	.r32_o_9(r32_o_1_9),
	.r32_o_1(r32_o_1_1),
	.r32_o_8(r32_o_1_8),
	.res_5_0_a_17(res_5_0_a_17),
	.res_5_0_a_4(res_5_0_a_4),
	.res_5_0_a_0(res_5_0_a_0),
	.res_5_0_a_5(res_5_0_a_5),
	.res_5_0_a_1(res_5_0_a_1),
	.res_5_0_a_16(res_5_0_a_16),
	.res_5_0_a_27(res_5_0_a_27),
	.res_5_0_a_18(res_5_0_a_18),
	.res_5_0_a_23(res_5_0_a_23),
	.res_5_0_a_21(res_5_0_a_21),
	.res_5_0_a_19(res_5_0_a_19),
	.res_5_0_a_20(res_5_0_a_20),
	.res_5_0_a_22(res_5_0_a_22),
	.res_5_0_a_24(res_5_0_a_24),
	.res_5_0_a_25(res_5_0_a_25),
	.res_5_0_a_26(res_5_0_a_26),
	.res_5_0_a_2(res_5_0_a_2)
);
// @8:166
  r32_reg_clr_cls ins_reg (
	.ins2core_24(ins2core_24),
	.ins2core_23(ins2core_23),
	.ins2core_20(ins2core_20),
	.ins2core_19(ins2core_19),
	.ins2core_16(ins2core_16),
	.ins2core_15(ins2core_15),
	.ins2core_12(ins2core_12),
	.ins2core_11(ins2core_11),
	.ins2core_8(ins2core_8),
	.ins2core_7(ins2core_7),
	.ins2core_4(ins2core_4),
	.ins2core_3(ins2core_3),
	.ins2core_0(ins2core_0),
	.ins2core_25(ins2core_25),
	.ins2core_22(ins2core_22),
	.ins2core_21(ins2core_21),
	.ins2core_18(ins2core_18),
	.ins2core_17(ins2core_17),
	.ins2core_14(ins2core_14),
	.ins2core_13(ins2core_13),
	.ins2core_10(ins2core_10),
	.ins2core_9(ins2core_9),
	.ins2core_6(ins2core_6),
	.ins2core_5(ins2core_5),
	.ins2core_2(ins2core_2),
	.ins2core_1(ins2core_1),
	.r32_o_24(r32_o_1_24),
	.r32_o_23(r32_o_1_23),
	.r32_o_20(r32_o_1_20),
	.r32_o_19(r32_o_1_19),
	.r32_o_16(r32_o_1_16),
	.r32_o_15(r32_o_1_15),
	.r32_o_12(r32_o_1_12),
	.r32_o_11(r32_o_1_11),
	.r32_o_8(r32_o_1_8),
	.r32_o_7(r32_o_1_7),
	.r32_o_4(r32_o_1_4),
	.r32_o_3(r32_o_1_3),
	.r32_o_0(r32_o_1_0),
	.r32_o_25(r32_o_1_25),
	.r32_o_22(r32_o_1_22),
	.r32_o_21(r32_o_1_21),
	.r32_o_18(r32_o_1_18),
	.r32_o_17(r32_o_1_17),
	.r32_o_14(r32_o_1_14),
	.r32_o_13(r32_o_1_13),
	.r32_o_10(r32_o_1_10),
	.r32_o_9(r32_o_1_9),
	.r32_o_6(r32_o_1_6),
	.r32_o_5(r32_o_1_5),
	.r32_o_2(r32_o_1_Z[2]),
	.r32_o_1(r32_o_1_1),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.CLK(CLK)
);
// @8:210
  reg_array reg_bank_cZ (
	.reg_bank_31(reg_bank[31]),
	.reg_bank_30(reg_bank[30]),
	.reg_bank_29(reg_bank[29]),
	.reg_bank_28(reg_bank[28]),
	.reg_bank_27(reg_bank[27]),
	.reg_bank_26(reg_bank[26]),
	.reg_bank_25(reg_bank[25]),
	.reg_bank_24(reg_bank[24]),
	.reg_bank_23(reg_bank[23]),
	.reg_bank_22(reg_bank[22]),
	.reg_bank_21(reg_bank[21]),
	.reg_bank_20(reg_bank[20]),
	.reg_bank_19(reg_bank[19]),
	.reg_bank_18(reg_bank[18]),
	.reg_bank_17(reg_bank[17]),
	.reg_bank_16(reg_bank[16]),
	.reg_bank_15(reg_bank[15]),
	.reg_bank_14(reg_bank[14]),
	.reg_bank_13(reg_bank[13]),
	.reg_bank_12(reg_bank[12]),
	.reg_bank_11(reg_bank[11]),
	.reg_bank_10(reg_bank[10]),
	.reg_bank_9(reg_bank[9]),
	.reg_bank_8(reg_bank[8]),
	.reg_bank_7(reg_bank[7]),
	.reg_bank_6(reg_bank[6]),
	.reg_bank_5(reg_bank[5]),
	.reg_bank_4(reg_bank[4]),
	.reg_bank_3(reg_bank[3]),
	.reg_bank_2(reg_bank[2]),
	.reg_bank_1(reg_bank[1]),
	.reg_bank_0(reg_bank[0]),
	.reg_bank_1_31(reg_bank_1[31]),
	.reg_bank_1_30(reg_bank_1[30]),
	.reg_bank_1_29(reg_bank_1[29]),
	.reg_bank_1_28(reg_bank_1[28]),
	.reg_bank_1_27(reg_bank_1[27]),
	.reg_bank_1_26(reg_bank_1[26]),
	.reg_bank_1_25(reg_bank_1[25]),
	.reg_bank_1_24(reg_bank_1[24]),
	.reg_bank_1_23(reg_bank_1[23]),
	.reg_bank_1_22(reg_bank_1[22]),
	.reg_bank_1_21(reg_bank_1[21]),
	.reg_bank_1_20(reg_bank_1[20]),
	.reg_bank_1_19(reg_bank_1[19]),
	.reg_bank_1_18(reg_bank_1[18]),
	.reg_bank_1_17(reg_bank_1[17]),
	.reg_bank_1_16(reg_bank_1[16]),
	.reg_bank_1_15(reg_bank_1[15]),
	.reg_bank_1_14(reg_bank_1[14]),
	.reg_bank_1_13(reg_bank_1[13]),
	.reg_bank_1_12(reg_bank_1[12]),
	.reg_bank_1_11(reg_bank_1[11]),
	.reg_bank_1_10(reg_bank_1[10]),
	.reg_bank_1_9(reg_bank_1[9]),
	.reg_bank_1_8(reg_bank_1[8]),
	.reg_bank_1_7(reg_bank_1[7]),
	.reg_bank_1_6(reg_bank_1[6]),
	.reg_bank_1_5(reg_bank_1[5]),
	.reg_bank_1_4(reg_bank_1[4]),
	.reg_bank_1_3(reg_bank_1[3]),
	.reg_bank_1_2(reg_bank_1[2]),
	.reg_bank_1_1(reg_bank_1[1]),
	.reg_bank_1_0(reg_bank_1[0]),
	.CurrState_0(CurrState_1),
	.wb_we_o_0(wb_we_o_0),
	.ins2core_5(ins2core_21),
	.ins2core_6(ins2core_22),
	.ins2core_7(ins2core_23),
	.ins2core_8(ins2core_24),
	.ins2core_9(ins2core_25),
	.ins2core_0(ins2core_16),
	.ins2core_1(ins2core_17),
	.ins2core_2(ins2core_18),
	.ins2core_3(ins2core_19),
	.ins2core_4(ins2core_20),
	.wb_mux_ctl_o_0(wb_mux_ctl_o_0),
	.r32_o_0_0(r32_o_2_0),
	.r32_o_0_1(r32_o_2_1),
	.r32_o_0_2(r32_o_2_2),
	.r32_o_0_3(r32_o_2_3),
	.r32_o_0_4(r32_o_2_4),
	.r32_o_0_5(r32_o_2_5),
	.r32_o_0_6(r32_o_2_6),
	.r32_o_0_7(r32_o_2_7),
	.r32_o_0_8(r32_o_2_8),
	.r32_o_0_9(r32_o_2_9),
	.r32_o_0_10(r32_o_2_10),
	.r32_o_0_11(r32_o_2_11),
	.r32_o_0_12(r32_o_2_12),
	.r32_o_0_13(r32_o_2_13),
	.r32_o_0_14(r32_o_2_14),
	.r32_o_0_15(r32_o_2_15),
	.r32_o_0_16(r32_o_2_16),
	.r32_o_0_17(r32_o_2_17),
	.r32_o_0_18(r32_o_2_18),
	.r32_o_0_19(r32_o_2_19),
	.r32_o_0_20(r32_o_2_20),
	.r32_o_0_21(r32_o_2_21),
	.r32_o_0_22(r32_o_2_22),
	.r32_o_0_23(r32_o_2_23),
	.r32_o_0_24(r32_o_2_24),
	.r32_o_0_25(r32_o_2_25),
	.r32_o_0_26(r32_o_1_26),
	.r32_o_0_27(r32_o_1_27),
	.r32_o_0_28(r32_o_1_28),
	.r32_o_0_29(r32_o_1_29),
	.r32_o_0_30(r32_o_1_30),
	.r32_o_0_31(r32_o_1_31),
	.r32_o_0(r32_o_3_0),
	.r32_o_1(r32_o_3_1),
	.r32_o_2(r32_o_3_2),
	.r32_o_3(r32_o_3_3),
	.r32_o_4(r32_o_3_4),
	.r32_o_5(r32_o_3_5),
	.r32_o_6(r32_o_3_6),
	.r32_o_7(r32_o_3_7),
	.r32_o_8(r32_o_3_8),
	.r32_o_9(r32_o_3_9),
	.r32_o_10(r32_o_3_10),
	.r32_o_11(r32_o_3_11),
	.r32_o_12(r32_o_3_12),
	.r32_o_13(r32_o_3_13),
	.r32_o_14(r32_o_3_14),
	.r32_o_15(r32_o_3_15),
	.r32_o_16(r32_o_3_16),
	.r32_o_17(r32_o_3_17),
	.r32_o_18(r32_o_3_18),
	.r32_o_19(r32_o_3_19),
	.r32_o_20(r32_o_3_20),
	.r32_o_21(r32_o_3_21),
	.r32_o_22(r32_o_3_22),
	.r32_o_23(r32_o_3_23),
	.r32_o_24(r32_o_3_24),
	.r32_o_25(r32_o_3_25),
	.r32_o_26(r32_o_2_26),
	.r32_o_27(r32_o_2_27),
	.r32_o_28(r32_o_2_28),
	.r32_o_29(r32_o_2_29),
	.r32_o_30(r32_o_2_30),
	.r32_o_31(r32_o_2_31),
	.dout_0(dout_0),
	.dout_1(dout_1),
	.dout_2(dout_2),
	.dout_3(dout_3),
	.dout_4(dout_4),
	.dout_5(dout_5),
	.dout_6(dout_6),
	.dout_7(dout_7),
	.dout_8(dout_8),
	.dout_9(dout_9),
	.dout_10(dout_10),
	.dout_11(dout_11),
	.dout_12(dout_12),
	.dout_13(dout_13),
	.dout_14(dout_14),
	.dout_15(dout_15),
	.dout_16(dout_16),
	.dout_17(dout_17),
	.dout_18(dout_18),
	.dout_19(dout_19),
	.dout_20(dout_20),
	.dout_21(dout_21),
	.dout_22(dout_22),
	.dout_23(dout_23),
	.dout_24(dout_24),
	.dout_25(dout_25),
	.dout_26(dout_26),
	.dout_27(dout_27),
	.dout_28(dout_28),
	.dout_29(dout_29),
	.dout_30(dout_30),
	.dout_31(dout_31),
	.r_data_0(r_data[0]),
	.r_data_1(r_data[1]),
	.r_data_2(r_data[2]),
	.r_data_3(r_data[3]),
	.r_data_4(r_data[4]),
	.r_data_5(r_data[5]),
	.r_data_6(r_data[6]),
	.r_data_7(r_data[7]),
	.r_data_8(r_data[8]),
	.r_data_9(r_data[9]),
	.r_data_10(r_data[10]),
	.r_data_11(r_data[11]),
	.r_data_12(r_data[12]),
	.r_data_13(r_data[13]),
	.r_data_14(r_data[14]),
	.r_data_15(r_data[15]),
	.r_data_16(r_data[16]),
	.r_data_17(r_data[17]),
	.r_data_18(r_data[18]),
	.r_data_19(r_data[19]),
	.r_data_20(r_data[20]),
	.r_data_21(r_data[21]),
	.r_data_22(r_data[22]),
	.r_data_23(r_data[23]),
	.r_data_24(r_data[24]),
	.r_data_25(r_data[25]),
	.r_data_26(r_data[26]),
	.r_data_27(r_data[27]),
	.r_data_28(r_data[28]),
	.r_data_29(r_data[29]),
	.r_data_30(r_data[30]),
	.r_data_31(r_data[31]),
	.wb_o_0(wb_o_0),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o_3),
	.wb_o_4(wb_o_4),
	.wb_o_5(wb_o_5),
	.wb_o_6(wb_o_6),
	.wb_o_7(wb_o_7),
	.wb_o_8(wb_o_8),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_12(wb_o_12),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o_15),
	.wb_o_16(wb_o_16),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o_18),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o_21),
	.wb_o_22(wb_o_22),
	.wb_o_23(wb_o_23),
	.wb_o_24(wb_o_24),
	.wb_o_25(wb_o_25),
	.wb_o_26(wb_o_26),
	.wb_o_27(wb_o_27),
	.wb_o_28(wb_o_28),
	.wb_o_29(wb_o_29),
	.wb_o_30(wb_o_30),
	.wb_o_31(wb_o_31),
	.r5_o_0(r5_o_0),
	.r5_o_1(r5_o_1),
	.r5_o_2(r5_o_2),
	.r5_o_3(r5_o_3),
	.r5_o_4(r5_o_4),
	.N_34_i_0_s2(N_34_i_0_s2),
	.un32_mux_fw(un32_mux_fw),
	.N_36_i_0_s3(N_36_i_0_s3),
	.N_30_i_0_s2(N_30_i_0_s2),
	.un30_mux_fw(un30_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE),
	.mux_fw_1(mux_fw_1),
	.N_32_i_0_s3(N_32_i_0_s3),
	.NET1572_i_i(NET1572_i_i),
	.CLK(CLK)
);
// @8:224
  fwd_mux rf_fwd_rt (
	.r32_o_20(r32_o_4_20),
	.r32_o_16(r32_o_4_16),
	.r32_o_4(r32_o_4_4),
	.r32_o_23(r32_o_4_23),
	.r32_o_5(r32_o_4_5),
	.r32_o_17(r32_o_4_17),
	.r32_o_25(r32_o_4_25),
	.r32_o_1(r32_o_4_1),
	.r32_o_18(r32_o_4_18),
	.r32_o_0(r32_o_4_0),
	.r32_o_13(r32_o_4_13),
	.r32_o_19(r32_o_4_19),
	.r32_o_26(r32_o_3_26),
	.r32_o_3(r32_o_4_3),
	.r32_o_14(r32_o_4_14),
	.r32_o_15(r32_o_4_15),
	.r32_o_9(r32_o_4_9),
	.r32_o_30(r32_o_3_30),
	.r32_o_21(r32_o_4_21),
	.r32_o_2(r32_o_4_2),
	.r32_o_24(r32_o_4_24),
	.r32_o_6(r32_o_4_6),
	.r32_o_11(r32_o_4_11),
	.r32_o_28(r32_o_3_28),
	.r32_o_29(r32_o_3_29),
	.r32_o_10(r32_o_4_10),
	.r32_o_8(r32_o_4_8),
	.r32_o_22(r32_o_4_22),
	.r32_o_27(r32_o_3_27),
	.r32_o_12(r32_o_4_12),
	.r32_o_7(r32_o_4_7),
	.reg_bank_1_20(reg_bank_1[20]),
	.reg_bank_1_16(reg_bank_1[16]),
	.reg_bank_1_4(reg_bank_1[4]),
	.reg_bank_1_23(reg_bank_1[23]),
	.reg_bank_1_5(reg_bank_1[5]),
	.reg_bank_1_17(reg_bank_1[17]),
	.reg_bank_1_25(reg_bank_1[25]),
	.reg_bank_1_1(reg_bank_1[1]),
	.reg_bank_1_18(reg_bank_1[18]),
	.reg_bank_1_0(reg_bank_1[0]),
	.reg_bank_1_13(reg_bank_1[13]),
	.reg_bank_1_19(reg_bank_1[19]),
	.reg_bank_1_26(reg_bank_1[26]),
	.reg_bank_1_3(reg_bank_1[3]),
	.reg_bank_1_14(reg_bank_1[14]),
	.reg_bank_1_15(reg_bank_1[15]),
	.reg_bank_1_9(reg_bank_1[9]),
	.reg_bank_1_30(reg_bank_1[30]),
	.reg_bank_1_21(reg_bank_1[21]),
	.reg_bank_1_2(reg_bank_1[2]),
	.reg_bank_1_24(reg_bank_1[24]),
	.reg_bank_1_6(reg_bank_1[6]),
	.reg_bank_1_11(reg_bank_1[11]),
	.reg_bank_1_28(reg_bank_1[28]),
	.reg_bank_1_29(reg_bank_1[29]),
	.reg_bank_1_10(reg_bank_1[10]),
	.reg_bank_1_8(reg_bank_1[8]),
	.reg_bank_1_22(reg_bank_1[22]),
	.reg_bank_1_27(reg_bank_1[27]),
	.reg_bank_1_12(reg_bank_1[12]),
	.reg_bank_1_7(reg_bank_1[7]),
	.reg_bank_1_31(reg_bank_1[31]),
	.r_data_20(r_data[20]),
	.r_data_16(r_data[16]),
	.r_data_4(r_data[4]),
	.r_data_23(r_data[23]),
	.r_data_5(r_data[5]),
	.r_data_17(r_data[17]),
	.r_data_25(r_data[25]),
	.r_data_1(r_data[1]),
	.r_data_18(r_data[18]),
	.r_data_0(r_data[0]),
	.r_data_13(r_data[13]),
	.r_data_19(r_data[19]),
	.r_data_26(r_data[26]),
	.r_data_3(r_data[3]),
	.r_data_14(r_data[14]),
	.r_data_15(r_data[15]),
	.r_data_9(r_data[9]),
	.r_data_30(r_data[30]),
	.r_data_21(r_data[21]),
	.r_data_2(r_data[2]),
	.r_data_24(r_data[24]),
	.r_data_6(r_data[6]),
	.r_data_11(r_data[11]),
	.r_data_28(r_data[28]),
	.r_data_29(r_data[29]),
	.r_data_10(r_data[10]),
	.r_data_8(r_data[8]),
	.r_data_22(r_data[22]),
	.r_data_27(r_data[27]),
	.r_data_12(r_data[12]),
	.r_data_7(r_data[7]),
	.r_data_31(r_data[31]),
	.dout_iv_a_0(dout_iv_a_18),
	.cop_addr_m_0(cop_addr_m_0),
	.dout_iv_1_25(dout_iv_1_0_25),
	.dout_iv_1_1(dout_iv_1_1),
	.dout_iv_1_13(dout_iv_1_13),
	.dout_iv_1_26(dout_iv_1_26),
	.dout_iv_1_9(dout_iv_1_9),
	.dout_iv_1_30(dout_iv_1_30),
	.dout_iv_1_29(dout_iv_1_29),
	.dout_iv_1_10(dout_iv_1_10),
	.dout_iv_1_8(dout_iv_1_0_8),
	.dout_iv_1_27(dout_iv_1_27),
	.dout_iv_1_0(dout_iv_1_0_0),
	.dout_iv_1_12(dout_iv_1_0_12),
	.dout_iv_1_7(dout_iv_1_0_7),
	.dout_iv_1_4(dout_iv_1_0_4),
	.dout_iv_1_5(dout_iv_1_5),
	.dout_iv_1_6(dout_iv_1_6),
	.dout_iv_1_2(dout_iv_1_2),
	.dout_iv_1_3(dout_iv_1_3),
	.dout_iv_1_22(dout_iv_1_22),
	.dout_iv_1_23(dout_iv_1_23),
	.dout_iv_1_24(dout_iv_1_24),
	.dout_iv_1_19(dout_iv_1_19),
	.dout_iv_1_20(dout_iv_1_20),
	.dout_iv_1_21(dout_iv_1_0_21),
	.dout_iv_1_16(dout_iv_1_16),
	.dout_iv_1_17(dout_iv_1_17),
	.dout_iv_1_18(dout_iv_1_18),
	.dout_iv_1_14(dout_iv_1_14),
	.dout_iv_1_15(dout_iv_1_15),
	.dout_iv_1_11(dout_iv_1_11),
	.dout_iv_1_28(dout_iv_1_28),
	.wb_o_0(wb_o_0),
	.wb_o_12(wb_o_12),
	.wb_o_7(wb_o_7),
	.wb_o_4(wb_o_4),
	.wb_o_5(wb_o_5),
	.wb_o_6(wb_o_6),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o_3),
	.wb_o_22(wb_o_22),
	.wb_o_23(wb_o_23),
	.wb_o_24(wb_o_24),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o_21),
	.wb_o_16(wb_o_16),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o_18),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o_15),
	.wb_o_11(wb_o_11),
	.wb_o_31(wb_o_31),
	.wb_o_28(wb_o_28),
	.dout_iv_0(dout_iv_0[0]),
	.dout_iv_12(dout_iv_0[12]),
	.dout_iv_7(dout_iv_0[7]),
	.dout_iv_4(dout_iv_0[4]),
	.dout_iv_5(dout_iv_0[5]),
	.dout_iv_6(dout_iv_0[6]),
	.dout_iv_2(dout_iv_0[2]),
	.dout_iv_3(dout_iv_0[3]),
	.dout_iv_22(dout_iv_0[22]),
	.dout_iv_23(dout_iv_0[23]),
	.dout_iv_24(dout_iv_0[24]),
	.dout_iv_19(dout_iv_0[19]),
	.dout_iv_20(dout_iv_0[20]),
	.dout_iv_21(dout_iv_0[21]),
	.dout_iv_16(dout_iv_0[16]),
	.dout_iv_17(dout_iv_0[17]),
	.dout_iv_18(dout_iv_0[18]),
	.dout_iv_14(dout_iv_0[14]),
	.dout_iv_15(dout_iv_0[15]),
	.dout_iv_11(dout_iv_0[11]),
	.dout_iv_31(dout_iv_0[31]),
	.dout_iv_28(dout_iv_0[28]),
	.wb_we_o_0(wb_we_o_0),
	.N_36_i_0_s3(N_36_i_0_s3),
	.N_34_i_0_s2(N_34_i_0_s2),
	.mux_fw_1(mux_fw_1_0),
	.un30_mux_fw(un30_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE_0),
	.dout6_0_a2(dout6_0_a2_0)
);
// @8:233
  fwd_mux_1 rs_fwd_rs (
	.r32_o_25(r32_o_4_25),
	.r32_o_6(r32_o_4_6),
	.r32_o_9(r32_o_4_9),
	.r32_o_19(r32_o_4_19),
	.r32_o_20(r32_o_4_20),
	.r32_o_5(r32_o_4_5),
	.r32_o_10(r32_o_4_10),
	.r32_o_7(r32_o_4_7),
	.r32_o_24(r32_o_4_24),
	.r32_o_21(r32_o_4_21),
	.r32_o_2(r32_o_4_2),
	.r32_o_14(r32_o_4_14),
	.r32_o_12(r32_o_4_12),
	.r32_o_1(r32_o_4_1),
	.r32_o_0(r32_o_4_0),
	.r32_o_11(r32_o_4_11),
	.r32_o_4(r32_o_4_4),
	.r32_o_3(r32_o_4_3),
	.r32_o_8(r32_o_4_8),
	.r32_o_17(r32_o_4_17),
	.r32_o_16(r32_o_4_16),
	.r32_o_31(r32_o_3_31),
	.reg_bank_25(reg_bank[25]),
	.reg_bank_6(reg_bank[6]),
	.reg_bank_9(reg_bank[9]),
	.reg_bank_19(reg_bank[19]),
	.reg_bank_20(reg_bank[20]),
	.reg_bank_5(reg_bank[5]),
	.reg_bank_10(reg_bank[10]),
	.reg_bank_7(reg_bank[7]),
	.reg_bank_24(reg_bank[24]),
	.reg_bank_21(reg_bank[21]),
	.reg_bank_2(reg_bank[2]),
	.reg_bank_14(reg_bank[14]),
	.reg_bank_12(reg_bank[12]),
	.reg_bank_1(reg_bank[1]),
	.reg_bank_0(reg_bank[0]),
	.reg_bank_11(reg_bank[11]),
	.reg_bank_4(reg_bank[4]),
	.reg_bank_3(reg_bank[3]),
	.reg_bank_8(reg_bank[8]),
	.reg_bank_17(reg_bank[17]),
	.reg_bank_16(reg_bank[16]),
	.reg_bank_31(reg_bank[31]),
	.reg_bank_22(reg_bank[22]),
	.reg_bank_18(reg_bank[18]),
	.reg_bank_15(reg_bank[15]),
	.reg_bank_13(reg_bank[13]),
	.reg_bank_29(reg_bank[29]),
	.reg_bank_30(reg_bank[30]),
	.reg_bank_26(reg_bank[26]),
	.reg_bank_27(reg_bank[27]),
	.reg_bank_28(reg_bank[28]),
	.reg_bank_23(reg_bank[23]),
	.r_data_25(r_data[25]),
	.r_data_6(r_data[6]),
	.r_data_9(r_data[9]),
	.r_data_19(r_data[19]),
	.r_data_20(r_data[20]),
	.r_data_5(r_data[5]),
	.r_data_10(r_data[10]),
	.r_data_7(r_data[7]),
	.r_data_24(r_data[24]),
	.r_data_21(r_data[21]),
	.r_data_2(r_data[2]),
	.r_data_14(r_data[14]),
	.r_data_12(r_data[12]),
	.r_data_1(r_data[1]),
	.r_data_0(r_data[0]),
	.r_data_11(r_data[11]),
	.r_data_4(r_data[4]),
	.r_data_3(r_data[3]),
	.r_data_8(r_data[8]),
	.r_data_17(r_data[17]),
	.r_data_16(r_data[16]),
	.r_data_31(r_data[31]),
	.r_data_22(r_data[22]),
	.r_data_18(r_data[18]),
	.r_data_15(r_data[15]),
	.r_data_13(r_data[13]),
	.r_data_29(r_data[29]),
	.r_data_30(r_data[30]),
	.r_data_26(r_data[26]),
	.r_data_27(r_data[27]),
	.r_data_28(r_data[28]),
	.r_data_23(r_data[23]),
	.dout_iv_a_9(dout_iv_a_9),
	.dout_iv_a_5(dout_iv_a_5),
	.dout_iv_a_2(dout_iv_a_2),
	.dout_iv_a_0(dout_iv_a_0),
	.dout_iv_a_16(dout_iv_a_16),
	.dout_iv_a_17(dout_iv_a_17),
	.dout_iv_a_13(dout_iv_a_13),
	.dout_iv_a_14(dout_iv_a_14),
	.dout_iv_a_15(dout_iv_a_15),
	.dout_iv_a_10(dout_iv_a_10),
	.cop_addr_m_0_9(cop_addr_m_0_9),
	.cop_addr_m_0_5(cop_addr_m_0_5),
	.cop_addr_m_0_2(cop_addr_m_0_2),
	.cop_addr_m_0_0(cop_addr_m_0_0),
	.cop_addr_m_0_16(cop_addr_m_0_16),
	.cop_addr_m_0_17(cop_addr_m_0_17),
	.cop_addr_m_0_13(cop_addr_m_0_13),
	.cop_addr_m_0_14(cop_addr_m_0_14),
	.cop_addr_m_0_15(cop_addr_m_0_15),
	.cop_addr_m_0_10(cop_addr_m_0_10),
	.dout_iv_1_19(dout_iv_1_0_19),
	.dout_iv_1_20(dout_iv_1_0_20),
	.dout_iv_1_2(dout_iv_1_0_2),
	.dout_iv_1_14(dout_iv_1_0_14),
	.dout_iv_1_1(dout_iv_1_0_1),
	.dout_iv_1_0(dout_iv_1_0),
	.dout_iv_1_11(dout_iv_1_0_11),
	.dout_iv_1_17(dout_iv_1_0_17),
	.dout_iv_1_10(dout_iv_1_0_10),
	.dout_iv_1_5(dout_iv_1_0_5),
	.dout_iv_1_6(dout_iv_1_0_6),
	.dout_iv_1_7(dout_iv_1_7),
	.dout_iv_1_3(dout_iv_1_0_3),
	.dout_iv_1_4(dout_iv_1_4),
	.dout_iv_1_25(dout_iv_1_25),
	.dout_iv_1_21(dout_iv_1_21),
	.dout_iv_1_16(dout_iv_1_0_16),
	.dout_iv_1_12(dout_iv_1_12),
	.dout_iv_1_8(dout_iv_1_8),
	.dout_iv_1_9(dout_iv_1_0_9),
	.dout_iv_1_31(dout_iv_1_31),
	.dout_iv_1_24(dout_iv_1_0_24),
	.wb_o_7(wb_o_10),
	.wb_o_2(wb_o_5),
	.wb_o_3(wb_o_6),
	.wb_o_4(wb_o_7),
	.wb_o_0(wb_o_3),
	.wb_o_1(wb_o_4),
	.wb_o_22(wb_o_25),
	.wb_o_18(wb_o_21),
	.wb_o_19(wb_o_22),
	.wb_o_15(wb_o_18),
	.wb_o_12(wb_o_15),
	.wb_o_13(wb_o_16),
	.wb_o_9(wb_o_12),
	.wb_o_10(wb_o_13),
	.wb_o_5(wb_o_8),
	.wb_o_6(wb_o_9),
	.wb_o_26(wb_o_29),
	.wb_o_27(wb_o_30),
	.wb_o_28(wb_o_31),
	.wb_o_23(wb_o_26),
	.wb_o_24(wb_o_27),
	.wb_o_25(wb_o_28),
	.wb_o_20(wb_o_23),
	.wb_o_21(wb_o_24),
	.dout_iv_7(dout_iv[10]),
	.dout_iv_2(dout_iv[5]),
	.dout_iv_3(dout_iv[6]),
	.dout_iv_4(dout_iv[7]),
	.dout_iv_0(dout_iv[3]),
	.dout_iv_1_d0(dout_iv[4]),
	.dout_iv_22(dout_iv[25]),
	.dout_iv_18(dout_iv[21]),
	.dout_iv_19(dout_iv[22]),
	.dout_iv_15(dout_iv[18]),
	.dout_iv_12(dout_iv[15]),
	.dout_iv_13(dout_iv[16]),
	.dout_iv_9(dout_iv[12]),
	.dout_iv_10(dout_iv[13]),
	.dout_iv_5(dout_iv[8]),
	.dout_iv_6(dout_iv[9]),
	.dout_iv_26(dout_iv[29]),
	.dout_iv_27(dout_iv[30]),
	.dout_iv_28(dout_iv[31]),
	.dout_iv_23(dout_iv[26]),
	.dout_iv_24(dout_iv[27]),
	.dout_iv_25(dout_iv[28]),
	.dout_iv_20(dout_iv[23]),
	.dout_iv_21(dout_iv[24]),
	.wb_we_o_0(wb_we_o_0),
	.N_32_i_0_s3(N_32_i_0_s3),
	.N_30_i_0_s2(N_30_i_0_s2),
	.mux_fw_1(mux_fw_1),
	.un30_mux_fw(un30_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE),
	.dout6_0_a2(dout6_0_a2)
);
endmodule /* rf_stage */

// VQM4.1+ 
module muldiv_ff (
  res_2_0_a2_0_0_a2_0_0_o2_i_o3_0,
  res_1_7,
  res_1_3,
  res_1_2,
  res_1_1,
  res_1_0,
  res_2_0,
  res_2_15,
  res_2_11,
  res_2_2,
  res_2_1,
  res_2_0_a2_0_0_a2_1_o2_i_o3_0_0,
  res_2_0_o3_0,
  hilo_61,
  hilo_57,
  hilo_53,
  hilo_49,
  hilo_48,
  hilo_44,
  hilo_40,
  hilo_36,
  hilo_28,
  hilo_24,
  hilo_20,
  hilo_16,
  hilo_7,
  hilo_58,
  hilo_56,
  hilo_50,
  hilo_41,
  hilo_39,
  hilo_31,
  hilo_25,
  hilo_23,
  hilo_17,
  hilo_14,
  hilo_0,
  hilo_63,
  hilo_59,
  hilo_55,
  hilo_51,
  hilo_46,
  hilo_42,
  hilo_38,
  hilo_30,
  hilo_26,
  hilo_22,
  hilo_18,
  hilo_13,
  hilo_8,
  hilo_9,
  hilo_62,
  hilo_60,
  hilo_54,
  hilo_52,
  hilo_45,
  hilo_37,
  hilo_35,
  hilo_29,
  hilo_27,
  hilo_21,
  hilo_19,
  hilo_12,
  hilo_64,
  a_o_7,
  a_o_0,
  a_o_4,
  a_o_5,
  a_o_9,
  a_o_10,
  a_o_17,
  a_o_23,
  a_o_27,
  a_o_15,
  a_o_20,
  a_o_11,
  a_o_16,
  a_o_14,
  a_o_6,
  a_o_2,
  a_o_19,
  a_o_28,
  a_o_24,
  a_o_25,
  a_o_8,
  a_o_30,
  a_o_26,
  a_o_22,
  a_o_18,
  a_o_13,
  a_o_1,
  a_o_3,
  a_o_29,
  a_o_21,
  a_o_12,
  a_o_31,
  alu_func_o_0,
  alu_func_o_4,
  alu_func_o_1,
  alu_func_o_2,
  alu_func_o_3,
  b_o_iv_0_a5_0,
  b_o_iv_0_a_0,
  b_o_iv_0_a_1,
  b_o_iv_0_a_2,
  b_o_iv_0_a5_1_0,
  b_o_iv_0_a5_1_1,
  b_o_iv_0_0,
  b_o_iv_0_1,
  b_o_iv_0_2,
  b_o_iv_27,
  b_o_iv_28,
  b_o_iv_0,
  b_o_iv_1,
  b_o_iv_2,
  b_o_iv_3,
  b_o_iv_4,
  b_o_iv_5,
  b_o_iv_6,
  b_o_iv_7,
  b_o_iv_8,
  b_o_iv_9,
  b_o_iv_10,
  b_o_iv_11,
  b_o_iv_12,
  b_o_iv_13,
  b_o_iv_14,
  b_o_iv_15,
  b_o_iv_16,
  b_o_iv_17,
  b_o_iv_18,
  b_o_iv_19,
  b_o_iv_20,
  b_o_iv_21,
  b_o_iv_22,
  b_o_iv_23,
  b_o_iv_24,
  b_o_iv_25,
  b_o_iv_26,
  b_o_iv_a_0,
  b_o_iv_a_1,
  b_o_iv_a_2,
  b_o_iv_a_3,
  b_o_iv_a_4,
  b_o_iv_a_5,
  b_o_iv_a_6,
  b_o_iv_a_7,
  b_o_iv_a_8,
  b_o_iv_a_9,
  b_o_iv_a_10,
  b_o_iv_a_11,
  b_o_iv_a_12,
  b_o_iv_a_13,
  b_o_iv_a_14,
  b_o_iv_a_15,
  b_o_iv_a_16,
  b_o_iv_a_17,
  b_o_iv_a_18,
  b_o_iv_a_19,
  b_o_iv_a_20,
  b_o_iv_a_21,
  b_o_iv_a_22,
  b_o_iv_a_23,
  b_o_iv_a_24,
  b_o_iv_a_25,
  b_o_iv_a_26,
  b_o_iv_a_27,
  b_o_iv_a_28,
  cop_addr_o_i_m_0,
  cop_addr_o_i_m_1,
  cop_addr_o_i_m_2,
  cop_addr_o_i_m_3,
  cop_addr_o_i_m_4,
  cop_addr_o_i_m_5,
  cop_addr_o_i_m_6,
  cop_addr_o_i_m_7,
  cop_addr_o_i_m_8,
  cop_addr_o_i_m_9,
  cop_addr_o_i_m_10,
  cop_addr_o_i_m_11,
  cop_addr_o_i_m_12,
  cop_addr_o_i_m_13,
  cop_addr_o_i_m_14,
  cop_addr_o_i_m_15,
  cop_addr_o_i_m_16,
  cop_addr_o_i_m_17,
  cop_addr_o_i_m_18,
  cop_addr_o_i_m_19,
  cop_addr_o_i_m_20,
  cop_addr_o_i_m_21,
  cop_addr_o_i_m_22,
  cop_addr_o_i_m_23,
  cop_addr_o_i_m_24,
  cop_addr_o_i_m_25,
  cop_addr_o_i_m_26,
  cop_addr_o_i_m_27,
  cop_addr_o_i_m_28,
  wb_o_0,
  wb_o_1,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_7,
  wb_o_8,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_12,
  wb_o_13,
  wb_o_14,
  wb_o_15,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_22,
  wb_o_23,
  wb_o_24,
  wb_o_25,
  wb_o_26,
  wb_o_27,
  wb_o_28,
  wb_o_29,
  wb_o_30,
  wb_o_31,
  count_5,
  un11_res_0_a2_0_a2,
  un1_hilo25_5_0,
  G_291,
  hilo25_0_a2,
  I_220_a,
  finish,
  op2_sign_reged,
  start,
  mul,
  rr_rst,
  rdy,
  b_o_1_sqmuxa,
  CLK
);
output res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
output res_1_7 ;
output res_1_3 ;
output res_1_2 ;
output res_1_1 ;
output res_1_0 ;
output res_2_0 ;
output res_2_15 ;
output res_2_11 ;
output res_2_2 ;
output res_2_1 ;
output res_2_0_a2_0_0_a2_1_o2_i_o3_0_0 ;
output res_2_0_o3_0 ;
output hilo_61 ;
output hilo_57 ;
output hilo_53 ;
output hilo_49 ;
output hilo_48 ;
output hilo_44 ;
output hilo_40 ;
output hilo_36 ;
output hilo_28 ;
output hilo_24 ;
output hilo_20 ;
output hilo_16 ;
output hilo_7 ;
output hilo_58 ;
output hilo_56 ;
output hilo_50 ;
output hilo_41 ;
output hilo_39 ;
output hilo_31 ;
output hilo_25 ;
output hilo_23 ;
output hilo_17 ;
output hilo_14 ;
output hilo_0 ;
output hilo_63 ;
output hilo_59 ;
output hilo_55 ;
output hilo_51 ;
output hilo_46 ;
output hilo_42 ;
output hilo_38 ;
output hilo_30 ;
output hilo_26 ;
output hilo_22 ;
output hilo_18 ;
output hilo_13 ;
output hilo_8 ;
output hilo_9 ;
output hilo_62 ;
output hilo_60 ;
output hilo_54 ;
output hilo_52 ;
output hilo_45 ;
output hilo_37 ;
output hilo_35 ;
output hilo_29 ;
output hilo_27 ;
output hilo_21 ;
output hilo_19 ;
output hilo_12 ;
output hilo_64 ;
input a_o_7 ;
input a_o_0 ;
input a_o_4 ;
input a_o_5 ;
input a_o_9 ;
input a_o_10 ;
input a_o_17 ;
input a_o_23 ;
input a_o_27 ;
input a_o_15 ;
input a_o_20 ;
input a_o_11 ;
input a_o_16 ;
input a_o_14 ;
input a_o_6 ;
input a_o_2 ;
input a_o_19 ;
input a_o_28 ;
input a_o_24 ;
input a_o_25 ;
input a_o_8 ;
input a_o_30 ;
input a_o_26 ;
input a_o_22 ;
input a_o_18 ;
input a_o_13 ;
input a_o_1 ;
input a_o_3 ;
input a_o_29 ;
input a_o_21 ;
input a_o_12 ;
input a_o_31 ;
input alu_func_o_0 ;
input alu_func_o_4 ;
input alu_func_o_1 ;
input alu_func_o_2 ;
input alu_func_o_3 ;
input b_o_iv_0_a5_0 ;
input b_o_iv_0_a_0 ;
input b_o_iv_0_a_1 ;
input b_o_iv_0_a_2 ;
input b_o_iv_0_a5_1_0 ;
input b_o_iv_0_a5_1_1 ;
output b_o_iv_0_0 ;
output b_o_iv_0_1 ;
output b_o_iv_0_2 ;
input b_o_iv_27 ;
input b_o_iv_28 ;
output b_o_iv_0 ;
output b_o_iv_1 ;
output b_o_iv_2 ;
output b_o_iv_3 ;
output b_o_iv_4 ;
output b_o_iv_5 ;
output b_o_iv_6 ;
output b_o_iv_7 ;
output b_o_iv_8 ;
output b_o_iv_9 ;
output b_o_iv_10 ;
output b_o_iv_11 ;
output b_o_iv_12 ;
output b_o_iv_13 ;
output b_o_iv_14 ;
output b_o_iv_15 ;
output b_o_iv_16 ;
output b_o_iv_17 ;
output b_o_iv_18 ;
output b_o_iv_19 ;
output b_o_iv_20 ;
output b_o_iv_21 ;
output b_o_iv_22 ;
output b_o_iv_23 ;
output b_o_iv_24 ;
output b_o_iv_25 ;
output b_o_iv_26 ;
input b_o_iv_a_0 ;
input b_o_iv_a_1 ;
input b_o_iv_a_2 ;
input b_o_iv_a_3 ;
input b_o_iv_a_4 ;
input b_o_iv_a_5 ;
input b_o_iv_a_6 ;
input b_o_iv_a_7 ;
input b_o_iv_a_8 ;
input b_o_iv_a_9 ;
input b_o_iv_a_10 ;
input b_o_iv_a_11 ;
input b_o_iv_a_12 ;
input b_o_iv_a_13 ;
input b_o_iv_a_14 ;
input b_o_iv_a_15 ;
input b_o_iv_a_16 ;
input b_o_iv_a_17 ;
input b_o_iv_a_18 ;
input b_o_iv_a_19 ;
input b_o_iv_a_20 ;
input b_o_iv_a_21 ;
input b_o_iv_a_22 ;
input b_o_iv_a_23 ;
input b_o_iv_a_24 ;
input b_o_iv_a_25 ;
input b_o_iv_a_26 ;
input b_o_iv_a_27 ;
input b_o_iv_a_28 ;
input cop_addr_o_i_m_0 ;
input cop_addr_o_i_m_1 ;
input cop_addr_o_i_m_2 ;
input cop_addr_o_i_m_3 ;
input cop_addr_o_i_m_4 ;
input cop_addr_o_i_m_5 ;
input cop_addr_o_i_m_6 ;
input cop_addr_o_i_m_7 ;
input cop_addr_o_i_m_8 ;
input cop_addr_o_i_m_9 ;
input cop_addr_o_i_m_10 ;
input cop_addr_o_i_m_11 ;
input cop_addr_o_i_m_12 ;
input cop_addr_o_i_m_13 ;
input cop_addr_o_i_m_14 ;
input cop_addr_o_i_m_15 ;
input cop_addr_o_i_m_16 ;
input cop_addr_o_i_m_17 ;
input cop_addr_o_i_m_18 ;
input cop_addr_o_i_m_19 ;
input cop_addr_o_i_m_20 ;
input cop_addr_o_i_m_21 ;
input cop_addr_o_i_m_22 ;
input cop_addr_o_i_m_23 ;
input cop_addr_o_i_m_24 ;
input cop_addr_o_i_m_25 ;
input cop_addr_o_i_m_26 ;
input cop_addr_o_i_m_27 ;
input cop_addr_o_i_m_28 ;
input wb_o_0 ;
input wb_o_1 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_4 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_7 ;
input wb_o_8 ;
input wb_o_9 ;
input wb_o_10 ;
input wb_o_11 ;
input wb_o_12 ;
input wb_o_13 ;
input wb_o_14 ;
input wb_o_15 ;
input wb_o_16 ;
input wb_o_17 ;
input wb_o_18 ;
input wb_o_19 ;
input wb_o_20 ;
input wb_o_21 ;
input wb_o_22 ;
input wb_o_23 ;
input wb_o_24 ;
input wb_o_25 ;
input wb_o_26 ;
input wb_o_27 ;
input wb_o_28 ;
input wb_o_29 ;
input wb_o_30 ;
input wb_o_31 ;
output count_5 ;
output un11_res_0_a2_0_a2 ;
output un1_hilo25_5_0 ;
input G_291 ;
output hilo25_0_a2 ;
input I_220_a ;
output finish ;
output op2_sign_reged ;
output start ;
output mul ;
input rr_rst ;
output rdy ;
input b_o_1_sqmuxa ;
input CLK ;
wire res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
wire res_1_7 ;
wire res_1_3 ;
wire res_1_2 ;
wire res_1_1 ;
wire res_1_0 ;
wire res_2_0 ;
wire res_2_15 ;
wire res_2_11 ;
wire res_2_2 ;
wire res_2_1 ;
wire res_2_0_a2_0_0_a2_1_o2_i_o3_0_0 ;
wire res_2_0_o3_0 ;
wire hilo_61 ;
wire hilo_57 ;
wire hilo_53 ;
wire hilo_49 ;
wire hilo_48 ;
wire hilo_44 ;
wire hilo_40 ;
wire hilo_36 ;
wire hilo_28 ;
wire hilo_24 ;
wire hilo_20 ;
wire hilo_16 ;
wire hilo_7 ;
wire hilo_58 ;
wire hilo_56 ;
wire hilo_50 ;
wire hilo_41 ;
wire hilo_39 ;
wire hilo_31 ;
wire hilo_25 ;
wire hilo_23 ;
wire hilo_17 ;
wire hilo_14 ;
wire hilo_0 ;
wire hilo_63 ;
wire hilo_59 ;
wire hilo_55 ;
wire hilo_51 ;
wire hilo_46 ;
wire hilo_42 ;
wire hilo_38 ;
wire hilo_30 ;
wire hilo_26 ;
wire hilo_22 ;
wire hilo_18 ;
wire hilo_13 ;
wire hilo_8 ;
wire hilo_9 ;
wire hilo_62 ;
wire hilo_60 ;
wire hilo_54 ;
wire hilo_52 ;
wire hilo_45 ;
wire hilo_37 ;
wire hilo_35 ;
wire hilo_29 ;
wire hilo_27 ;
wire hilo_21 ;
wire hilo_19 ;
wire hilo_12 ;
wire hilo_64 ;
wire a_o_7 ;
wire a_o_0 ;
wire a_o_4 ;
wire a_o_5 ;
wire a_o_9 ;
wire a_o_10 ;
wire a_o_17 ;
wire a_o_23 ;
wire a_o_27 ;
wire a_o_15 ;
wire a_o_20 ;
wire a_o_11 ;
wire a_o_16 ;
wire a_o_14 ;
wire a_o_6 ;
wire a_o_2 ;
wire a_o_19 ;
wire a_o_28 ;
wire a_o_24 ;
wire a_o_25 ;
wire a_o_8 ;
wire a_o_30 ;
wire a_o_26 ;
wire a_o_22 ;
wire a_o_18 ;
wire a_o_13 ;
wire a_o_1 ;
wire a_o_3 ;
wire a_o_29 ;
wire a_o_21 ;
wire a_o_12 ;
wire a_o_31 ;
wire alu_func_o_0 ;
wire alu_func_o_4 ;
wire alu_func_o_1 ;
wire alu_func_o_2 ;
wire alu_func_o_3 ;
wire b_o_iv_0_a5_0 ;
wire b_o_iv_0_a_0 ;
wire b_o_iv_0_a_1 ;
wire b_o_iv_0_a_2 ;
wire b_o_iv_0_a5_1_0 ;
wire b_o_iv_0_a5_1_1 ;
wire b_o_iv_0_0 ;
wire b_o_iv_0_1 ;
wire b_o_iv_0_2 ;
wire b_o_iv_27 ;
wire b_o_iv_28 ;
wire b_o_iv_0 ;
wire b_o_iv_1 ;
wire b_o_iv_2 ;
wire b_o_iv_3 ;
wire b_o_iv_4 ;
wire b_o_iv_5 ;
wire b_o_iv_6 ;
wire b_o_iv_7 ;
wire b_o_iv_8 ;
wire b_o_iv_9 ;
wire b_o_iv_10 ;
wire b_o_iv_11 ;
wire b_o_iv_12 ;
wire b_o_iv_13 ;
wire b_o_iv_14 ;
wire b_o_iv_15 ;
wire b_o_iv_16 ;
wire b_o_iv_17 ;
wire b_o_iv_18 ;
wire b_o_iv_19 ;
wire b_o_iv_20 ;
wire b_o_iv_21 ;
wire b_o_iv_22 ;
wire b_o_iv_23 ;
wire b_o_iv_24 ;
wire b_o_iv_25 ;
wire b_o_iv_26 ;
wire b_o_iv_a_0 ;
wire b_o_iv_a_1 ;
wire b_o_iv_a_2 ;
wire b_o_iv_a_3 ;
wire b_o_iv_a_4 ;
wire b_o_iv_a_5 ;
wire b_o_iv_a_6 ;
wire b_o_iv_a_7 ;
wire b_o_iv_a_8 ;
wire b_o_iv_a_9 ;
wire b_o_iv_a_10 ;
wire b_o_iv_a_11 ;
wire b_o_iv_a_12 ;
wire b_o_iv_a_13 ;
wire b_o_iv_a_14 ;
wire b_o_iv_a_15 ;
wire b_o_iv_a_16 ;
wire b_o_iv_a_17 ;
wire b_o_iv_a_18 ;
wire b_o_iv_a_19 ;
wire b_o_iv_a_20 ;
wire b_o_iv_a_21 ;
wire b_o_iv_a_22 ;
wire b_o_iv_a_23 ;
wire b_o_iv_a_24 ;
wire b_o_iv_a_25 ;
wire b_o_iv_a_26 ;
wire b_o_iv_a_27 ;
wire b_o_iv_a_28 ;
wire cop_addr_o_i_m_0 ;
wire cop_addr_o_i_m_1 ;
wire cop_addr_o_i_m_2 ;
wire cop_addr_o_i_m_3 ;
wire cop_addr_o_i_m_4 ;
wire cop_addr_o_i_m_5 ;
wire cop_addr_o_i_m_6 ;
wire cop_addr_o_i_m_7 ;
wire cop_addr_o_i_m_8 ;
wire cop_addr_o_i_m_9 ;
wire cop_addr_o_i_m_10 ;
wire cop_addr_o_i_m_11 ;
wire cop_addr_o_i_m_12 ;
wire cop_addr_o_i_m_13 ;
wire cop_addr_o_i_m_14 ;
wire cop_addr_o_i_m_15 ;
wire cop_addr_o_i_m_16 ;
wire cop_addr_o_i_m_17 ;
wire cop_addr_o_i_m_18 ;
wire cop_addr_o_i_m_19 ;
wire cop_addr_o_i_m_20 ;
wire cop_addr_o_i_m_21 ;
wire cop_addr_o_i_m_22 ;
wire cop_addr_o_i_m_23 ;
wire cop_addr_o_i_m_24 ;
wire cop_addr_o_i_m_25 ;
wire cop_addr_o_i_m_26 ;
wire cop_addr_o_i_m_27 ;
wire cop_addr_o_i_m_28 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_7 ;
wire wb_o_8 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_25 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_28 ;
wire wb_o_29 ;
wire wb_o_30 ;
wire wb_o_31 ;
wire count_5 ;
wire un11_res_0_a2_0_a2 ;
wire un1_hilo25_5_0 ;
wire G_291 ;
wire hilo25_0_a2 ;
wire I_220_a ;
wire finish ;
wire op2_sign_reged ;
wire start ;
wire mul ;
wire rr_rst ;
wire rdy ;
wire b_o_1_sqmuxa ;
wire CLK ;
wire [32:32] over_i_0;
wire [4:0] count;
wire [4:0] count_cout;
wire [31:0] op2_reged;
wire [32:32] op2_reged_3_0_a2;
wire [0:0] addnop290;
wire [47:1] hilo;
wire [27:0] hilo_37_iv_0;
wire [27:2] hilo_8_Z;
wire [55:0] hilo_37_iv_a;
wire [10:0] hilo_37_iv_1;
wire [18:18] hilo_37_iv_0_0_o2_0;
wire [61:0] hilo_37_iv_0_a;
wire [61:1] hilo_37_iv_0_0;
wire [45:45] hilo_37_iv_0_a3;
wire [45:45] hilo_37_iv_0_a2_2;
wire [35:35] hilo_37_iv_i_0_a2_i_5;
wire [55:32] hilo_37_iv_2;
wire [43:43] hilo_37_iv_i_0_a2_i_a;
wire [43:43] hilo_37_iv_i_0_a2_i_4;
wire [43:43] hilo_37_iv_i_0_a2_i_3;
wire [61:34] hilo_37_iv_0_4;
wire [61:34] hilo_37_iv_0_3;
wire [62:9] hilo_37_iv_0_0_a;
wire [62:50] hilo_37_iv_0_0_4;
wire [62:50] hilo_37_iv_0_0_3;
wire [62:18] hilo_37_iv_0_0_0;
wire [64:59] hilo_37_iv_i_0_a2_a;
wire [63:59] hilo_37_iv_i_0_o3_5;
wire [31:31] hilo_37_iv_i_i_2;
wire [31:31] hilo_37_iv_i_i_3;
wire [44:39] hilo_37_iv_0_a3_0_0;
wire [56:39] hilo_37_iv_0_2;
wire [44:39] hilo_37_iv_0_o2_0;
wire [56:56] hilo_37_iv_0_6;
wire [54:54] hilo_37_iv_0_a4_3_a2_1_a3_0;
wire [54:54] hilo_37_iv_0_a4_1_i_o2_0_o2;
wire [64:59] hilo_37_iv_i_0_a3_1;
wire [64:64] hilo_37_iv_i_0_a3_4_0_a3;
wire [64:59] hilo_37_iv_i_0_o3_2;
wire [56:56] hilo_37_iv_0_1;
wire [56:56] hilo_37_iv_0_6_a;
wire [56:56] hilo_37_iv_0_a2_0_0;
wire [56:56] hilo_37_iv_0_a2_3;
wire [35:35] hilo_37_iv_i_0_a2_i_1;
wire [56:39] hilo_37_iv_0_2_a;
wire [35:35] hilo_37_iv_i_0_a2_i_5_a;
wire [35:35] hilo_37_iv_i_0_a2_i_a2;
wire [35:35] hilo_37_iv_i_0_a2_i_a2_6;
wire [63:59] hilo_37_iv_i_0_o3_5_a;
wire [44:39] hilo_37_iv_0_o2_1;
wire [44:39] hilo_37_iv_0_o2_3;
wire [63:63] hilo_37_iv_i_0_a3_10_0_a2_0_a3;
wire [44:39] hilo_37_iv_0_o2_0_a;
wire [0:0] addnop290_a;
wire [0:0] addnop290_1;
wire [51:51] hilo_37_iv_0_a2_6_0_a2_0_a3;
wire [61:34] hilo_37_iv_0_3_a;
wire [54:54] hilo_37_iv_0_a4_3_a2_1_a3;
wire [62:50] hilo_37_iv_0_0_3_a;
wire [58:58] hilo_37_iv_0_a2_4_1;
wire [51:51] hilo_37_iv_0_o2_0_1_0_a2_1;
wire [43:43] hilo_37_iv_i_0_a2_i_0;
wire [43:43] hilo_37_iv_i_0_a2_i_3_a;
wire [45:45] hilo_37_iv_0_a2_2_a;
wire [55:32] hilo_33_i_m;
wire [55:32] hilo_37_iv_2_a;
wire [55:32] hilo_22_Z;
wire [42:37] hilo_22_i_m;
wire [42:37] hilo_33_3;
wire [64:59] hilo_37_iv_i_0_o3_2_a;
wire [63:63] hilo_37_iv_i_0_o3_0;
wire [63:63] hilo_15_1;
wire [63:32] hilo_15_2;
wire [63:63] hilo_37_iv_i_0_a3_6_0_0_a3;
wire [44:39] hilo_37_iv_0_o2_1_a;
wire [55:55] hilo_33_1;
wire [56:56] hilo_37_iv_0_a4_2_0_a2_0_a2;
wire [35:35] hilo_37_iv_i_0_a2_i_1_a;
wire [31:1] un136_hilo_combout;
wire [1:1] hilo_37_iv_0_a2_3_1;
wire [31:31] hilo_37_iv_i_i_3_a;
wire [31:31] hilo_37_iv_i_i_a2_5;
wire [12:12] hilo_37_iv_0_o3;
wire [59:59] hilo_37_iv_i_0_a3_1_a;
wire [43:38] hilo_19_Z;
wire [42:37] hilo_15_3;
wire [32:1] nop2_reged;
wire [55:32] hilo_33_i_m_a;
wire [55:32] hilo_22_a;
wire [55:49] hilo_15_2_i_m2;
wire [56:56] hilo_37_iv_0_a2_3_a;
wire [35:35] hilo_37_iv_i_0_a2_i_a2_6_a;
wire [42:37] hilo_15_3_a;
wire [42:37] hilo_33_3_a;
wire [32:1] un1_op2_reged_1_i_m3;
wire [29:0] un136_hilo_cout;
wire [30:0] nop2_reged_cout;
wire over_add31_cout ;
wire un1_rdy_0_sqmuxa_3_1_0 ;
wire hilo_1_sqmuxa_i ;
wire finish_0_sqmuxa_i_0_o2 ;
wire op2_reged17_0_a2_0_a3 ;
wire rdy_1_i_a2_a ;
wire mul_0_sqmuxa_i ;
wire sign ;
wire un17_mul_0 ;
wire op1_sign_reged ;
wire finish_0_sqmuxa_i_0 ;
wire sub_or_yn ;
wire sub_or_yn_0_sqmuxa_1_i ;
wire overflow ;
wire un3_overflow_m ;
wire addnop2 ;
wire un1_mul_3_i_4 ;
wire addop2_0_sqmuxa_1_i ;
wire addop2 ;
wire un1_mul_3_i_o3 ;
wire un1_mul_2_i_a2 ;
wire un1_mul_2_i_a ;
wire add1 ;
wire add1_14_i_3_0 ;
wire add1_14_i_a ;
wire hilo_2_sqmuxa_0_a2_0_a3 ;
wire hilo_24_add32 ;
wire eqop2_2_NE_127_s ;
wire eqop2_2_NE ;
wire hilo_24_add26 ;
wire hilo_24_add19 ;
wire hilo_24_add30 ;
wire hilo_24_add2 ;
wire hilo_24_add6 ;
wire hilo_24_add14 ;
wire hilo_24_add16 ;
wire hilo_24_add25 ;
wire hilo_24_add11 ;
wire hilo_24_add29 ;
wire hilo_24_add22 ;
wire hilo_24_add20 ;
wire hilo_24_add18 ;
wire hilo_24_add13 ;
wire hilo_24_add21 ;
wire hilo_24_add27 ;
wire hilo_0_sqmuxa_0_a2_0_a3 ;
wire hilo_24_add31 ;
wire hilo_24_add15 ;
wire hilo_24_add28 ;
wire un50_hilo_add8 ;
wire un59_hilo_add8 ;
wire un50_hilo_add13 ;
wire un59_hilo_add13 ;
wire hilo_24_add24 ;
wire hilo_1_sqmuxa_1_0_a2_0_a3 ;
wire hilo_24_add3 ;
wire un59_hilo_add28 ;
wire un59_hilo_add32 ;
wire un1_mul_3_i_4_a ;
wire un59_hilo_add12 ;
wire un59_hilo_add7 ;
wire eqnop2_2_NE_9 ;
wire eqnop2_2_NE_10 ;
wire eqnop2_2_NE_11 ;
wire eqnop2_2_NE_143_0 ;
wire eqnop2_2_NE_144_0 ;
wire eqnop2_2_NE_8 ;
wire un50_hilo_add14 ;
wire un50_hilo_add15 ;
wire un50_hilo_add25 ;
wire un50_hilo_add26 ;
wire un50_hilo_add16 ;
wire un50_hilo_add17 ;
wire un59_hilo_add18 ;
wire un50_hilo_add19 ;
wire un50_hilo_add20 ;
wire un59_hilo_add20 ;
wire un59_hilo_add30 ;
wire un59_hilo_add31 ;
wire un50_hilo_add6 ;
wire un50_hilo_add28 ;
wire un50_hilo_add29 ;
wire un59_hilo_add15 ;
wire un59_hilo_add11 ;
wire un50_hilo_add12 ;
wire un59_hilo_add29 ;
wire un50_hilo_add27 ;
wire un50_hilo_add21 ;
wire un59_hilo_add22 ;
wire un50_hilo_add2 ;
wire un3_overflow_m_0 ;
wire eqop2_2_NE_10 ;
wire eqop2_2_NE_9 ;
wire eqop2_2_NE_127 ;
wire eqop2_2_NE_a ;
wire eqop2_2_NE_126 ;
wire eqop2_2_NE_121_i_a2 ;
wire eqop2_2_NE_123_i_a2_i ;
wire eqop2_2_NE_11 ;
wire un1_rdy_0_sqmuxa_3_1_0_a2 ;
wire hilo_3_sqmuxa_0_a2_0_a3 ;
wire hilo_24_add1 ;
wire hilo_24_add0 ;
wire hilo_24_add4 ;
wire hilo_24_add5 ;
wire hilo_24_add9 ;
wire hilo_24_add8 ;
wire hilo_24_add10 ;
wire un59_hilo_add27 ;
wire hilo_24_add23 ;
wire hilo_24_add17 ;
wire un1_mul_3_i_o3_21 ;
wire un1_mul_3_i_o3_20 ;
wire un1_mul_3_i_o3_27 ;
wire un1_mul_3_i_o3_26 ;
wire un3_overflow_m_a ;
wire un50_hilo_add7 ;
wire sub_or_yn_0_sqmuxa_1_a ;
wire un1_rdy_0_sqmuxa_3_1_0_a3_0 ;
wire un1_rdy_0_sqmuxa_1_0_1 ;
wire un50_hilo_add32 ;
wire un59_hilo_add3 ;
wire un50_hilo_add3 ;
wire un59_hilo_add14 ;
wire un59_hilo_add25 ;
wire un59_hilo_add16 ;
wire un50_hilo_add24 ;
wire un59_hilo_add24 ;
wire un50_hilo_add18 ;
wire un59_hilo_add19 ;
wire un50_hilo_add30 ;
wire un59_hilo_add6 ;
wire un50_hilo_add11 ;
wire un59_hilo_add26 ;
wire un59_hilo_add21 ;
wire un50_hilo_add22 ;
wire un59_hilo_add2 ;
wire un50_hilo_add31 ;
wire un1_mul_3_i_o3_15 ;
wire un1_mul_3_i_o3_16 ;
wire un1_mul_3_i_o3_17 ;
wire un1_mul_3_i_o3_18 ;
wire un1_mul_3_i_o3_26_a ;
wire un1_mul_3_i_o3_14 ;
wire eqop2_2_NE_114_0 ;
wire eqop2_2_NE_115_0 ;
wire eqop2_2_NE_112 ;
wire eqop2_2_NE_113_0_0 ;
wire eqop2_2_NE_118 ;
wire eqop2_2_NE_119_0_0 ;
wire eqop2_2_NE_116_0 ;
wire eqop2_2_NE_117_0 ;
wire eqop2_2_NE_122_0 ;
wire eqop2_2_NE_125_0 ;
wire eqop2_2_NE_124_0_0 ;
wire eqop2_2_NE_11_a ;
wire eqnop2_2_NE_133 ;
wire eqnop2_2_NE_135 ;
wire eqnop2_2_NE_134 ;
wire eqnop2_2_NE_136_0_0 ;
wire op2_reged18_0_a3 ;
wire eqnop2_2_NE_137_0 ;
wire eqnop2_2_NE_139_0 ;
wire eqnop2_2_NE_141_0 ;
wire eqnop2_2_NE_11_a ;
wire eqnop2_2_NE_129_0 ;
wire eqnop2_2_NE_130_0_0 ;
wire eqnop2_2_NE_131_0 ;
wire eqnop2_2_NE_9_a ;
wire op2_reged18_0_a3_1 ;
wire eqnop2_2_NE_144_0_a ;
wire un59_hilo_add0 ;
wire un50_hilo_add0 ;
wire un59_hilo_add1 ;
wire un50_hilo_add1 ;
wire un59_hilo_add4 ;
wire un50_hilo_add4 ;
wire un59_hilo_add17 ;
wire un59_hilo_add23 ;
wire un50_hilo_add23 ;
wire un59_hilo_add5 ;
wire eqnop2_2_NE_8_a ;
wire eqnop2_2_NE_138_i_x2 ;
wire un50_hilo_add9 ;
wire un59_hilo_add9 ;
wire un50_hilo_add10 ;
wire un59_hilo_add10 ;
wire un50_hilo_add5 ;
wire hilo_24_add12 ;
wire hilo_24_add7 ;
wire hilo_24_carry_31 ;
wire hilo_24_carry_30 ;
wire hilo_24_carry_29 ;
wire hilo_24_carry_28 ;
wire hilo_24_carry_27 ;
wire hilo_24_carry_26 ;
wire hilo_24_carry_25 ;
wire hilo_24_carry_24 ;
wire hilo_24_carry_23 ;
wire hilo_24_carry_22 ;
wire hilo_24_carry_21 ;
wire hilo_24_carry_20 ;
wire hilo_24_carry_19 ;
wire hilo_24_carry_18 ;
wire hilo_24_carry_17 ;
wire hilo_24_carry_16 ;
wire hilo_24_carry_15 ;
wire hilo_24_carry_14 ;
wire hilo_24_carry_13 ;
wire hilo_24_carry_12 ;
wire hilo_24_carry_11 ;
wire hilo_24_carry_10 ;
wire hilo_24_carry_9 ;
wire hilo_24_carry_8 ;
wire hilo_24_carry_7 ;
wire hilo_24_carry_6 ;
wire hilo_24_carry_5 ;
wire hilo_24_carry_4 ;
wire hilo_24_carry_3 ;
wire hilo_24_carry_2 ;
wire hilo_24_carry_1 ;
wire hilo_24_carry_0 ;
wire over_carry_30 ;
wire over_carry_29 ;
wire over_carry_28 ;
wire over_carry_27 ;
wire over_carry_26 ;
wire over_carry_25 ;
wire over_carry_24 ;
wire over_carry_23 ;
wire over_carry_22 ;
wire over_carry_21 ;
wire over_carry_20 ;
wire over_carry_19 ;
wire over_carry_18 ;
wire over_carry_17 ;
wire over_carry_16 ;
wire over_carry_15 ;
wire over_carry_14 ;
wire over_carry_13 ;
wire over_carry_12 ;
wire over_carry_11 ;
wire over_carry_10 ;
wire over_carry_9 ;
wire over_carry_8 ;
wire over_carry_7 ;
wire over_carry_6 ;
wire over_carry_5 ;
wire over_carry_4 ;
wire over_carry_3 ;
wire over_carry_2 ;
wire over_carry_1 ;
wire over_carry_0 ;
wire un59_hilo_carry_31 ;
wire un59_hilo_carry_30 ;
wire un59_hilo_carry_29 ;
wire un59_hilo_carry_28 ;
wire un59_hilo_carry_27 ;
wire un59_hilo_carry_26 ;
wire un59_hilo_carry_25 ;
wire un59_hilo_carry_24 ;
wire un59_hilo_carry_23 ;
wire un59_hilo_carry_22 ;
wire un59_hilo_carry_21 ;
wire un59_hilo_carry_20 ;
wire un59_hilo_carry_19 ;
wire un59_hilo_carry_18 ;
wire un59_hilo_carry_17 ;
wire un59_hilo_carry_16 ;
wire un59_hilo_carry_15 ;
wire un59_hilo_carry_14 ;
wire un59_hilo_carry_13 ;
wire un59_hilo_carry_12 ;
wire un59_hilo_carry_11 ;
wire un59_hilo_carry_10 ;
wire un59_hilo_carry_9 ;
wire un59_hilo_carry_8 ;
wire un59_hilo_carry_7 ;
wire un59_hilo_carry_6 ;
wire un59_hilo_carry_5 ;
wire un59_hilo_carry_4 ;
wire un59_hilo_carry_3 ;
wire un59_hilo_carry_2 ;
wire un59_hilo_carry_1 ;
wire un59_hilo_carry_0 ;
wire un50_hilo_carry_31 ;
wire un50_hilo_carry_30 ;
wire un50_hilo_carry_29 ;
wire un50_hilo_carry_28 ;
wire un50_hilo_carry_27 ;
wire un50_hilo_carry_26 ;
wire un50_hilo_carry_25 ;
wire un50_hilo_carry_24 ;
wire un50_hilo_carry_23 ;
wire un50_hilo_carry_22 ;
wire un50_hilo_carry_21 ;
wire un50_hilo_carry_20 ;
wire un50_hilo_carry_19 ;
wire un50_hilo_carry_18 ;
wire un50_hilo_carry_17 ;
wire un50_hilo_carry_16 ;
wire un50_hilo_carry_15 ;
wire un50_hilo_carry_14 ;
wire un50_hilo_carry_13 ;
wire un50_hilo_carry_12 ;
wire un50_hilo_carry_11 ;
wire un50_hilo_carry_10 ;
wire un50_hilo_carry_9 ;
wire un50_hilo_carry_8 ;
wire un50_hilo_carry_7 ;
wire un50_hilo_carry_6 ;
wire un50_hilo_carry_5 ;
wire un50_hilo_carry_4 ;
wire un50_hilo_carry_3 ;
wire un50_hilo_carry_2 ;
wire un50_hilo_carry_1 ;
wire un50_hilo_carry_0 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire N_14 ;
wire N_15 ;
wire N_16 ;
wire N_17 ;
wire N_18 ;
wire N_19 ;
wire N_20 ;
wire N_21 ;
wire N_22 ;
wire N_23 ;
wire N_24 ;
wire N_25 ;
wire N_26 ;
wire N_27 ;
wire N_28 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_32 ;
wire N_33 ;
wire N_34 ;
wire GND ;
wire VCC ;
wire rr_rst_i ;
wire hilo_1_sqmuxa_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cyclone_lcell over_add31_term (
	.combout(over_i_0[32]),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_add31_cout),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add31_term.cin_used="true";
defparam over_add31_term.operation_mode="normal";
defparam over_add31_term.output_mode="comb_only";
defparam over_add31_term.lut_mask="f0f0";
defparam over_add31_term.synch_mode="off";
defparam over_add31_term.sum_lutc_input="cin";
// @5:609
  cyclone_lcell count_0__Z (
	.regout(count[0]),
	.cout(count_cout[0]),
	.clk(CLK),
	.dataa(count[0]),
	.datab(un1_rdy_0_sqmuxa_3_1_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(hilo_1_sqmuxa_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_0__Z.operation_mode="arithmetic";
defparam count_0__Z.output_mode="reg_only";
defparam count_0__Z.lut_mask="6688";
defparam count_0__Z.synch_mode="on";
defparam count_0__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell count_1__Z (
	.regout(count[1]),
	.cout(count_cout[1]),
	.clk(CLK),
	.dataa(count[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(hilo_1_sqmuxa_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(count_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_1__Z.cin_used="true";
defparam count_1__Z.operation_mode="arithmetic";
defparam count_1__Z.output_mode="reg_only";
defparam count_1__Z.lut_mask="5aa0";
defparam count_1__Z.synch_mode="on";
defparam count_1__Z.sum_lutc_input="cin";
// @5:609
  cyclone_lcell count_2__Z (
	.regout(count[2]),
	.cout(count_cout[2]),
	.clk(CLK),
	.dataa(count[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(hilo_1_sqmuxa_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(count_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_2__Z.cin_used="true";
defparam count_2__Z.operation_mode="arithmetic";
defparam count_2__Z.output_mode="reg_only";
defparam count_2__Z.lut_mask="5aa0";
defparam count_2__Z.synch_mode="on";
defparam count_2__Z.sum_lutc_input="cin";
// @5:609
  cyclone_lcell count_3__Z (
	.regout(count[3]),
	.cout(count_cout[3]),
	.clk(CLK),
	.dataa(count[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(hilo_1_sqmuxa_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(count_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_3__Z.cin_used="true";
defparam count_3__Z.operation_mode="arithmetic";
defparam count_3__Z.output_mode="reg_only";
defparam count_3__Z.lut_mask="5aa0";
defparam count_3__Z.synch_mode="on";
defparam count_3__Z.sum_lutc_input="cin";
// @5:609
  cyclone_lcell count_4__Z (
	.regout(count[4]),
	.cout(count_cout[4]),
	.clk(CLK),
	.dataa(count[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(hilo_1_sqmuxa_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(count_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_4__Z.cin_used="true";
defparam count_4__Z.operation_mode="arithmetic";
defparam count_4__Z.output_mode="reg_only";
defparam count_4__Z.lut_mask="5aa0";
defparam count_4__Z.synch_mode="on";
defparam count_4__Z.sum_lutc_input="cin";
// @5:609
  cyclone_lcell count_5__Z (
	.regout(count_5),
	.clk(CLK),
	.dataa(count_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(hilo_1_sqmuxa_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(count_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam count_5__Z.cin_used="true";
defparam count_5__Z.operation_mode="normal";
defparam count_5__Z.output_mode="reg_only";
defparam count_5__Z.lut_mask="5a5a";
defparam count_5__Z.synch_mode="on";
defparam count_5__Z.sum_lutc_input="cin";
// @5:609
  cyclone_lcell op2_reged_31__Z (
	.regout(op2_reged[31]),
	.clk(CLK),
	.dataa(wb_o_31),
	.datab(cop_addr_o_i_m_28),
	.datac(b_o_iv_a_28),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_31__Z.operation_mode="normal";
defparam op2_reged_31__Z.output_mode="reg_only";
defparam op2_reged_31__Z.lut_mask="0203";
defparam op2_reged_31__Z.synch_mode="off";
defparam op2_reged_31__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_30__Z (
	.regout(op2_reged[30]),
	.clk(CLK),
	.dataa(wb_o_30),
	.datab(cop_addr_o_i_m_27),
	.datac(b_o_iv_a_27),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_30__Z.operation_mode="normal";
defparam op2_reged_30__Z.output_mode="reg_only";
defparam op2_reged_30__Z.lut_mask="0203";
defparam op2_reged_30__Z.synch_mode="off";
defparam op2_reged_30__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_29__Z (
	.combout(b_o_iv_26),
	.regout(op2_reged[29]),
	.clk(CLK),
	.dataa(wb_o_29),
	.datab(cop_addr_o_i_m_26),
	.datac(b_o_iv_a_26),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_29__Z.operation_mode="normal";
defparam op2_reged_29__Z.output_mode="reg_and_comb";
defparam op2_reged_29__Z.lut_mask="0203";
defparam op2_reged_29__Z.synch_mode="off";
defparam op2_reged_29__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_28__Z (
	.combout(b_o_iv_25),
	.regout(op2_reged[28]),
	.clk(CLK),
	.dataa(wb_o_28),
	.datab(cop_addr_o_i_m_25),
	.datac(b_o_iv_a_25),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_28__Z.operation_mode="normal";
defparam op2_reged_28__Z.output_mode="reg_and_comb";
defparam op2_reged_28__Z.lut_mask="0203";
defparam op2_reged_28__Z.synch_mode="off";
defparam op2_reged_28__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_27__Z (
	.combout(b_o_iv_24),
	.regout(op2_reged[27]),
	.clk(CLK),
	.dataa(wb_o_27),
	.datab(cop_addr_o_i_m_24),
	.datac(b_o_iv_a_24),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_27__Z.operation_mode="normal";
defparam op2_reged_27__Z.output_mode="reg_and_comb";
defparam op2_reged_27__Z.lut_mask="0203";
defparam op2_reged_27__Z.synch_mode="off";
defparam op2_reged_27__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_26__Z (
	.combout(b_o_iv_23),
	.regout(op2_reged[26]),
	.clk(CLK),
	.dataa(wb_o_26),
	.datab(cop_addr_o_i_m_23),
	.datac(b_o_iv_a_23),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_26__Z.operation_mode="normal";
defparam op2_reged_26__Z.output_mode="reg_and_comb";
defparam op2_reged_26__Z.lut_mask="0203";
defparam op2_reged_26__Z.synch_mode="off";
defparam op2_reged_26__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_25__Z (
	.combout(b_o_iv_22),
	.regout(op2_reged[25]),
	.clk(CLK),
	.dataa(wb_o_25),
	.datab(cop_addr_o_i_m_22),
	.datac(b_o_iv_a_22),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_25__Z.operation_mode="normal";
defparam op2_reged_25__Z.output_mode="reg_and_comb";
defparam op2_reged_25__Z.lut_mask="0203";
defparam op2_reged_25__Z.synch_mode="off";
defparam op2_reged_25__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_24__Z (
	.combout(b_o_iv_21),
	.regout(op2_reged[24]),
	.clk(CLK),
	.dataa(wb_o_24),
	.datab(cop_addr_o_i_m_21),
	.datac(b_o_iv_a_21),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_24__Z.operation_mode="normal";
defparam op2_reged_24__Z.output_mode="reg_and_comb";
defparam op2_reged_24__Z.lut_mask="0203";
defparam op2_reged_24__Z.synch_mode="off";
defparam op2_reged_24__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_23__Z (
	.combout(b_o_iv_20),
	.regout(op2_reged[23]),
	.clk(CLK),
	.dataa(wb_o_23),
	.datab(cop_addr_o_i_m_20),
	.datac(b_o_iv_a_20),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_23__Z.operation_mode="normal";
defparam op2_reged_23__Z.output_mode="reg_and_comb";
defparam op2_reged_23__Z.lut_mask="0203";
defparam op2_reged_23__Z.synch_mode="off";
defparam op2_reged_23__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_22__Z (
	.combout(b_o_iv_19),
	.regout(op2_reged[22]),
	.clk(CLK),
	.dataa(wb_o_22),
	.datab(cop_addr_o_i_m_19),
	.datac(b_o_iv_a_19),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_22__Z.operation_mode="normal";
defparam op2_reged_22__Z.output_mode="reg_and_comb";
defparam op2_reged_22__Z.lut_mask="0203";
defparam op2_reged_22__Z.synch_mode="off";
defparam op2_reged_22__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_21__Z (
	.combout(b_o_iv_18),
	.regout(op2_reged[21]),
	.clk(CLK),
	.dataa(wb_o_21),
	.datab(cop_addr_o_i_m_18),
	.datac(b_o_iv_a_18),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_21__Z.operation_mode="normal";
defparam op2_reged_21__Z.output_mode="reg_and_comb";
defparam op2_reged_21__Z.lut_mask="0203";
defparam op2_reged_21__Z.synch_mode="off";
defparam op2_reged_21__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_20__Z (
	.combout(b_o_iv_17),
	.regout(op2_reged[20]),
	.clk(CLK),
	.dataa(wb_o_20),
	.datab(cop_addr_o_i_m_17),
	.datac(b_o_iv_a_17),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_20__Z.operation_mode="normal";
defparam op2_reged_20__Z.output_mode="reg_and_comb";
defparam op2_reged_20__Z.lut_mask="0203";
defparam op2_reged_20__Z.synch_mode="off";
defparam op2_reged_20__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_19__Z (
	.combout(b_o_iv_16),
	.regout(op2_reged[19]),
	.clk(CLK),
	.dataa(wb_o_19),
	.datab(cop_addr_o_i_m_16),
	.datac(b_o_iv_a_16),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_19__Z.operation_mode="normal";
defparam op2_reged_19__Z.output_mode="reg_and_comb";
defparam op2_reged_19__Z.lut_mask="0203";
defparam op2_reged_19__Z.synch_mode="off";
defparam op2_reged_19__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_18__Z (
	.combout(b_o_iv_15),
	.regout(op2_reged[18]),
	.clk(CLK),
	.dataa(wb_o_18),
	.datab(cop_addr_o_i_m_15),
	.datac(b_o_iv_a_15),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_18__Z.operation_mode="normal";
defparam op2_reged_18__Z.output_mode="reg_and_comb";
defparam op2_reged_18__Z.lut_mask="0203";
defparam op2_reged_18__Z.synch_mode="off";
defparam op2_reged_18__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_17__Z (
	.combout(b_o_iv_14),
	.regout(op2_reged[17]),
	.clk(CLK),
	.dataa(wb_o_17),
	.datab(cop_addr_o_i_m_14),
	.datac(b_o_iv_a_14),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_17__Z.operation_mode="normal";
defparam op2_reged_17__Z.output_mode="reg_and_comb";
defparam op2_reged_17__Z.lut_mask="0203";
defparam op2_reged_17__Z.synch_mode="off";
defparam op2_reged_17__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_16__Z (
	.combout(b_o_iv_13),
	.regout(op2_reged[16]),
	.clk(CLK),
	.dataa(wb_o_16),
	.datab(cop_addr_o_i_m_13),
	.datac(b_o_iv_a_13),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_16__Z.operation_mode="normal";
defparam op2_reged_16__Z.output_mode="reg_and_comb";
defparam op2_reged_16__Z.lut_mask="0203";
defparam op2_reged_16__Z.synch_mode="off";
defparam op2_reged_16__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_15__Z (
	.combout(b_o_iv_12),
	.regout(op2_reged[15]),
	.clk(CLK),
	.dataa(wb_o_15),
	.datab(cop_addr_o_i_m_12),
	.datac(b_o_iv_a_12),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_15__Z.operation_mode="normal";
defparam op2_reged_15__Z.output_mode="reg_and_comb";
defparam op2_reged_15__Z.lut_mask="0203";
defparam op2_reged_15__Z.synch_mode="off";
defparam op2_reged_15__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_14__Z (
	.combout(b_o_iv_11),
	.regout(op2_reged[14]),
	.clk(CLK),
	.dataa(wb_o_14),
	.datab(cop_addr_o_i_m_11),
	.datac(b_o_iv_a_11),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_14__Z.operation_mode="normal";
defparam op2_reged_14__Z.output_mode="reg_and_comb";
defparam op2_reged_14__Z.lut_mask="0203";
defparam op2_reged_14__Z.synch_mode="off";
defparam op2_reged_14__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_13__Z (
	.combout(b_o_iv_10),
	.regout(op2_reged[13]),
	.clk(CLK),
	.dataa(wb_o_13),
	.datab(cop_addr_o_i_m_10),
	.datac(b_o_iv_a_10),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_13__Z.operation_mode="normal";
defparam op2_reged_13__Z.output_mode="reg_and_comb";
defparam op2_reged_13__Z.lut_mask="0203";
defparam op2_reged_13__Z.synch_mode="off";
defparam op2_reged_13__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_12__Z (
	.combout(b_o_iv_9),
	.regout(op2_reged[12]),
	.clk(CLK),
	.dataa(wb_o_12),
	.datab(cop_addr_o_i_m_9),
	.datac(b_o_iv_a_9),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_12__Z.operation_mode="normal";
defparam op2_reged_12__Z.output_mode="reg_and_comb";
defparam op2_reged_12__Z.lut_mask="0203";
defparam op2_reged_12__Z.synch_mode="off";
defparam op2_reged_12__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_11__Z (
	.combout(b_o_iv_8),
	.regout(op2_reged[11]),
	.clk(CLK),
	.dataa(wb_o_11),
	.datab(cop_addr_o_i_m_8),
	.datac(b_o_iv_a_8),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_11__Z.operation_mode="normal";
defparam op2_reged_11__Z.output_mode="reg_and_comb";
defparam op2_reged_11__Z.lut_mask="0203";
defparam op2_reged_11__Z.synch_mode="off";
defparam op2_reged_11__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_10__Z (
	.combout(b_o_iv_7),
	.regout(op2_reged[10]),
	.clk(CLK),
	.dataa(wb_o_10),
	.datab(cop_addr_o_i_m_7),
	.datac(b_o_iv_a_7),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_10__Z.operation_mode="normal";
defparam op2_reged_10__Z.output_mode="reg_and_comb";
defparam op2_reged_10__Z.lut_mask="0203";
defparam op2_reged_10__Z.synch_mode="off";
defparam op2_reged_10__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_9__Z (
	.combout(b_o_iv_6),
	.regout(op2_reged[9]),
	.clk(CLK),
	.dataa(wb_o_9),
	.datab(cop_addr_o_i_m_6),
	.datac(b_o_iv_a_6),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_9__Z.operation_mode="normal";
defparam op2_reged_9__Z.output_mode="reg_and_comb";
defparam op2_reged_9__Z.lut_mask="0203";
defparam op2_reged_9__Z.synch_mode="off";
defparam op2_reged_9__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_8__Z (
	.combout(b_o_iv_5),
	.regout(op2_reged[8]),
	.clk(CLK),
	.dataa(wb_o_8),
	.datab(cop_addr_o_i_m_5),
	.datac(b_o_iv_a_5),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_8__Z.operation_mode="normal";
defparam op2_reged_8__Z.output_mode="reg_and_comb";
defparam op2_reged_8__Z.lut_mask="0203";
defparam op2_reged_8__Z.synch_mode="off";
defparam op2_reged_8__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_7__Z (
	.combout(b_o_iv_4),
	.regout(op2_reged[7]),
	.clk(CLK),
	.dataa(wb_o_7),
	.datab(cop_addr_o_i_m_4),
	.datac(b_o_iv_a_4),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_7__Z.operation_mode="normal";
defparam op2_reged_7__Z.output_mode="reg_and_comb";
defparam op2_reged_7__Z.lut_mask="0203";
defparam op2_reged_7__Z.synch_mode="off";
defparam op2_reged_7__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_6__Z (
	.combout(b_o_iv_3),
	.regout(op2_reged[6]),
	.clk(CLK),
	.dataa(wb_o_6),
	.datab(cop_addr_o_i_m_3),
	.datac(b_o_iv_a_3),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_6__Z.operation_mode="normal";
defparam op2_reged_6__Z.output_mode="reg_and_comb";
defparam op2_reged_6__Z.lut_mask="0203";
defparam op2_reged_6__Z.synch_mode="off";
defparam op2_reged_6__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_5__Z (
	.combout(b_o_iv_2),
	.regout(op2_reged[5]),
	.clk(CLK),
	.dataa(wb_o_5),
	.datab(cop_addr_o_i_m_2),
	.datac(b_o_iv_a_2),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_5__Z.operation_mode="normal";
defparam op2_reged_5__Z.output_mode="reg_and_comb";
defparam op2_reged_5__Z.lut_mask="0203";
defparam op2_reged_5__Z.synch_mode="off";
defparam op2_reged_5__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_4__Z (
	.combout(b_o_iv_1),
	.regout(op2_reged[4]),
	.clk(CLK),
	.dataa(wb_o_4),
	.datab(cop_addr_o_i_m_1),
	.datac(b_o_iv_a_1),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_4__Z.operation_mode="normal";
defparam op2_reged_4__Z.output_mode="reg_and_comb";
defparam op2_reged_4__Z.lut_mask="0203";
defparam op2_reged_4__Z.synch_mode="off";
defparam op2_reged_4__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_3__Z (
	.combout(b_o_iv_0),
	.regout(op2_reged[3]),
	.clk(CLK),
	.dataa(wb_o_3),
	.datab(cop_addr_o_i_m_0),
	.datac(b_o_iv_a_0),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_3__Z.operation_mode="normal";
defparam op2_reged_3__Z.output_mode="reg_and_comb";
defparam op2_reged_3__Z.lut_mask="0203";
defparam op2_reged_3__Z.synch_mode="off";
defparam op2_reged_3__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_2__Z (
	.combout(b_o_iv_0_2),
	.regout(op2_reged[2]),
	.clk(CLK),
	.dataa(b_o_iv_0_a5_1_1),
	.datab(wb_o_2),
	.datac(b_o_iv_0_a_2),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_2__Z.operation_mode="normal";
defparam op2_reged_2__Z.output_mode="reg_and_comb";
defparam op2_reged_2__Z.lut_mask="0405";
defparam op2_reged_2__Z.synch_mode="off";
defparam op2_reged_2__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_1__Z (
	.combout(b_o_iv_0_1),
	.regout(op2_reged[1]),
	.clk(CLK),
	.dataa(b_o_iv_0_a5_1_0),
	.datab(wb_o_1),
	.datac(b_o_iv_0_a_1),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_1__Z.operation_mode="normal";
defparam op2_reged_1__Z.output_mode="reg_and_comb";
defparam op2_reged_1__Z.lut_mask="0405";
defparam op2_reged_1__Z.synch_mode="off";
defparam op2_reged_1__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged_0__Z (
	.combout(b_o_iv_0_0),
	.regout(op2_reged[0]),
	.clk(CLK),
	.dataa(wb_o_0),
	.datab(b_o_iv_0_a_0),
	.datac(b_o_iv_0_a5_0),
	.datad(b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged_0__Z.operation_mode="normal";
defparam op2_reged_0__Z.output_mode="reg_and_comb";
defparam op2_reged_0__Z.lut_mask="0203";
defparam op2_reged_0__Z.synch_mode="off";
defparam op2_reged_0__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell rdy_Z (
	.regout(rdy),
	.clk(CLK),
	.dataa(rdy),
	.datab(rr_rst),
	.datac(op2_reged17_0_a2_0_a3),
	.datad(rdy_1_i_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rdy_Z.operation_mode="normal";
defparam rdy_Z.output_mode="reg_only";
defparam rdy_Z.lut_mask="bb3f";
defparam rdy_Z.synch_mode="off";
defparam rdy_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell mul_Z (
	.regout(mul),
	.clk(CLK),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(mul_0_sqmuxa_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mul_Z.operation_mode="normal";
defparam mul_Z.output_mode="reg_only";
defparam mul_Z.lut_mask="0002";
defparam mul_Z.synch_mode="off";
defparam mul_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell sign_Z (
	.regout(sign),
	.clk(CLK),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_0),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(mul_0_sqmuxa_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sign_Z.operation_mode="normal";
defparam sign_Z.output_mode="reg_only";
defparam sign_Z.lut_mask="0020";
defparam sign_Z.synch_mode="off";
defparam sign_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell start_Z (
	.combout(un17_mul_0),
	.regout(start),
	.clk(CLK),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(mul_0_sqmuxa_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam start_Z.operation_mode="normal";
defparam start_Z.output_mode="reg_and_comb";
defparam start_Z.lut_mask="0202";
defparam start_Z.synch_mode="off";
defparam start_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op1_sign_reged_Z (
	.regout(op1_sign_reged),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_0),
	.datad(a_o_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op1_sign_reged_Z.operation_mode="normal";
defparam op1_sign_reged_Z.output_mode="reg_only";
defparam op1_sign_reged_Z.lut_mask="f000";
defparam op1_sign_reged_Z.synch_mode="off";
defparam op1_sign_reged_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_sign_reged_Z (
	.combout(op2_reged_3_0_a2[32]),
	.regout(op2_sign_reged),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(b_o_iv_28),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0_o2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_sign_reged_Z.operation_mode="normal";
defparam op2_sign_reged_Z.output_mode="reg_and_comb";
defparam op2_sign_reged_Z.lut_mask="8888";
defparam op2_sign_reged_Z.synch_mode="off";
defparam op2_sign_reged_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell finish_Z (
	.regout(finish),
	.clk(CLK),
	.dataa(rdy),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(finish_0_sqmuxa_i_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam finish_Z.operation_mode="normal";
defparam finish_Z.output_mode="reg_only";
defparam finish_Z.lut_mask="5555";
defparam finish_Z.synch_mode="on";
defparam finish_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell sub_or_yn_Z (
	.regout(sub_or_yn),
	.clk(CLK),
	.dataa(rdy),
	.datab(rr_rst),
	.datac(I_220_a),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(sub_or_yn_0_sqmuxa_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sub_or_yn_Z.operation_mode="normal";
defparam sub_or_yn_Z.output_mode="reg_only";
defparam sub_or_yn_Z.lut_mask="0404";
defparam sub_or_yn_Z.synch_mode="off";
defparam sub_or_yn_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell overflow_Z (
	.regout(overflow),
	.clk(CLK),
	.dataa(overflow),
	.datab(un17_mul_0),
	.datac(op2_reged17_0_a2_0_a3),
	.datad(un3_overflow_m),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(rr_rst),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam overflow_Z.operation_mode="normal";
defparam overflow_Z.output_mode="reg_only";
defparam overflow_Z.lut_mask="ff2a";
defparam overflow_Z.synch_mode="off";
defparam overflow_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell addnop2_Z (
	.regout(addnop2),
	.clk(CLK),
	.dataa(op1_sign_reged),
	.datab(hilo_64),
	.datac(un1_mul_3_i_4),
	.datad(addnop290[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(addop2_0_sqmuxa_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam addnop2_Z.operation_mode="normal";
defparam addnop2_Z.output_mode="reg_only";
defparam addnop2_Z.lut_mask="000e";
defparam addnop2_Z.synch_mode="off";
defparam addnop2_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell addop2_Z (
	.regout(addop2),
	.clk(CLK),
	.dataa(mul),
	.datab(un1_mul_3_i_o3),
	.datac(un1_mul_2_i_a2),
	.datad(un1_mul_2_i_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(addop2_0_sqmuxa_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam addop2_Z.operation_mode="normal";
defparam addop2_Z.output_mode="reg_only";
defparam addop2_Z.lut_mask="0004";
defparam addop2_Z.synch_mode="off";
defparam addop2_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell add1_Z (
	.regout(add1),
	.clk(CLK),
	.dataa(op2_sign_reged),
	.datab(add1_14_i_3_0),
	.datac(add1_14_i_a),
	.datad(addnop290[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(addop2_0_sqmuxa_1_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam add1_Z.operation_mode="normal";
defparam add1_Z.output_mode="reg_only";
defparam add1_Z.lut_mask="2021";
defparam add1_Z.synch_mode="off";
defparam add1_Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_2__Z (
	.regout(hilo[2]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[2]),
	.datac(hilo_8_Z[2]),
	.datad(hilo_37_iv_a[2]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_2__Z.operation_mode="normal";
defparam hilo_2__Z.output_mode="reg_only";
defparam hilo_2__Z.lut_mask="ecff";
defparam hilo_2__Z.synch_mode="on";
defparam hilo_2__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_4__Z (
	.regout(hilo[4]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[4]),
	.datac(hilo_8_Z[4]),
	.datad(hilo_37_iv_a[4]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_4__Z.operation_mode="normal";
defparam hilo_4__Z.output_mode="reg_only";
defparam hilo_4__Z.lut_mask="ecff";
defparam hilo_4__Z.synch_mode="on";
defparam hilo_4__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_10__Z (
	.regout(hilo[10]),
	.clk(CLK),
	.dataa(rdy),
	.datab(hilo25_0_a2),
	.datac(hilo_37_iv_a[10]),
	.datad(hilo_37_iv_1[10]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_10__Z.operation_mode="normal";
defparam hilo_10__Z.output_mode="reg_only";
defparam hilo_10__Z.lut_mask="ff0e";
defparam hilo_10__Z.synch_mode="on";
defparam hilo_10__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_12__Z (
	.regout(hilo_12),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_12),
	.datac(hilo_37_iv_0_a[12]),
	.datad(hilo_37_iv_0_0[12]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_12__Z.operation_mode="normal";
defparam hilo_12__Z.output_mode="reg_only";
defparam hilo_12__Z.lut_mask="ff4f";
defparam hilo_12__Z.synch_mode="on";
defparam hilo_12__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_19__Z (
	.regout(hilo_19),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[19]),
	.datac(hilo_8_Z[19]),
	.datad(hilo_37_iv_a[19]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_19__Z.operation_mode="normal";
defparam hilo_19__Z.output_mode="reg_only";
defparam hilo_19__Z.lut_mask="ecff";
defparam hilo_19__Z.synch_mode="on";
defparam hilo_19__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_21__Z (
	.regout(hilo_21),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_21),
	.datac(hilo_37_iv_0_a[21]),
	.datad(hilo_37_iv_0_0[21]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_21__Z.operation_mode="normal";
defparam hilo_21__Z.output_mode="reg_only";
defparam hilo_21__Z.lut_mask="ff4f";
defparam hilo_21__Z.synch_mode="on";
defparam hilo_21__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_27__Z (
	.regout(hilo_27),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[27]),
	.datac(hilo_8_Z[27]),
	.datad(hilo_37_iv_a[27]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_27__Z.operation_mode="normal";
defparam hilo_27__Z.output_mode="reg_only";
defparam hilo_27__Z.lut_mask="ecff";
defparam hilo_27__Z.synch_mode="on";
defparam hilo_27__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_29__Z (
	.regout(hilo_29),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_29),
	.datac(hilo_37_iv_0_a[29]),
	.datad(hilo_37_iv_0_0[29]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_29__Z.operation_mode="normal";
defparam hilo_29__Z.output_mode="reg_only";
defparam hilo_29__Z.lut_mask="ff4f";
defparam hilo_29__Z.synch_mode="on";
defparam hilo_29__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_35__Z (
	.regout(hilo_35),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a3[45]),
	.datab(a_o_3),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_i_0_a2_i_5[35]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_35__Z.operation_mode="normal";
defparam hilo_35__Z.output_mode="reg_only";
defparam hilo_35__Z.lut_mask="000d";
defparam hilo_35__Z.synch_mode="on";
defparam hilo_35__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_37__Z (
	.regout(hilo_37),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_a[37]),
	.datac(hilo_37_iv_2[37]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37__Z.operation_mode="normal";
defparam hilo_37__Z.output_mode="reg_only";
defparam hilo_37__Z.lut_mask="0007";
defparam hilo_37__Z.synch_mode="on";
defparam hilo_37__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_43__Z (
	.regout(hilo[43]),
	.clk(CLK),
	.dataa(hilo_37_iv_i_0_a2_i_a[43]),
	.datab(hilo_37_iv_i_0_a2_i_4[43]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_i_0_a2_i_3[43]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_43__Z.operation_mode="normal";
defparam hilo_43__Z.output_mode="reg_only";
defparam hilo_43__Z.lut_mask="0001";
defparam hilo_43__Z.synch_mode="on";
defparam hilo_43__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_45__Z (
	.regout(hilo_45),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[45]),
	.datab(hilo_37_iv_0_4[45]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_45__Z.operation_mode="normal";
defparam hilo_45__Z.output_mode="reg_only";
defparam hilo_45__Z.lut_mask="0001";
defparam hilo_45__Z.synch_mode="on";
defparam hilo_45__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_52__Z (
	.regout(hilo_52),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[52]),
	.datab(hilo_37_iv_0_4[52]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[52]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_52__Z.operation_mode="normal";
defparam hilo_52__Z.output_mode="reg_only";
defparam hilo_52__Z.lut_mask="0001";
defparam hilo_52__Z.synch_mode="on";
defparam hilo_52__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_54__Z (
	.regout(hilo_54),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_a[54]),
	.datab(hilo_37_iv_0_0_4[54]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_0_3[54]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_54__Z.operation_mode="normal";
defparam hilo_54__Z.output_mode="reg_only";
defparam hilo_54__Z.lut_mask="0001";
defparam hilo_54__Z.synch_mode="on";
defparam hilo_54__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_60__Z (
	.regout(hilo_60),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[60]),
	.datab(hilo_37_iv_0_4[60]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[60]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_60__Z.operation_mode="normal";
defparam hilo_60__Z.output_mode="reg_only";
defparam hilo_60__Z.lut_mask="0001";
defparam hilo_60__Z.synch_mode="on";
defparam hilo_60__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_62__Z (
	.regout(hilo_62),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_a[62]),
	.datab(hilo_37_iv_0_0_4[62]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_0_3[62]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_62__Z.operation_mode="normal";
defparam hilo_62__Z.output_mode="reg_only";
defparam hilo_62__Z.lut_mask="0001";
defparam hilo_62__Z.synch_mode="on";
defparam hilo_62__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_1__Z (
	.regout(hilo[1]),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(hilo_37_iv_0_a[1]),
	.datac(a_o_1),
	.datad(hilo_37_iv_0_0[1]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_1__Z.operation_mode="normal";
defparam hilo_1__Z.output_mode="reg_only";
defparam hilo_1__Z.lut_mask="ff73";
defparam hilo_1__Z.synch_mode="on";
defparam hilo_1__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_5__Z (
	.regout(hilo[5]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[5]),
	.datac(hilo_8_Z[5]),
	.datad(hilo_37_iv_a[5]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_5__Z.operation_mode="normal";
defparam hilo_5__Z.output_mode="reg_only";
defparam hilo_5__Z.lut_mask="ecff";
defparam hilo_5__Z.synch_mode="on";
defparam hilo_5__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_9__Z (
	.regout(hilo_9),
	.clk(CLK),
	.dataa(hilo_8),
	.datab(hilo_2_sqmuxa_0_a2_0_a3),
	.datac(hilo_37_iv_0_0[9]),
	.datad(hilo_37_iv_0_a[9]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_9__Z.operation_mode="normal";
defparam hilo_9__Z.output_mode="reg_only";
defparam hilo_9__Z.lut_mask="f8ff";
defparam hilo_9__Z.synch_mode="on";
defparam hilo_9__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_13__Z (
	.regout(hilo_13),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_13),
	.datac(hilo_37_iv_0_a[13]),
	.datad(hilo_37_iv_0_0[13]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_13__Z.operation_mode="normal";
defparam hilo_13__Z.output_mode="reg_only";
defparam hilo_13__Z.lut_mask="ff4f";
defparam hilo_13__Z.synch_mode="on";
defparam hilo_13__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_18__Z (
	.regout(hilo_18),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_18),
	.datac(hilo_37_iv_0_0_a[18]),
	.datad(hilo_37_iv_0_0_0[18]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_18__Z.operation_mode="normal";
defparam hilo_18__Z.output_mode="reg_only";
defparam hilo_18__Z.lut_mask="ff4f";
defparam hilo_18__Z.synch_mode="on";
defparam hilo_18__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_22__Z (
	.regout(hilo_22),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_22),
	.datac(hilo_37_iv_0_a[22]),
	.datad(hilo_37_iv_0_0[22]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22__Z.operation_mode="normal";
defparam hilo_22__Z.output_mode="reg_only";
defparam hilo_22__Z.lut_mask="ff4f";
defparam hilo_22__Z.synch_mode="on";
defparam hilo_22__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_26__Z (
	.regout(hilo_26),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_26),
	.datac(hilo_37_iv_0_0_a[26]),
	.datad(hilo_37_iv_0_0_0[26]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_26__Z.operation_mode="normal";
defparam hilo_26__Z.output_mode="reg_only";
defparam hilo_26__Z.lut_mask="ff4f";
defparam hilo_26__Z.synch_mode="on";
defparam hilo_26__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_30__Z (
	.regout(hilo_30),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_30),
	.datac(hilo_37_iv_0_0_a[30]),
	.datad(hilo_37_iv_0_0_0[30]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_30__Z.operation_mode="normal";
defparam hilo_30__Z.output_mode="reg_only";
defparam hilo_30__Z.lut_mask="ff4f";
defparam hilo_30__Z.synch_mode="on";
defparam hilo_30__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_34__Z (
	.regout(hilo[34]),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[34]),
	.datab(hilo_37_iv_0_4[34]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[34]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_34__Z.operation_mode="normal";
defparam hilo_34__Z.output_mode="reg_only";
defparam hilo_34__Z.lut_mask="0001";
defparam hilo_34__Z.synch_mode="on";
defparam hilo_34__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_38__Z (
	.regout(hilo_38),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[38]),
	.datab(hilo_37_iv_0_4[38]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[38]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_38__Z.operation_mode="normal";
defparam hilo_38__Z.output_mode="reg_only";
defparam hilo_38__Z.lut_mask="0001";
defparam hilo_38__Z.synch_mode="on";
defparam hilo_38__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_42__Z (
	.regout(hilo_42),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_a[42]),
	.datac(hilo_37_iv_2[42]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_42__Z.operation_mode="normal";
defparam hilo_42__Z.output_mode="reg_only";
defparam hilo_42__Z.lut_mask="0007";
defparam hilo_42__Z.synch_mode="on";
defparam hilo_42__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_46__Z (
	.regout(hilo_46),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[46]),
	.datab(hilo_37_iv_0_4[46]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[46]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_46__Z.operation_mode="normal";
defparam hilo_46__Z.output_mode="reg_only";
defparam hilo_46__Z.lut_mask="0001";
defparam hilo_46__Z.synch_mode="on";
defparam hilo_46__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_51__Z (
	.regout(hilo_51),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[51]),
	.datab(hilo_37_iv_0_4[51]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[51]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_51__Z.operation_mode="normal";
defparam hilo_51__Z.output_mode="reg_only";
defparam hilo_51__Z.lut_mask="0001";
defparam hilo_51__Z.synch_mode="on";
defparam hilo_51__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_55__Z (
	.regout(hilo_55),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_a[55]),
	.datac(hilo_37_iv_2[55]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_55__Z.operation_mode="normal";
defparam hilo_55__Z.output_mode="reg_only";
defparam hilo_55__Z.lut_mask="0007";
defparam hilo_55__Z.synch_mode="on";
defparam hilo_55__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_59__Z (
	.regout(hilo_59),
	.clk(CLK),
	.dataa(VCC),
	.datab(hilo_37_iv_i_0_a2_a[59]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_i_0_o3_5[59]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_59__Z.operation_mode="normal";
defparam hilo_59__Z.output_mode="reg_only";
defparam hilo_59__Z.lut_mask="0003";
defparam hilo_59__Z.synch_mode="on";
defparam hilo_59__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_63__Z (
	.regout(hilo_63),
	.clk(CLK),
	.dataa(VCC),
	.datab(hilo_37_iv_i_0_a2_a[63]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_i_0_o3_5[63]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_63__Z.operation_mode="normal";
defparam hilo_63__Z.output_mode="reg_only";
defparam hilo_63__Z.lut_mask="0003";
defparam hilo_63__Z.synch_mode="on";
defparam hilo_63__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_0__Z (
	.regout(hilo_0),
	.clk(CLK),
	.dataa(rdy),
	.datab(hilo25_0_a2),
	.datac(hilo_37_iv_1[0]),
	.datad(hilo_37_iv_a[0]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_0__Z.operation_mode="normal";
defparam hilo_0__Z.output_mode="reg_only";
defparam hilo_0__Z.lut_mask="f0fe";
defparam hilo_0__Z.synch_mode="on";
defparam hilo_0__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_6__Z (
	.regout(hilo[6]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[6]),
	.datac(hilo_8_Z[6]),
	.datad(hilo_37_iv_a[6]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_6__Z.operation_mode="normal";
defparam hilo_6__Z.output_mode="reg_only";
defparam hilo_6__Z.lut_mask="ecff";
defparam hilo_6__Z.synch_mode="on";
defparam hilo_6__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_8__Z (
	.regout(hilo_8),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_8),
	.datac(hilo_37_iv_0_a[8]),
	.datad(hilo_37_iv_0_0[8]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8__Z.operation_mode="normal";
defparam hilo_8__Z.output_mode="reg_only";
defparam hilo_8__Z.lut_mask="ff4f";
defparam hilo_8__Z.synch_mode="on";
defparam hilo_8__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_14__Z (
	.regout(hilo_14),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[14]),
	.datac(hilo_8_Z[14]),
	.datad(hilo_37_iv_a[14]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_14__Z.operation_mode="normal";
defparam hilo_14__Z.output_mode="reg_only";
defparam hilo_14__Z.lut_mask="ecff";
defparam hilo_14__Z.synch_mode="on";
defparam hilo_14__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_17__Z (
	.regout(hilo_17),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[17]),
	.datac(hilo_8_Z[17]),
	.datad(hilo_37_iv_a[17]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_17__Z.operation_mode="normal";
defparam hilo_17__Z.output_mode="reg_only";
defparam hilo_17__Z.lut_mask="ecff";
defparam hilo_17__Z.synch_mode="on";
defparam hilo_17__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_23__Z (
	.regout(hilo_23),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[23]),
	.datac(hilo_8_Z[23]),
	.datad(hilo_37_iv_a[23]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_23__Z.operation_mode="normal";
defparam hilo_23__Z.output_mode="reg_only";
defparam hilo_23__Z.lut_mask="ecff";
defparam hilo_23__Z.synch_mode="on";
defparam hilo_23__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_25__Z (
	.regout(hilo_25),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_25),
	.datac(hilo_37_iv_0_a[25]),
	.datad(hilo_37_iv_0_0[25]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_25__Z.operation_mode="normal";
defparam hilo_25__Z.output_mode="reg_only";
defparam hilo_25__Z.lut_mask="ff4f";
defparam hilo_25__Z.synch_mode="on";
defparam hilo_25__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_31__Z (
	.regout(hilo_31),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_31),
	.datac(hilo_37_iv_i_i_2[31]),
	.datad(hilo_37_iv_i_i_3[31]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_31__Z.operation_mode="normal";
defparam hilo_31__Z.output_mode="reg_only";
defparam hilo_31__Z.lut_mask="fff4";
defparam hilo_31__Z.synch_mode="on";
defparam hilo_31__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_33__Z (
	.regout(hilo[33]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_2[33]),
	.datac(hilo_37_iv_a[33]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33__Z.operation_mode="normal";
defparam hilo_33__Z.output_mode="reg_only";
defparam hilo_33__Z.lut_mask="0013";
defparam hilo_33__Z.synch_mode="on";
defparam hilo_33__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_39__Z (
	.regout(hilo_39),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a3_0_0[39]),
	.datab(hilo_37_iv_0_a[39]),
	.datac(hilo_37_iv_0_2[39]),
	.datad(hilo_37_iv_0_o2_0[39]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_39__Z.operation_mode="normal";
defparam hilo_39__Z.output_mode="reg_only";
defparam hilo_39__Z.lut_mask="010f";
defparam hilo_39__Z.synch_mode="on";
defparam hilo_39__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_41__Z (
	.regout(hilo_41),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_a[41]),
	.datac(hilo_37_iv_2[41]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_41__Z.operation_mode="normal";
defparam hilo_41__Z.output_mode="reg_only";
defparam hilo_41__Z.lut_mask="0007";
defparam hilo_41__Z.synch_mode="on";
defparam hilo_41__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_47__Z (
	.regout(hilo[47]),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[47]),
	.datab(hilo_37_iv_0_4[47]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[47]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_47__Z.operation_mode="normal";
defparam hilo_47__Z.output_mode="reg_only";
defparam hilo_47__Z.lut_mask="0001";
defparam hilo_47__Z.synch_mode="on";
defparam hilo_47__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_50__Z (
	.regout(hilo_50),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_a[50]),
	.datab(hilo_37_iv_0_0_4[50]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_0_3[50]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_50__Z.operation_mode="normal";
defparam hilo_50__Z.output_mode="reg_only";
defparam hilo_50__Z.lut_mask="0001";
defparam hilo_50__Z.synch_mode="on";
defparam hilo_50__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_56__Z (
	.regout(hilo_56),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a3[45]),
	.datab(a_o_24),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_6[56]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_56__Z.operation_mode="normal";
defparam hilo_56__Z.output_mode="reg_only";
defparam hilo_56__Z.lut_mask="000d";
defparam hilo_56__Z.synch_mode="on";
defparam hilo_56__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_58__Z (
	.regout(hilo_58),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[58]),
	.datab(hilo_37_iv_0_4[58]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[58]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_58__Z.operation_mode="normal";
defparam hilo_58__Z.output_mode="reg_only";
defparam hilo_58__Z.lut_mask="0001";
defparam hilo_58__Z.synch_mode="on";
defparam hilo_58__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_64__Z (
	.regout(hilo_64),
	.clk(CLK),
	.dataa(hilo_24_add32),
	.datab(hilo_2_sqmuxa_0_a2_0_a3),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_i_0_a2_a[64]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_64__Z.operation_mode="normal";
defparam hilo_64__Z.output_mode="reg_only";
defparam hilo_64__Z.lut_mask="0b00";
defparam hilo_64__Z.synch_mode="on";
defparam hilo_64__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_3__Z (
	.regout(hilo[3]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[3]),
	.datac(hilo_8_Z[3]),
	.datad(hilo_37_iv_a[3]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_3__Z.operation_mode="normal";
defparam hilo_3__Z.output_mode="reg_only";
defparam hilo_3__Z.lut_mask="ecff";
defparam hilo_3__Z.synch_mode="on";
defparam hilo_3__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_7__Z (
	.regout(hilo_7),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[7]),
	.datac(hilo_8_Z[7]),
	.datad(hilo_37_iv_a[7]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_7__Z.operation_mode="normal";
defparam hilo_7__Z.output_mode="reg_only";
defparam hilo_7__Z.lut_mask="ecff";
defparam hilo_7__Z.synch_mode="on";
defparam hilo_7__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_11__Z (
	.regout(hilo[11]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[11]),
	.datac(hilo_8_Z[11]),
	.datad(hilo_37_iv_a[11]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_11__Z.operation_mode="normal";
defparam hilo_11__Z.output_mode="reg_only";
defparam hilo_11__Z.lut_mask="ecff";
defparam hilo_11__Z.synch_mode="on";
defparam hilo_11__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_15__Z (
	.regout(hilo[15]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[15]),
	.datac(hilo_8_Z[15]),
	.datad(hilo_37_iv_a[15]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15__Z.operation_mode="normal";
defparam hilo_15__Z.output_mode="reg_only";
defparam hilo_15__Z.lut_mask="ecff";
defparam hilo_15__Z.synch_mode="on";
defparam hilo_15__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_16__Z (
	.regout(hilo_16),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[16]),
	.datac(hilo_8_Z[16]),
	.datad(hilo_37_iv_a[16]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_16__Z.operation_mode="normal";
defparam hilo_16__Z.output_mode="reg_only";
defparam hilo_16__Z.lut_mask="ecff";
defparam hilo_16__Z.synch_mode="on";
defparam hilo_16__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_20__Z (
	.regout(hilo_20),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_0[20]),
	.datac(hilo_8_Z[20]),
	.datad(hilo_37_iv_a[20]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_20__Z.operation_mode="normal";
defparam hilo_20__Z.output_mode="reg_only";
defparam hilo_20__Z.lut_mask="ecff";
defparam hilo_20__Z.synch_mode="on";
defparam hilo_20__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_24__Z (
	.regout(hilo_24),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_24),
	.datac(hilo_37_iv_0_a[24]),
	.datad(hilo_37_iv_0_0[24]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24__Z.operation_mode="normal";
defparam hilo_24__Z.output_mode="reg_only";
defparam hilo_24__Z.lut_mask="ff4f";
defparam hilo_24__Z.synch_mode="on";
defparam hilo_24__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_28__Z (
	.regout(hilo_28),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_o2_0[18]),
	.datab(a_o_28),
	.datac(hilo_37_iv_0_0_a[28]),
	.datad(hilo_37_iv_0_0_0[28]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_28__Z.operation_mode="normal";
defparam hilo_28__Z.output_mode="reg_only";
defparam hilo_28__Z.lut_mask="ff4f";
defparam hilo_28__Z.synch_mode="on";
defparam hilo_28__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_32__Z (
	.regout(hilo[32]),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_2[32]),
	.datac(hilo_37_iv_a[32]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_32__Z.operation_mode="normal";
defparam hilo_32__Z.output_mode="reg_only";
defparam hilo_32__Z.lut_mask="0013";
defparam hilo_32__Z.synch_mode="on";
defparam hilo_32__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_36__Z (
	.regout(hilo_36),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_2[36]),
	.datac(hilo_37_iv_a[36]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_36__Z.operation_mode="normal";
defparam hilo_36__Z.output_mode="reg_only";
defparam hilo_36__Z.lut_mask="0013";
defparam hilo_36__Z.synch_mode="on";
defparam hilo_36__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_40__Z (
	.regout(hilo_40),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_a[40]),
	.datac(hilo_37_iv_2[40]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_40__Z.operation_mode="normal";
defparam hilo_40__Z.output_mode="reg_only";
defparam hilo_40__Z.lut_mask="0007";
defparam hilo_40__Z.synch_mode="on";
defparam hilo_40__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_44__Z (
	.regout(hilo_44),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a3_0_0[44]),
	.datab(hilo_37_iv_0_a[44]),
	.datac(hilo_37_iv_0_2[44]),
	.datad(hilo_37_iv_0_o2_0[44]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_44__Z.operation_mode="normal";
defparam hilo_44__Z.output_mode="reg_only";
defparam hilo_44__Z.lut_mask="010f";
defparam hilo_44__Z.synch_mode="on";
defparam hilo_44__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_48__Z (
	.regout(hilo_48),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[48]),
	.datab(hilo_37_iv_0_4[48]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[48]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_48__Z.operation_mode="normal";
defparam hilo_48__Z.output_mode="reg_only";
defparam hilo_48__Z.lut_mask="0001";
defparam hilo_48__Z.synch_mode="on";
defparam hilo_48__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_49__Z (
	.regout(hilo_49),
	.clk(CLK),
	.dataa(hilo25_0_a2),
	.datab(hilo_37_iv_a[49]),
	.datac(hilo_37_iv_2[49]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_49__Z.operation_mode="normal";
defparam hilo_49__Z.output_mode="reg_only";
defparam hilo_49__Z.lut_mask="0007";
defparam hilo_49__Z.synch_mode="on";
defparam hilo_49__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_53__Z (
	.regout(hilo_53),
	.clk(CLK),
	.dataa(hilo_37_iv_0_0_a[53]),
	.datab(hilo_37_iv_0_0_4[53]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_0_3[53]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_53__Z.operation_mode="normal";
defparam hilo_53__Z.output_mode="reg_only";
defparam hilo_53__Z.lut_mask="0001";
defparam hilo_53__Z.synch_mode="on";
defparam hilo_53__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_57__Z (
	.regout(hilo_57),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[57]),
	.datab(hilo_37_iv_0_4[57]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[57]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_57__Z.operation_mode="normal";
defparam hilo_57__Z.output_mode="reg_only";
defparam hilo_57__Z.lut_mask="0001";
defparam hilo_57__Z.synch_mode="on";
defparam hilo_57__Z.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_61__Z (
	.regout(hilo_61),
	.clk(CLK),
	.dataa(hilo_37_iv_0_a[61]),
	.datab(hilo_37_iv_0_4[61]),
	.datac(hilo_37_iv_0_a2_2[45]),
	.datad(hilo_37_iv_0_3[61]),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_291),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_61__Z.operation_mode="normal";
defparam hilo_61__Z.output_mode="reg_only";
defparam hilo_61__Z.lut_mask="0001";
defparam hilo_61__Z.synch_mode="on";
defparam hilo_61__Z.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_127_s_cZ (
	.combout(eqop2_2_NE_127_s),
	.dataa(op2_reged[0]),
	.datab(hilo[32]),
	.datac(op2_sign_reged),
	.datad(hilo_64),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_127_s_cZ.operation_mode="normal";
defparam eqop2_2_NE_127_s_cZ.output_mode="comb_only";
defparam eqop2_2_NE_127_s_cZ.lut_mask="6ff6";
defparam eqop2_2_NE_127_s_cZ.synch_mode="off";
defparam eqop2_2_NE_127_s_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell add1_14_i_a_cZ (
	.combout(add1_14_i_a),
	.dataa(op1_sign_reged),
	.datab(op2_sign_reged),
	.datac(un1_mul_3_i_o3),
	.datad(eqop2_2_NE),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam add1_14_i_a_cZ.operation_mode="normal";
defparam add1_14_i_a_cZ.output_mode="comb_only";
defparam add1_14_i_a_cZ.lut_mask="5fdf";
defparam add1_14_i_a_cZ.synch_mode="off";
defparam add1_14_i_a_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_2_i_a_cZ (
	.combout(un1_mul_2_i_a),
	.dataa(op1_sign_reged),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(addnop290[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_2_i_a_cZ.operation_mode="normal";
defparam un1_mul_2_i_a_cZ.output_mode="comb_only";
defparam un1_mul_2_i_a_cZ.lut_mask="4567";
defparam un1_mul_2_i_a_cZ.synch_mode="off";
defparam un1_mul_2_i_a_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_58_ (
	.combout(hilo_37_iv_0_a[58]),
	.dataa(hilo_24_add26),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_58_.operation_mode="normal";
defparam hilo_37_iv_0_a_58_.output_mode="comb_only";
defparam hilo_37_iv_0_a_58_.lut_mask="50dc";
defparam hilo_37_iv_0_a_58_.synch_mode="off";
defparam hilo_37_iv_0_a_58_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_51_ (
	.combout(hilo_37_iv_0_a[51]),
	.dataa(hilo_24_add19),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_51_.operation_mode="normal";
defparam hilo_37_iv_0_a_51_.output_mode="comb_only";
defparam hilo_37_iv_0_a_51_.lut_mask="50dc";
defparam hilo_37_iv_0_a_51_.synch_mode="off";
defparam hilo_37_iv_0_a_51_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_62_ (
	.combout(hilo_37_iv_0_0_a[62]),
	.dataa(hilo_24_add30),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_62_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_62_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_62_.lut_mask="50dc";
defparam hilo_37_iv_0_0_a_62_.synch_mode="off";
defparam hilo_37_iv_0_0_a_62_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_34_ (
	.combout(hilo_37_iv_0_a[34]),
	.dataa(hilo_24_add2),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_34_.operation_mode="normal";
defparam hilo_37_iv_0_a_34_.output_mode="comb_only";
defparam hilo_37_iv_0_a_34_.lut_mask="50dc";
defparam hilo_37_iv_0_a_34_.synch_mode="off";
defparam hilo_37_iv_0_a_34_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_38_ (
	.combout(hilo_37_iv_0_a[38]),
	.dataa(hilo_24_add6),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_38_.operation_mode="normal";
defparam hilo_37_iv_0_a_38_.output_mode="comb_only";
defparam hilo_37_iv_0_a_38_.lut_mask="50dc";
defparam hilo_37_iv_0_a_38_.synch_mode="off";
defparam hilo_37_iv_0_a_38_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_46_ (
	.combout(hilo_37_iv_0_a[46]),
	.dataa(hilo_24_add14),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_46_.operation_mode="normal";
defparam hilo_37_iv_0_a_46_.output_mode="comb_only";
defparam hilo_37_iv_0_a_46_.lut_mask="50dc";
defparam hilo_37_iv_0_a_46_.synch_mode="off";
defparam hilo_37_iv_0_a_46_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_48_ (
	.combout(hilo_37_iv_0_a[48]),
	.dataa(hilo_24_add16),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_48_.operation_mode="normal";
defparam hilo_37_iv_0_a_48_.output_mode="comb_only";
defparam hilo_37_iv_0_a_48_.lut_mask="50dc";
defparam hilo_37_iv_0_a_48_.synch_mode="off";
defparam hilo_37_iv_0_a_48_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_57_ (
	.combout(hilo_37_iv_0_a[57]),
	.dataa(hilo_24_add25),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_57_.operation_mode="normal";
defparam hilo_37_iv_0_a_57_.output_mode="comb_only";
defparam hilo_37_iv_0_a_57_.lut_mask="50dc";
defparam hilo_37_iv_0_a_57_.synch_mode="off";
defparam hilo_37_iv_0_a_57_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_a_43_ (
	.combout(hilo_37_iv_i_0_a2_i_a[43]),
	.dataa(hilo_24_add11),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_a_43_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_a_43_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_a_43_.lut_mask="50dc";
defparam hilo_37_iv_i_0_a2_i_a_43_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_a_43_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_61_ (
	.combout(hilo_37_iv_0_a[61]),
	.dataa(hilo_24_add29),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_61_.operation_mode="normal";
defparam hilo_37_iv_0_a_61_.output_mode="comb_only";
defparam hilo_37_iv_0_a_61_.lut_mask="50dc";
defparam hilo_37_iv_0_a_61_.synch_mode="off";
defparam hilo_37_iv_0_a_61_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_54_ (
	.combout(hilo_37_iv_0_0_a[54]),
	.dataa(hilo_24_add22),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_54_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_54_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_54_.lut_mask="50dc";
defparam hilo_37_iv_0_0_a_54_.synch_mode="off";
defparam hilo_37_iv_0_0_a_54_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_52_ (
	.combout(hilo_37_iv_0_a[52]),
	.dataa(hilo_24_add20),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_52_.operation_mode="normal";
defparam hilo_37_iv_0_a_52_.output_mode="comb_only";
defparam hilo_37_iv_0_a_52_.lut_mask="50dc";
defparam hilo_37_iv_0_a_52_.synch_mode="off";
defparam hilo_37_iv_0_a_52_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_50_ (
	.combout(hilo_37_iv_0_0_a[50]),
	.dataa(hilo_24_add18),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_50_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_50_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_50_.lut_mask="50dc";
defparam hilo_37_iv_0_0_a_50_.synch_mode="off";
defparam hilo_37_iv_0_0_a_50_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_45_ (
	.combout(hilo_37_iv_0_a[45]),
	.dataa(hilo_24_add13),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_45_.operation_mode="normal";
defparam hilo_37_iv_0_a_45_.output_mode="comb_only";
defparam hilo_37_iv_0_a_45_.lut_mask="50dc";
defparam hilo_37_iv_0_a_45_.synch_mode="off";
defparam hilo_37_iv_0_a_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_53_ (
	.combout(hilo_37_iv_0_0_a[53]),
	.dataa(hilo_24_add21),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_53_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_53_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_53_.lut_mask="50dc";
defparam hilo_37_iv_0_0_a_53_.synch_mode="off";
defparam hilo_37_iv_0_0_a_53_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_a_59_ (
	.combout(hilo_37_iv_i_0_a2_a[59]),
	.dataa(hilo_27),
	.datab(hilo_24_add27),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_a_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_a_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_a_59_.lut_mask="7350";
defparam hilo_37_iv_i_0_a2_a_59_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_a_59_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_a_63_ (
	.combout(hilo_37_iv_i_0_a2_a[63]),
	.dataa(hilo_31),
	.datab(hilo_24_add31),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_a_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_a_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_a_63_.lut_mask="7350";
defparam hilo_37_iv_i_0_a2_a_63_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_a_63_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_47_ (
	.combout(hilo_37_iv_0_a[47]),
	.dataa(hilo_24_add15),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_47_.operation_mode="normal";
defparam hilo_37_iv_0_a_47_.output_mode="comb_only";
defparam hilo_37_iv_0_a_47_.lut_mask="50dc";
defparam hilo_37_iv_0_a_47_.synch_mode="off";
defparam hilo_37_iv_0_a_47_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_60_ (
	.combout(hilo_37_iv_0_a[60]),
	.dataa(hilo_24_add28),
	.datab(hilo_37_iv_0_a3[45]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_60_.operation_mode="normal";
defparam hilo_37_iv_0_a_60_.output_mode="comb_only";
defparam hilo_37_iv_0_a_60_.lut_mask="50dc";
defparam hilo_37_iv_0_a_60_.synch_mode="off";
defparam hilo_37_iv_0_a_60_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_39_ (
	.combout(hilo_37_iv_0_a[39]),
	.dataa(hilo_37_iv_0_a4_3_a2_1_a3_0[54]),
	.datab(hilo_37_iv_0_a4_1_i_o2_0_o2[54]),
	.datac(un50_hilo_add8),
	.datad(un59_hilo_add8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_39_.operation_mode="normal";
defparam hilo_37_iv_0_a_39_.output_mode="comb_only";
defparam hilo_37_iv_0_a_39_.lut_mask="0ace";
defparam hilo_37_iv_0_a_39_.synch_mode="off";
defparam hilo_37_iv_0_a_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_44_ (
	.combout(hilo_37_iv_0_a[44]),
	.dataa(hilo_37_iv_0_a4_3_a2_1_a3_0[54]),
	.datab(hilo_37_iv_0_a4_1_i_o2_0_o2[54]),
	.datac(un50_hilo_add13),
	.datad(un59_hilo_add13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_44_.operation_mode="normal";
defparam hilo_37_iv_0_a_44_.output_mode="comb_only";
defparam hilo_37_iv_0_a_44_.lut_mask="0ace";
defparam hilo_37_iv_0_a_44_.synch_mode="off";
defparam hilo_37_iv_0_a_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_a_64_ (
	.combout(hilo_37_iv_i_0_a2_a[64]),
	.dataa(hilo_37_iv_0_a3[45]),
	.datab(hilo_37_iv_i_0_a3_1[64]),
	.datac(hilo_37_iv_i_0_a3_4_0_a3[64]),
	.datad(hilo_37_iv_i_0_o3_2[64]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_a_64_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_a_64_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_a_64_.lut_mask="0001";
defparam hilo_37_iv_i_0_a2_a_64_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_a_64_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_6_56_ (
	.combout(hilo_37_iv_0_6[56]),
	.dataa(hilo_24_add24),
	.datab(hilo_2_sqmuxa_0_a2_0_a3),
	.datac(hilo_37_iv_0_1[56]),
	.datad(hilo_37_iv_0_6_a[56]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_6_56_.operation_mode="normal";
defparam hilo_37_iv_0_6_56_.output_mode="comb_only";
defparam hilo_37_iv_0_6_56_.lut_mask="f4ff";
defparam hilo_37_iv_0_6_56_.synch_mode="off";
defparam hilo_37_iv_0_6_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_6_a_56_ (
	.combout(hilo_37_iv_0_6_a[56]),
	.dataa(hilo_37_iv_0_a2_0_0[56]),
	.datab(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datac(hilo_37_iv_0_a2_3[56]),
	.datad(hilo_37_iv_0_2[56]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_6_a_56_.operation_mode="normal";
defparam hilo_37_iv_0_6_a_56_.output_mode="comb_only";
defparam hilo_37_iv_0_6_a_56_.lut_mask="0007";
defparam hilo_37_iv_0_6_a_56_.synch_mode="off";
defparam hilo_37_iv_0_6_a_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_5_35_ (
	.combout(hilo_37_iv_i_0_a2_i_5[35]),
	.dataa(hilo_35),
	.datab(hilo_37_iv_i_0_a2_i_1[35]),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_i_0_a2_i_5_a[35]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_5_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_5_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_5_35_.lut_mask="dcff";
defparam hilo_37_iv_i_0_a2_i_5_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_5_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_5_a_35_ (
	.combout(hilo_37_iv_i_0_a2_i_5_a[35]),
	.dataa(hilo_24_add3),
	.datab(hilo_2_sqmuxa_0_a2_0_a3),
	.datac(hilo_37_iv_i_0_a2_i_a2[35]),
	.datad(hilo_37_iv_i_0_a2_i_a2_6[35]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_5_a_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_5_a_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_5_a_35_.lut_mask="000b";
defparam hilo_37_iv_i_0_a2_i_5_a_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_5_a_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_5_59_ (
	.combout(hilo_37_iv_i_0_o3_5[59]),
	.dataa(hilo_37_iv_0_a3[45]),
	.datab(a_o_27),
	.datac(hilo_37_iv_i_0_o3_5_a[59]),
	.datad(hilo_37_iv_i_0_o3_2[59]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_5_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_5_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_5_59_.lut_mask="fff2";
defparam hilo_37_iv_i_0_o3_5_59_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_5_59_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_5_a_59_ (
	.combout(hilo_37_iv_i_0_o3_5_a[59]),
	.dataa(hilo_60),
	.datab(hilo_0),
	.datac(un59_hilo_add28),
	.datad(hilo_37_iv_i_0_a3_4_0_a3[64]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_5_a_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_5_a_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_5_a_59_.lut_mask="1d00";
defparam hilo_37_iv_i_0_o3_5_a_59_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_5_a_59_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_5_63_ (
	.combout(hilo_37_iv_i_0_o3_5[63]),
	.dataa(hilo_37_iv_0_a3[45]),
	.datab(a_o_31),
	.datac(hilo_37_iv_i_0_o3_5_a[63]),
	.datad(hilo_37_iv_i_0_o3_2[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_5_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_5_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_5_63_.lut_mask="fff2";
defparam hilo_37_iv_i_0_o3_5_63_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_5_63_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_5_a_63_ (
	.combout(hilo_37_iv_i_0_o3_5_a[63]),
	.dataa(hilo_0),
	.datab(hilo_64),
	.datac(un59_hilo_add32),
	.datad(hilo_37_iv_i_0_a3_4_0_a3[64]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_5_a_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_5_a_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_5_a_63_.lut_mask="1b00";
defparam hilo_37_iv_i_0_o3_5_a_63_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_5_a_63_.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_4_cZ (
	.combout(un1_mul_3_i_4),
	.dataa(op1_sign_reged),
	.datab(op2_sign_reged),
	.datac(eqop2_2_NE),
	.datad(un1_mul_3_i_4_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_4_cZ.operation_mode="normal";
defparam un1_mul_3_i_4_cZ.output_mode="comb_only";
defparam un1_mul_3_i_4_cZ.lut_mask="80ff";
defparam un1_mul_3_i_4_cZ.synch_mode="off";
defparam un1_mul_3_i_4_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_4_a_cZ (
	.combout(un1_mul_3_i_4_a),
	.dataa(mul),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(un1_mul_3_i_o3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_4_a_cZ.operation_mode="normal";
defparam un1_mul_3_i_4_a_cZ.output_mode="comb_only";
defparam un1_mul_3_i_4_a_cZ.lut_mask="4500";
defparam un1_mul_3_i_4_a_cZ.synch_mode="off";
defparam un1_mul_3_i_4_a_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_2_i_a2_cZ (
	.combout(un1_mul_2_i_a2),
	.dataa(op2_sign_reged),
	.datab(hilo_64),
	.datac(eqop2_2_NE),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_2_i_a2_cZ.operation_mode="normal";
defparam un1_mul_2_i_a2_cZ.output_mode="comb_only";
defparam un1_mul_2_i_a2_cZ.lut_mask="8a8a";
defparam un1_mul_2_i_a2_cZ.synch_mode="off";
defparam un1_mul_2_i_a2_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_44_ (
	.combout(hilo_37_iv_0_2[44]),
	.dataa(hilo_37_iv_0_o2_1[44]),
	.datab(hilo_37_iv_0_o2_3[44]),
	.datac(hilo_37_iv_0_2_a[44]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_44_.operation_mode="normal";
defparam hilo_37_iv_0_2_44_.output_mode="comb_only";
defparam hilo_37_iv_0_2_44_.lut_mask="fffe";
defparam hilo_37_iv_0_2_44_.synch_mode="off";
defparam hilo_37_iv_0_2_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_a_44_ (
	.combout(hilo_37_iv_0_2_a[44]),
	.dataa(hilo_12),
	.datab(un59_hilo_add12),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_a_44_.operation_mode="normal";
defparam hilo_37_iv_0_2_a_44_.output_mode="comb_only";
defparam hilo_37_iv_0_2_a_44_.lut_mask="7350";
defparam hilo_37_iv_0_2_a_44_.synch_mode="off";
defparam hilo_37_iv_0_2_a_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_39_ (
	.combout(hilo_37_iv_0_2[39]),
	.dataa(hilo_37_iv_0_o2_1[39]),
	.datab(hilo_37_iv_0_o2_3[39]),
	.datac(hilo_37_iv_0_2_a[39]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_39_.operation_mode="normal";
defparam hilo_37_iv_0_2_39_.output_mode="comb_only";
defparam hilo_37_iv_0_2_39_.lut_mask="fffe";
defparam hilo_37_iv_0_2_39_.synch_mode="off";
defparam hilo_37_iv_0_2_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_a_39_ (
	.combout(hilo_37_iv_0_2_a[39]),
	.dataa(hilo_7),
	.datab(un59_hilo_add7),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_a_39_.operation_mode="normal";
defparam hilo_37_iv_0_2_a_39_.output_mode="comb_only";
defparam hilo_37_iv_0_2_a_39_.lut_mask="7350";
defparam hilo_37_iv_0_2_a_39_.synch_mode="off";
defparam hilo_37_iv_0_2_a_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_55_ (
	.combout(hilo_37_iv_a[55]),
	.dataa(VCC),
	.datab(hilo_55),
	.datac(alu_func_o_0),
	.datad(a_o_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_55_.operation_mode="normal";
defparam hilo_37_iv_a_55_.output_mode="comb_only";
defparam hilo_37_iv_a_55_.lut_mask="03f3";
defparam hilo_37_iv_a_55_.synch_mode="off";
defparam hilo_37_iv_a_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_49_ (
	.combout(hilo_37_iv_a[49]),
	.dataa(VCC),
	.datab(hilo_49),
	.datac(alu_func_o_0),
	.datad(a_o_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_49_.operation_mode="normal";
defparam hilo_37_iv_a_49_.output_mode="comb_only";
defparam hilo_37_iv_a_49_.lut_mask="03f3";
defparam hilo_37_iv_a_49_.synch_mode="off";
defparam hilo_37_iv_a_49_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_42_ (
	.combout(hilo_37_iv_a[42]),
	.dataa(VCC),
	.datab(hilo_42),
	.datac(alu_func_o_0),
	.datad(a_o_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_42_.operation_mode="normal";
defparam hilo_37_iv_a_42_.output_mode="comb_only";
defparam hilo_37_iv_a_42_.lut_mask="03f3";
defparam hilo_37_iv_a_42_.synch_mode="off";
defparam hilo_37_iv_a_42_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_40_ (
	.combout(hilo_37_iv_a[40]),
	.dataa(VCC),
	.datab(hilo_40),
	.datac(alu_func_o_0),
	.datad(a_o_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_40_.operation_mode="normal";
defparam hilo_37_iv_a_40_.output_mode="comb_only";
defparam hilo_37_iv_a_40_.lut_mask="03f3";
defparam hilo_37_iv_a_40_.synch_mode="off";
defparam hilo_37_iv_a_40_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_41_ (
	.combout(hilo_37_iv_a[41]),
	.dataa(VCC),
	.datab(hilo_41),
	.datac(alu_func_o_0),
	.datad(a_o_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_41_.operation_mode="normal";
defparam hilo_37_iv_a_41_.output_mode="comb_only";
defparam hilo_37_iv_a_41_.lut_mask="03f3";
defparam hilo_37_iv_a_41_.synch_mode="off";
defparam hilo_37_iv_a_41_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_37_ (
	.combout(hilo_37_iv_a[37]),
	.dataa(VCC),
	.datab(hilo_37),
	.datac(alu_func_o_0),
	.datad(a_o_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_37_.operation_mode="normal";
defparam hilo_37_iv_a_37_.output_mode="comb_only";
defparam hilo_37_iv_a_37_.lut_mask="03f3";
defparam hilo_37_iv_a_37_.synch_mode="off";
defparam hilo_37_iv_a_37_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_36_ (
	.combout(hilo_37_iv_a[36]),
	.dataa(VCC),
	.datab(hilo_36),
	.datac(alu_func_o_0),
	.datad(a_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_36_.operation_mode="normal";
defparam hilo_37_iv_a_36_.output_mode="comb_only";
defparam hilo_37_iv_a_36_.lut_mask="03f3";
defparam hilo_37_iv_a_36_.synch_mode="off";
defparam hilo_37_iv_a_36_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_33_ (
	.combout(hilo_37_iv_a[33]),
	.dataa(VCC),
	.datab(hilo[33]),
	.datac(alu_func_o_0),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_33_.operation_mode="normal";
defparam hilo_37_iv_a_33_.output_mode="comb_only";
defparam hilo_37_iv_a_33_.lut_mask="03f3";
defparam hilo_37_iv_a_33_.synch_mode="off";
defparam hilo_37_iv_a_33_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_32_ (
	.combout(hilo_37_iv_a[32]),
	.dataa(VCC),
	.datab(hilo[32]),
	.datac(alu_func_o_0),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_32_.operation_mode="normal";
defparam hilo_37_iv_a_32_.output_mode="comb_only";
defparam hilo_37_iv_a_32_.lut_mask="03f3";
defparam hilo_37_iv_a_32_.synch_mode="off";
defparam hilo_37_iv_a_32_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_0_39_ (
	.combout(hilo_37_iv_0_o2_0[39]),
	.dataa(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datab(hilo_37_iv_0_o2_1[39]),
	.datac(hilo_37_iv_0_o2_0_a[39]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_0_39_.operation_mode="normal";
defparam hilo_37_iv_0_o2_0_39_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_0_39_.lut_mask="ffef";
defparam hilo_37_iv_0_o2_0_39_.synch_mode="off";
defparam hilo_37_iv_0_o2_0_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_0_a_39_ (
	.combout(hilo_37_iv_0_o2_0_a[39]),
	.dataa(VCC),
	.datab(un59_hilo_add7),
	.datac(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datad(hilo_37_iv_0_o2_3[39]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_0_a_39_.operation_mode="normal";
defparam hilo_37_iv_0_o2_0_a_39_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_0_a_39_.lut_mask="00cf";
defparam hilo_37_iv_0_o2_0_a_39_.synch_mode="off";
defparam hilo_37_iv_0_o2_0_a_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_0_44_ (
	.combout(hilo_37_iv_0_o2_0[44]),
	.dataa(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datab(hilo_37_iv_0_o2_1[44]),
	.datac(hilo_37_iv_0_o2_0_a[44]),
	.datad(hilo_37_iv_0_a2_2[45]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_0_44_.operation_mode="normal";
defparam hilo_37_iv_0_o2_0_44_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_0_44_.lut_mask="ffef";
defparam hilo_37_iv_0_o2_0_44_.synch_mode="off";
defparam hilo_37_iv_0_o2_0_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_0_a_44_ (
	.combout(hilo_37_iv_0_o2_0_a[44]),
	.dataa(VCC),
	.datab(un59_hilo_add12),
	.datac(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datad(hilo_37_iv_0_o2_3[44]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_0_a_44_.operation_mode="normal";
defparam hilo_37_iv_0_o2_0_a_44_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_0_a_44_.lut_mask="00cf";
defparam hilo_37_iv_0_o2_0_a_44_.synch_mode="off";
defparam hilo_37_iv_0_o2_0_a_44_.sum_lutc_input="datac";
// @5:1
  cyclone_lcell LAST_CYCLE_DEAL_SECTION_addnop290_0_ (
	.combout(addnop290[0]),
	.dataa(eqnop2_2_NE_9),
	.datab(eqnop2_2_NE_10),
	.datac(eqnop2_2_NE_11),
	.datad(addnop290_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam LAST_CYCLE_DEAL_SECTION_addnop290_0_.operation_mode="normal";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_0_.output_mode="comb_only";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_0_.lut_mask="0100";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_0_.synch_mode="off";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_0_.sum_lutc_input="datac";
// @5:1
  cyclone_lcell LAST_CYCLE_DEAL_SECTION_addnop290_a_0_ (
	.combout(addnop290_a[0]),
	.dataa(addnop290_1[0]),
	.datab(eqnop2_2_NE_143_0),
	.datac(eqnop2_2_NE_144_0),
	.datad(eqnop2_2_NE_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam LAST_CYCLE_DEAL_SECTION_addnop290_a_0_.operation_mode="normal";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_a_0_.output_mode="comb_only";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_a_0_.lut_mask="0002";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_a_0_.synch_mode="off";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_a_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_46_ (
	.combout(hilo_37_iv_0_3[46]),
	.dataa(un50_hilo_add14),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[46]),
	.datad(hilo_37_iv_0_0[46]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_46_.operation_mode="normal";
defparam hilo_37_iv_0_3_46_.output_mode="comb_only";
defparam hilo_37_iv_0_3_46_.lut_mask="fff4";
defparam hilo_37_iv_0_3_46_.synch_mode="off";
defparam hilo_37_iv_0_3_46_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_46_ (
	.combout(hilo_37_iv_0_3_a[46]),
	.dataa(hilo_46),
	.datab(un50_hilo_add15),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_46_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_46_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_46_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_46_.synch_mode="off";
defparam hilo_37_iv_0_3_a_46_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_57_ (
	.combout(hilo_37_iv_0_3[57]),
	.dataa(un50_hilo_add25),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[57]),
	.datad(hilo_37_iv_0_0[57]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_57_.operation_mode="normal";
defparam hilo_37_iv_0_3_57_.output_mode="comb_only";
defparam hilo_37_iv_0_3_57_.lut_mask="fff4";
defparam hilo_37_iv_0_3_57_.synch_mode="off";
defparam hilo_37_iv_0_3_57_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_57_ (
	.combout(hilo_37_iv_0_3_a[57]),
	.dataa(hilo_57),
	.datab(un50_hilo_add26),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_57_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_57_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_57_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_57_.synch_mode="off";
defparam hilo_37_iv_0_3_a_57_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_48_ (
	.combout(hilo_37_iv_0_3[48]),
	.dataa(un50_hilo_add16),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[48]),
	.datad(hilo_37_iv_0_0[48]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_48_.operation_mode="normal";
defparam hilo_37_iv_0_3_48_.output_mode="comb_only";
defparam hilo_37_iv_0_3_48_.lut_mask="fff4";
defparam hilo_37_iv_0_3_48_.synch_mode="off";
defparam hilo_37_iv_0_3_48_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_48_ (
	.combout(hilo_37_iv_0_3_a[48]),
	.dataa(hilo_48),
	.datab(un50_hilo_add17),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_48_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_48_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_48_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_48_.synch_mode="off";
defparam hilo_37_iv_0_3_a_48_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_50_ (
	.combout(hilo_37_iv_0_0_3[50]),
	.dataa(un59_hilo_add18),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0_0[50]),
	.datad(hilo_37_iv_0_0_3_a[50]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_50_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_50_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_50_.lut_mask="fff4";
defparam hilo_37_iv_0_0_3_50_.synch_mode="off";
defparam hilo_37_iv_0_0_3_50_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_a_50_ (
	.combout(hilo_37_iv_0_0_3_a[50]),
	.dataa(hilo_51),
	.datab(hilo_50),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_a_50_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_a_50_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_a_50_.lut_mask="7530";
defparam hilo_37_iv_0_0_3_a_50_.synch_mode="off";
defparam hilo_37_iv_0_0_3_a_50_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_51_ (
	.combout(hilo_37_iv_0_3[51]),
	.dataa(un50_hilo_add19),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[51]),
	.datad(hilo_37_iv_0_0[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_51_.operation_mode="normal";
defparam hilo_37_iv_0_3_51_.output_mode="comb_only";
defparam hilo_37_iv_0_3_51_.lut_mask="fff4";
defparam hilo_37_iv_0_3_51_.synch_mode="off";
defparam hilo_37_iv_0_3_51_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_51_ (
	.combout(hilo_37_iv_0_3_a[51]),
	.dataa(hilo_51),
	.datab(un50_hilo_add20),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_51_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_51_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_51_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_51_.synch_mode="off";
defparam hilo_37_iv_0_3_a_51_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_52_ (
	.combout(hilo_37_iv_0_3[52]),
	.dataa(un59_hilo_add20),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0[52]),
	.datad(hilo_37_iv_0_3_a[52]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_52_.operation_mode="normal";
defparam hilo_37_iv_0_3_52_.output_mode="comb_only";
defparam hilo_37_iv_0_3_52_.lut_mask="fff4";
defparam hilo_37_iv_0_3_52_.synch_mode="off";
defparam hilo_37_iv_0_3_52_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_52_ (
	.combout(hilo_37_iv_0_3_a[52]),
	.dataa(hilo_52),
	.datab(hilo_53),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_52_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_52_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_52_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_52_.synch_mode="off";
defparam hilo_37_iv_0_3_a_52_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_62_ (
	.combout(hilo_37_iv_0_0_3[62]),
	.dataa(un59_hilo_add30),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0_0[62]),
	.datad(hilo_37_iv_0_0_3_a[62]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_62_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_62_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_62_.lut_mask="fff4";
defparam hilo_37_iv_0_0_3_62_.synch_mode="off";
defparam hilo_37_iv_0_0_3_62_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_a_62_ (
	.combout(hilo_37_iv_0_0_3_a[62]),
	.dataa(hilo_62),
	.datab(un59_hilo_add31),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_a_62_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_a_62_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_a_62_.lut_mask="7350";
defparam hilo_37_iv_0_0_3_a_62_.synch_mode="off";
defparam hilo_37_iv_0_0_3_a_62_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_38_ (
	.combout(hilo_37_iv_0_3[38]),
	.dataa(un50_hilo_add6),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[38]),
	.datad(hilo_37_iv_0_0[38]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_38_.operation_mode="normal";
defparam hilo_37_iv_0_3_38_.output_mode="comb_only";
defparam hilo_37_iv_0_3_38_.lut_mask="fff4";
defparam hilo_37_iv_0_3_38_.synch_mode="off";
defparam hilo_37_iv_0_3_38_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_38_ (
	.combout(hilo_37_iv_0_3_a[38]),
	.dataa(hilo_39),
	.datab(hilo_38),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_38_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_38_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_38_.lut_mask="7530";
defparam hilo_37_iv_0_3_a_38_.synch_mode="off";
defparam hilo_37_iv_0_3_a_38_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_60_ (
	.combout(hilo_37_iv_0_3[60]),
	.dataa(un50_hilo_add28),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[60]),
	.datad(hilo_37_iv_0_0[60]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_60_.operation_mode="normal";
defparam hilo_37_iv_0_3_60_.output_mode="comb_only";
defparam hilo_37_iv_0_3_60_.lut_mask="fff4";
defparam hilo_37_iv_0_3_60_.synch_mode="off";
defparam hilo_37_iv_0_3_60_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_60_ (
	.combout(hilo_37_iv_0_3_a[60]),
	.dataa(hilo_60),
	.datab(un50_hilo_add29),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_60_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_60_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_60_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_60_.synch_mode="off";
defparam hilo_37_iv_0_3_a_60_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_47_ (
	.combout(hilo_37_iv_0_3[47]),
	.dataa(un59_hilo_add15),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0[47]),
	.datad(hilo_37_iv_0_3_a[47]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_47_.operation_mode="normal";
defparam hilo_37_iv_0_3_47_.output_mode="comb_only";
defparam hilo_37_iv_0_3_47_.lut_mask="fff4";
defparam hilo_37_iv_0_3_47_.synch_mode="off";
defparam hilo_37_iv_0_3_47_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_47_ (
	.combout(hilo_37_iv_0_3_a[47]),
	.dataa(hilo[47]),
	.datab(hilo_48),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_47_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_47_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_47_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_47_.synch_mode="off";
defparam hilo_37_iv_0_3_a_47_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_3_43_ (
	.combout(hilo_37_iv_i_0_a2_i_3[43]),
	.dataa(un59_hilo_add11),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_i_0_a2_i_0[43]),
	.datad(hilo_37_iv_i_0_a2_i_3_a[43]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_3_43_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_3_43_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_3_43_.lut_mask="fff4";
defparam hilo_37_iv_i_0_a2_i_3_43_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_3_43_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_3_a_43_ (
	.combout(hilo_37_iv_i_0_a2_i_3_a[43]),
	.dataa(hilo[43]),
	.datab(un50_hilo_add12),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_3_a_43_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_3_a_43_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_3_a_43_.lut_mask="7350";
defparam hilo_37_iv_i_0_a2_i_3_a_43_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_3_a_43_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_61_ (
	.combout(hilo_37_iv_0_3[61]),
	.dataa(un59_hilo_add29),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0[61]),
	.datad(hilo_37_iv_0_3_a[61]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_61_.operation_mode="normal";
defparam hilo_37_iv_0_3_61_.output_mode="comb_only";
defparam hilo_37_iv_0_3_61_.lut_mask="fff4";
defparam hilo_37_iv_0_3_61_.synch_mode="off";
defparam hilo_37_iv_0_3_61_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_61_ (
	.combout(hilo_37_iv_0_3_a[61]),
	.dataa(hilo_61),
	.datab(hilo_62),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_61_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_61_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_61_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_61_.synch_mode="off";
defparam hilo_37_iv_0_3_a_61_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_45_ (
	.combout(hilo_37_iv_0_3[45]),
	.dataa(un59_hilo_add13),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0[45]),
	.datad(hilo_37_iv_0_3_a[45]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_45_.operation_mode="normal";
defparam hilo_37_iv_0_3_45_.output_mode="comb_only";
defparam hilo_37_iv_0_3_45_.lut_mask="fff4";
defparam hilo_37_iv_0_3_45_.synch_mode="off";
defparam hilo_37_iv_0_3_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_45_ (
	.combout(hilo_37_iv_0_3_a[45]),
	.dataa(hilo_45),
	.datab(hilo_46),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_45_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_45_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_45_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_45_.synch_mode="off";
defparam hilo_37_iv_0_3_a_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_58_ (
	.combout(hilo_37_iv_0_3[58]),
	.dataa(un50_hilo_add26),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[58]),
	.datad(hilo_37_iv_0_0[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_58_.operation_mode="normal";
defparam hilo_37_iv_0_3_58_.output_mode="comb_only";
defparam hilo_37_iv_0_3_58_.lut_mask="fff4";
defparam hilo_37_iv_0_3_58_.synch_mode="off";
defparam hilo_37_iv_0_3_58_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_58_ (
	.combout(hilo_37_iv_0_3_a[58]),
	.dataa(hilo_58),
	.datab(un50_hilo_add27),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_58_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_58_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_58_.lut_mask="7350";
defparam hilo_37_iv_0_3_a_58_.synch_mode="off";
defparam hilo_37_iv_0_3_a_58_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_53_ (
	.combout(hilo_37_iv_0_0_3[53]),
	.dataa(un50_hilo_add21),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_0_3_a[53]),
	.datad(hilo_37_iv_0_0_0[53]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_53_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_53_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_53_.lut_mask="fff4";
defparam hilo_37_iv_0_0_3_53_.synch_mode="off";
defparam hilo_37_iv_0_0_3_53_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_a_53_ (
	.combout(hilo_37_iv_0_0_3_a[53]),
	.dataa(hilo_53),
	.datab(un59_hilo_add22),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_a_53_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_a_53_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_a_53_.lut_mask="7350";
defparam hilo_37_iv_0_0_3_a_53_.synch_mode="off";
defparam hilo_37_iv_0_0_3_a_53_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_54_ (
	.combout(hilo_37_iv_0_0_3[54]),
	.dataa(un59_hilo_add22),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_0_0_0[54]),
	.datad(hilo_37_iv_0_0_3_a[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_54_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_54_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_54_.lut_mask="fff4";
defparam hilo_37_iv_0_0_3_54_.synch_mode="off";
defparam hilo_37_iv_0_0_3_54_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_3_a_54_ (
	.combout(hilo_37_iv_0_0_3_a[54]),
	.dataa(hilo_54),
	.datab(hilo_55),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_3_a_54_.operation_mode="normal";
defparam hilo_37_iv_0_0_3_a_54_.output_mode="comb_only";
defparam hilo_37_iv_0_0_3_a_54_.lut_mask="7350";
defparam hilo_37_iv_0_0_3_a_54_.synch_mode="off";
defparam hilo_37_iv_0_0_3_a_54_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_34_ (
	.combout(hilo_37_iv_0_3[34]),
	.dataa(un50_hilo_add2),
	.datab(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datac(hilo_37_iv_0_3_a[34]),
	.datad(hilo_37_iv_0_0[34]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_34_.operation_mode="normal";
defparam hilo_37_iv_0_3_34_.output_mode="comb_only";
defparam hilo_37_iv_0_3_34_.lut_mask="fff4";
defparam hilo_37_iv_0_3_34_.synch_mode="off";
defparam hilo_37_iv_0_3_34_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_a_34_ (
	.combout(hilo_37_iv_0_3_a[34]),
	.dataa(hilo_35),
	.datab(hilo[34]),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_a_34_.operation_mode="normal";
defparam hilo_37_iv_0_3_a_34_.output_mode="comb_only";
defparam hilo_37_iv_0_3_a_34_.lut_mask="7530";
defparam hilo_37_iv_0_3_a_34_.synch_mode="off";
defparam hilo_37_iv_0_3_a_34_.sum_lutc_input="datac";
// @5:1
  cyclone_lcell LAST_CYCLE_DEAL_SECTION_addnop290_1_0_ (
	.combout(addnop290_1[0]),
	.dataa(op1_sign_reged),
	.datab(op2_sign_reged),
	.datac(un1_mul_3_i_o3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam LAST_CYCLE_DEAL_SECTION_addnop290_1_0_.operation_mode="normal";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_1_0_.output_mode="comb_only";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_1_0_.lut_mask="2020";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_1_0_.synch_mode="off";
defparam LAST_CYCLE_DEAL_SECTION_addnop290_1_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_19_ (
	.combout(hilo_37_iv_a[19]),
	.dataa(hilo_18),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_19_.operation_mode="normal";
defparam hilo_37_iv_a_19_.output_mode="comb_only";
defparam hilo_37_iv_a_19_.lut_mask="135f";
defparam hilo_37_iv_a_19_.synch_mode="off";
defparam hilo_37_iv_a_19_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_20_ (
	.combout(hilo_37_iv_a[20]),
	.dataa(hilo_19),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_20_.operation_mode="normal";
defparam hilo_37_iv_a_20_.output_mode="comb_only";
defparam hilo_37_iv_a_20_.lut_mask="135f";
defparam hilo_37_iv_a_20_.synch_mode="off";
defparam hilo_37_iv_a_20_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_27_ (
	.combout(hilo_37_iv_a[27]),
	.dataa(hilo_26),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_27_.operation_mode="normal";
defparam hilo_37_iv_a_27_.output_mode="comb_only";
defparam hilo_37_iv_a_27_.lut_mask="135f";
defparam hilo_37_iv_a_27_.synch_mode="off";
defparam hilo_37_iv_a_27_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_23_ (
	.combout(hilo_37_iv_a[23]),
	.dataa(hilo_22),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_23_.operation_mode="normal";
defparam hilo_37_iv_a_23_.output_mode="comb_only";
defparam hilo_37_iv_a_23_.lut_mask="135f";
defparam hilo_37_iv_a_23_.synch_mode="off";
defparam hilo_37_iv_a_23_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_17_ (
	.combout(hilo_37_iv_a[17]),
	.dataa(hilo_16),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_17_.operation_mode="normal";
defparam hilo_37_iv_a_17_.output_mode="comb_only";
defparam hilo_37_iv_a_17_.lut_mask="135f";
defparam hilo_37_iv_a_17_.synch_mode="off";
defparam hilo_37_iv_a_17_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_14_ (
	.combout(hilo_37_iv_a[14]),
	.dataa(hilo_13),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_14_.operation_mode="normal";
defparam hilo_37_iv_a_14_.output_mode="comb_only";
defparam hilo_37_iv_a_14_.lut_mask="135f";
defparam hilo_37_iv_a_14_.synch_mode="off";
defparam hilo_37_iv_a_14_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_15_ (
	.combout(hilo_37_iv_a[15]),
	.dataa(hilo_14),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_15_.operation_mode="normal";
defparam hilo_37_iv_a_15_.output_mode="comb_only";
defparam hilo_37_iv_a_15_.lut_mask="135f";
defparam hilo_37_iv_a_15_.synch_mode="off";
defparam hilo_37_iv_a_15_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_16_ (
	.combout(hilo_37_iv_a[16]),
	.dataa(hilo[15]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_16_.operation_mode="normal";
defparam hilo_37_iv_a_16_.output_mode="comb_only";
defparam hilo_37_iv_a_16_.lut_mask="135f";
defparam hilo_37_iv_a_16_.synch_mode="off";
defparam hilo_37_iv_a_16_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_10_ (
	.combout(hilo_37_iv_a[10]),
	.dataa(hilo[10]),
	.datab(alu_func_o_0),
	.datac(hilo25_0_a2),
	.datad(a_o_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_10_.operation_mode="normal";
defparam hilo_37_iv_a_10_.output_mode="comb_only";
defparam hilo_37_iv_a_10_.lut_mask="407f";
defparam hilo_37_iv_a_10_.synch_mode="off";
defparam hilo_37_iv_a_10_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_11_ (
	.combout(hilo_37_iv_a[11]),
	.dataa(hilo[10]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_11_.operation_mode="normal";
defparam hilo_37_iv_a_11_.output_mode="comb_only";
defparam hilo_37_iv_a_11_.lut_mask="135f";
defparam hilo_37_iv_a_11_.synch_mode="off";
defparam hilo_37_iv_a_11_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_7_ (
	.combout(hilo_37_iv_a[7]),
	.dataa(hilo[6]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_7_.operation_mode="normal";
defparam hilo_37_iv_a_7_.output_mode="comb_only";
defparam hilo_37_iv_a_7_.lut_mask="135f";
defparam hilo_37_iv_a_7_.synch_mode="off";
defparam hilo_37_iv_a_7_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_4_ (
	.combout(hilo_37_iv_a[4]),
	.dataa(hilo[3]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_4_.operation_mode="normal";
defparam hilo_37_iv_a_4_.output_mode="comb_only";
defparam hilo_37_iv_a_4_.lut_mask="135f";
defparam hilo_37_iv_a_4_.synch_mode="off";
defparam hilo_37_iv_a_4_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_5_ (
	.combout(hilo_37_iv_a[5]),
	.dataa(hilo[4]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_5_.operation_mode="normal";
defparam hilo_37_iv_a_5_.output_mode="comb_only";
defparam hilo_37_iv_a_5_.lut_mask="135f";
defparam hilo_37_iv_a_5_.synch_mode="off";
defparam hilo_37_iv_a_5_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_6_ (
	.combout(hilo_37_iv_a[6]),
	.dataa(hilo[5]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_6_.operation_mode="normal";
defparam hilo_37_iv_a_6_.output_mode="comb_only";
defparam hilo_37_iv_a_6_.lut_mask="135f";
defparam hilo_37_iv_a_6_.synch_mode="off";
defparam hilo_37_iv_a_6_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_3_ (
	.combout(hilo_37_iv_a[3]),
	.dataa(hilo[2]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_3_.operation_mode="normal";
defparam hilo_37_iv_a_3_.output_mode="comb_only";
defparam hilo_37_iv_a_3_.lut_mask="135f";
defparam hilo_37_iv_a_3_.synch_mode="off";
defparam hilo_37_iv_a_3_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_9_ (
	.combout(hilo_37_iv_0_a[9]),
	.dataa(rdy),
	.datab(hilo25_0_a2),
	.datac(a_o_9),
	.datad(hilo_8_Z[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_9_.operation_mode="normal";
defparam hilo_37_iv_0_a_9_.output_mode="comb_only";
defparam hilo_37_iv_0_a_9_.lut_mask="13df";
defparam hilo_37_iv_0_a_9_.synch_mode="off";
defparam hilo_37_iv_0_a_9_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_0_ (
	.combout(hilo_37_iv_a[0]),
	.dataa(hilo_0),
	.datab(alu_func_o_0),
	.datac(hilo25_0_a2),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_0_.operation_mode="normal";
defparam hilo_37_iv_a_0_.output_mode="comb_only";
defparam hilo_37_iv_a_0_.lut_mask="407f";
defparam hilo_37_iv_a_0_.synch_mode="off";
defparam hilo_37_iv_a_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_a_2_ (
	.combout(hilo_37_iv_a[2]),
	.dataa(hilo[1]),
	.datab(op2_reged17_0_a2_0_a3),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(a_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_a_2_.operation_mode="normal";
defparam hilo_37_iv_a_2_.output_mode="comb_only";
defparam hilo_37_iv_a_2_.lut_mask="135f";
defparam hilo_37_iv_a_2_.synch_mode="off";
defparam hilo_37_iv_a_2_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_2_45_ (
	.combout(hilo_37_iv_0_a2_2[45]),
	.dataa(rdy),
	.datab(hilo_37_iv_0_a2_2_a[45]),
	.datac(hilo25_0_a2),
	.datad(a_o_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_2_45_.operation_mode="normal";
defparam hilo_37_iv_0_a2_2_45_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_2_45_.lut_mask="020a";
defparam hilo_37_iv_0_a2_2_45_.synch_mode="off";
defparam hilo_37_iv_0_a2_2_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_2_a_45_ (
	.combout(hilo_37_iv_0_a2_2_a[45]),
	.dataa(alu_func_o_0),
	.datab(un3_overflow_m_0),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_2_a_45_.operation_mode="normal";
defparam hilo_37_iv_0_a2_2_a_45_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_2_a_45_.lut_mask="0080";
defparam hilo_37_iv_0_a2_2_a_45_.synch_mode="off";
defparam hilo_37_iv_0_a2_2_a_45_.sum_lutc_input="datac";
// @5:715
  cyclone_lcell eqop2_2_NE_cZ (
	.combout(eqop2_2_NE),
	.dataa(eqop2_2_NE_10),
	.datab(eqop2_2_NE_9),
	.datac(eqop2_2_NE_127),
	.datad(eqop2_2_NE_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_cZ.operation_mode="normal";
defparam eqop2_2_NE_cZ.output_mode="comb_only";
defparam eqop2_2_NE_cZ.lut_mask="feff";
defparam eqop2_2_NE_cZ.synch_mode="off";
defparam eqop2_2_NE_cZ.sum_lutc_input="datac";
// @5:715
  cyclone_lcell eqop2_2_NE_a_cZ (
	.combout(eqop2_2_NE_a),
	.dataa(eqop2_2_NE_126),
	.datab(eqop2_2_NE_121_i_a2),
	.datac(eqop2_2_NE_123_i_a2_i),
	.datad(eqop2_2_NE_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_a_cZ.operation_mode="normal";
defparam eqop2_2_NE_a_cZ.output_mode="comb_only";
defparam eqop2_2_NE_a_cZ.lut_mask="0004";
defparam eqop2_2_NE_a_cZ.synch_mode="off";
defparam eqop2_2_NE_a_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell rdy_1_i_a2_a_cZ (
	.combout(rdy_1_i_a2_a),
	.dataa(hilo25_0_a2),
	.datab(un1_rdy_0_sqmuxa_3_1_0_a2),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rdy_1_i_a2_a_cZ.operation_mode="normal";
defparam rdy_1_i_a2_a_cZ.output_mode="comb_only";
defparam rdy_1_i_a2_a_cZ.lut_mask="0001";
defparam rdy_1_i_a2_a_cZ.synch_mode="off";
defparam rdy_1_i_a2_a_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_33_ (
	.combout(hilo_37_iv_2[33]),
	.dataa(hilo_24_add1),
	.datab(hilo_33_i_m[33]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_2_a[33]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_33_.operation_mode="normal";
defparam hilo_37_iv_2_33_.output_mode="comb_only";
defparam hilo_37_iv_2_33_.lut_mask="ffdc";
defparam hilo_37_iv_2_33_.synch_mode="off";
defparam hilo_37_iv_2_33_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_33_ (
	.combout(hilo_37_iv_2_a[33]),
	.dataa(hilo[1]),
	.datab(hilo_22_Z[33]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_33_.operation_mode="normal";
defparam hilo_37_iv_2_a_33_.output_mode="comb_only";
defparam hilo_37_iv_2_a_33_.lut_mask="7350";
defparam hilo_37_iv_2_a_33_.synch_mode="off";
defparam hilo_37_iv_2_a_33_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_32_ (
	.combout(hilo_37_iv_2[32]),
	.dataa(hilo_24_add0),
	.datab(hilo_33_i_m[32]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_2_a[32]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_32_.operation_mode="normal";
defparam hilo_37_iv_2_32_.output_mode="comb_only";
defparam hilo_37_iv_2_32_.lut_mask="ffdc";
defparam hilo_37_iv_2_32_.synch_mode="off";
defparam hilo_37_iv_2_32_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_32_ (
	.combout(hilo_37_iv_2_a[32]),
	.dataa(hilo_0),
	.datab(hilo_22_Z[32]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_32_.operation_mode="normal";
defparam hilo_37_iv_2_a_32_.output_mode="comb_only";
defparam hilo_37_iv_2_a_32_.lut_mask="7350";
defparam hilo_37_iv_2_a_32_.synch_mode="off";
defparam hilo_37_iv_2_a_32_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_36_ (
	.combout(hilo_37_iv_2[36]),
	.dataa(hilo_24_add4),
	.datab(hilo_33_i_m[36]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_2_a[36]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_36_.operation_mode="normal";
defparam hilo_37_iv_2_36_.output_mode="comb_only";
defparam hilo_37_iv_2_36_.lut_mask="ffdc";
defparam hilo_37_iv_2_36_.synch_mode="off";
defparam hilo_37_iv_2_36_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_36_ (
	.combout(hilo_37_iv_2_a[36]),
	.dataa(hilo[4]),
	.datab(hilo_22_Z[36]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_36_.operation_mode="normal";
defparam hilo_37_iv_2_a_36_.output_mode="comb_only";
defparam hilo_37_iv_2_a_36_.lut_mask="7350";
defparam hilo_37_iv_2_a_36_.synch_mode="off";
defparam hilo_37_iv_2_a_36_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_37_ (
	.combout(hilo_37_iv_2[37]),
	.dataa(hilo_24_add5),
	.datab(hilo_37_iv_2_a[37]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_22_i_m[37]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_37_.operation_mode="normal";
defparam hilo_37_iv_2_37_.output_mode="comb_only";
defparam hilo_37_iv_2_37_.lut_mask="ffdc";
defparam hilo_37_iv_2_37_.synch_mode="off";
defparam hilo_37_iv_2_37_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_37_ (
	.combout(hilo_37_iv_2_a[37]),
	.dataa(hilo[5]),
	.datab(hilo_33_3[37]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_37_.operation_mode="normal";
defparam hilo_37_iv_2_a_37_.output_mode="comb_only";
defparam hilo_37_iv_2_a_37_.lut_mask="7350";
defparam hilo_37_iv_2_a_37_.synch_mode="off";
defparam hilo_37_iv_2_a_37_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_41_ (
	.combout(hilo_37_iv_2[41]),
	.dataa(hilo_24_add9),
	.datab(hilo_37_iv_2_a[41]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_22_i_m[41]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_41_.operation_mode="normal";
defparam hilo_37_iv_2_41_.output_mode="comb_only";
defparam hilo_37_iv_2_41_.lut_mask="ffdc";
defparam hilo_37_iv_2_41_.synch_mode="off";
defparam hilo_37_iv_2_41_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_41_ (
	.combout(hilo_37_iv_2_a[41]),
	.dataa(hilo_9),
	.datab(hilo_33_3[41]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_41_.operation_mode="normal";
defparam hilo_37_iv_2_a_41_.output_mode="comb_only";
defparam hilo_37_iv_2_a_41_.lut_mask="7350";
defparam hilo_37_iv_2_a_41_.synch_mode="off";
defparam hilo_37_iv_2_a_41_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_40_ (
	.combout(hilo_37_iv_2[40]),
	.dataa(hilo_24_add8),
	.datab(hilo_37_iv_2_a[40]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_22_i_m[40]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_40_.operation_mode="normal";
defparam hilo_37_iv_2_40_.output_mode="comb_only";
defparam hilo_37_iv_2_40_.lut_mask="ffdc";
defparam hilo_37_iv_2_40_.synch_mode="off";
defparam hilo_37_iv_2_40_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_40_ (
	.combout(hilo_37_iv_2_a[40]),
	.dataa(hilo_8),
	.datab(hilo_33_3[40]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_40_.operation_mode="normal";
defparam hilo_37_iv_2_a_40_.output_mode="comb_only";
defparam hilo_37_iv_2_a_40_.lut_mask="7350";
defparam hilo_37_iv_2_a_40_.synch_mode="off";
defparam hilo_37_iv_2_a_40_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_42_ (
	.combout(hilo_37_iv_2[42]),
	.dataa(hilo_24_add10),
	.datab(hilo_37_iv_2_a[42]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_22_i_m[42]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_42_.operation_mode="normal";
defparam hilo_37_iv_2_42_.output_mode="comb_only";
defparam hilo_37_iv_2_42_.lut_mask="ffdc";
defparam hilo_37_iv_2_42_.synch_mode="off";
defparam hilo_37_iv_2_42_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_42_ (
	.combout(hilo_37_iv_2_a[42]),
	.dataa(hilo[10]),
	.datab(hilo_33_3[42]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_42_.operation_mode="normal";
defparam hilo_37_iv_2_a_42_.output_mode="comb_only";
defparam hilo_37_iv_2_a_42_.lut_mask="7350";
defparam hilo_37_iv_2_a_42_.synch_mode="off";
defparam hilo_37_iv_2_a_42_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_2_59_ (
	.combout(hilo_37_iv_i_0_o3_2[59]),
	.dataa(un59_hilo_add27),
	.datab(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.datac(hilo_37_iv_i_0_a3_1[59]),
	.datad(hilo_37_iv_i_0_o3_2_a[59]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_2_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_2_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_2_59_.lut_mask="fff4";
defparam hilo_37_iv_i_0_o3_2_59_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_2_59_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_2_a_59_ (
	.combout(hilo_37_iv_i_0_o3_2_a[59]),
	.dataa(hilo_59),
	.datab(un50_hilo_add27),
	.datac(hilo_37_iv_0_2_a[56]),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_2_a_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_2_a_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_2_a_59_.lut_mask="7350";
defparam hilo_37_iv_i_0_o3_2_a_59_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_2_a_59_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_55_ (
	.combout(hilo_37_iv_2[55]),
	.dataa(hilo_24_add23),
	.datab(hilo_33_i_m[55]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_2_a[55]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_55_.operation_mode="normal";
defparam hilo_37_iv_2_55_.output_mode="comb_only";
defparam hilo_37_iv_2_55_.lut_mask="ffdc";
defparam hilo_37_iv_2_55_.synch_mode="off";
defparam hilo_37_iv_2_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_55_ (
	.combout(hilo_37_iv_2_a[55]),
	.dataa(hilo_23),
	.datab(hilo_22_Z[55]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_55_.operation_mode="normal";
defparam hilo_37_iv_2_a_55_.output_mode="comb_only";
defparam hilo_37_iv_2_a_55_.lut_mask="7350";
defparam hilo_37_iv_2_a_55_.synch_mode="off";
defparam hilo_37_iv_2_a_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_49_ (
	.combout(hilo_37_iv_2[49]),
	.dataa(hilo_24_add17),
	.datab(hilo_33_i_m[49]),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_2_a[49]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_49_.operation_mode="normal";
defparam hilo_37_iv_2_49_.output_mode="comb_only";
defparam hilo_37_iv_2_49_.lut_mask="ffdc";
defparam hilo_37_iv_2_49_.synch_mode="off";
defparam hilo_37_iv_2_49_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_2_a_49_ (
	.combout(hilo_37_iv_2_a[49]),
	.dataa(hilo_17),
	.datab(hilo_22_Z[49]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_2_a_49_.operation_mode="normal";
defparam hilo_37_iv_2_a_49_.output_mode="comb_only";
defparam hilo_37_iv_2_a_49_.lut_mask="7350";
defparam hilo_37_iv_2_a_49_.synch_mode="off";
defparam hilo_37_iv_2_a_49_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_2_63_ (
	.combout(hilo_37_iv_i_0_o3_2[63]),
	.dataa(hilo_63),
	.datab(hilo_37_iv_0_2_a[56]),
	.datac(hilo_37_iv_i_0_o3_2_a[63]),
	.datad(hilo_37_iv_i_0_o3_0[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_2_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_2_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_2_63_.lut_mask="fff4";
defparam hilo_37_iv_i_0_o3_2_63_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_2_63_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_2_a_63_ (
	.combout(hilo_37_iv_i_0_o3_2_a[63]),
	.dataa(hilo_64),
	.datab(hilo_15_1[63]),
	.datac(hilo_15_2[63]),
	.datad(hilo_37_iv_i_0_a3_6_0_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_2_a_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_2_a_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_2_a_63_.lut_mask="1d00";
defparam hilo_37_iv_i_0_o3_2_a_63_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_2_a_63_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_8_ (
	.combout(hilo_37_iv_0_a[8]),
	.dataa(hilo_9),
	.datab(hilo_7),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_8_.operation_mode="normal";
defparam hilo_37_iv_0_a_8_.output_mode="comb_only";
defparam hilo_37_iv_0_a_8_.lut_mask="135f";
defparam hilo_37_iv_0_a_8_.synch_mode="off";
defparam hilo_37_iv_0_a_8_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_1_ (
	.combout(hilo_37_iv_0_a[1]),
	.dataa(hilo[2]),
	.datab(hilo_0),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_1_.operation_mode="normal";
defparam hilo_37_iv_0_a_1_.output_mode="comb_only";
defparam hilo_37_iv_0_a_1_.lut_mask="135f";
defparam hilo_37_iv_0_a_1_.synch_mode="off";
defparam hilo_37_iv_0_a_1_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_13_ (
	.combout(hilo_37_iv_0_a[13]),
	.dataa(hilo_12),
	.datab(hilo_14),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_13_.operation_mode="normal";
defparam hilo_37_iv_0_a_13_.output_mode="comb_only";
defparam hilo_37_iv_0_a_13_.lut_mask="153f";
defparam hilo_37_iv_0_a_13_.synch_mode="off";
defparam hilo_37_iv_0_a_13_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_30_ (
	.combout(hilo_37_iv_0_0_a[30]),
	.dataa(hilo_31),
	.datab(hilo_29),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_30_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_30_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_30_.lut_mask="135f";
defparam hilo_37_iv_0_0_a_30_.synch_mode="off";
defparam hilo_37_iv_0_0_a_30_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_28_ (
	.combout(hilo_37_iv_0_0_a[28]),
	.dataa(hilo_29),
	.datab(hilo_27),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_28_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_28_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_28_.lut_mask="135f";
defparam hilo_37_iv_0_0_a_28_.synch_mode="off";
defparam hilo_37_iv_0_0_a_28_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_26_ (
	.combout(hilo_37_iv_0_0_a[26]),
	.dataa(hilo_25),
	.datab(hilo_27),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_26_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_26_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_26_.lut_mask="153f";
defparam hilo_37_iv_0_0_a_26_.synch_mode="off";
defparam hilo_37_iv_0_0_a_26_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_25_ (
	.combout(hilo_37_iv_0_a[25]),
	.dataa(hilo_26),
	.datab(hilo_24),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_25_.operation_mode="normal";
defparam hilo_37_iv_0_a_25_.output_mode="comb_only";
defparam hilo_37_iv_0_a_25_.lut_mask="135f";
defparam hilo_37_iv_0_a_25_.synch_mode="off";
defparam hilo_37_iv_0_a_25_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_24_ (
	.combout(hilo_37_iv_0_a[24]),
	.dataa(hilo_25),
	.datab(hilo_23),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_24_.operation_mode="normal";
defparam hilo_37_iv_0_a_24_.output_mode="comb_only";
defparam hilo_37_iv_0_a_24_.lut_mask="135f";
defparam hilo_37_iv_0_a_24_.synch_mode="off";
defparam hilo_37_iv_0_a_24_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_22_ (
	.combout(hilo_37_iv_0_a[22]),
	.dataa(hilo_21),
	.datab(hilo_23),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_22_.operation_mode="normal";
defparam hilo_37_iv_0_a_22_.output_mode="comb_only";
defparam hilo_37_iv_0_a_22_.lut_mask="153f";
defparam hilo_37_iv_0_a_22_.synch_mode="off";
defparam hilo_37_iv_0_a_22_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_21_ (
	.combout(hilo_37_iv_0_a[21]),
	.dataa(hilo_22),
	.datab(hilo_20),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_21_.operation_mode="normal";
defparam hilo_37_iv_0_a_21_.output_mode="comb_only";
defparam hilo_37_iv_0_a_21_.lut_mask="135f";
defparam hilo_37_iv_0_a_21_.synch_mode="off";
defparam hilo_37_iv_0_a_21_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_18_ (
	.combout(hilo_37_iv_0_0_a[18]),
	.dataa(hilo_19),
	.datab(hilo_17),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_18_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_18_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_18_.lut_mask="135f";
defparam hilo_37_iv_0_0_a_18_.synch_mode="off";
defparam hilo_37_iv_0_0_a_18_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_12_ (
	.combout(hilo_37_iv_0_a[12]),
	.dataa(hilo_13),
	.datab(hilo[11]),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_12_.operation_mode="normal";
defparam hilo_37_iv_0_a_12_.output_mode="comb_only";
defparam hilo_37_iv_0_a_12_.lut_mask="135f";
defparam hilo_37_iv_0_a_12_.synch_mode="off";
defparam hilo_37_iv_0_a_12_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_29_ (
	.combout(hilo_37_iv_0_a[29]),
	.dataa(hilo_30),
	.datab(hilo_28),
	.datac(hilo_1_sqmuxa_1_0_a2_0_a3),
	.datad(hilo_2_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_29_.operation_mode="normal";
defparam hilo_37_iv_0_a_29_.output_mode="comb_only";
defparam hilo_37_iv_0_a_29_.lut_mask="135f";
defparam hilo_37_iv_0_a_29_.synch_mode="off";
defparam hilo_37_iv_0_a_29_.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_cZ (
	.combout(un1_mul_3_i_o3),
	.dataa(un1_mul_3_i_o3_21),
	.datab(un1_mul_3_i_o3_20),
	.datac(un1_mul_3_i_o3_27),
	.datad(un1_mul_3_i_o3_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_cZ.sum_lutc_input="datac";
// @5:630
  cyclone_lcell START_SECTION_un3_overflow_m (
	.combout(un3_overflow_m),
	.dataa(un3_overflow_m_a),
	.datab(a_o_31),
	.datac(op2_reged_3_0_a2[32]),
	.datad(over_i_0[32]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam START_SECTION_un3_overflow_m.operation_mode="normal";
defparam START_SECTION_un3_overflow_m.output_mode="comb_only";
defparam START_SECTION_un3_overflow_m.lut_mask="8000";
defparam START_SECTION_un3_overflow_m.synch_mode="off";
defparam START_SECTION_un3_overflow_m.sum_lutc_input="datac";
// @5:630
  cyclone_lcell START_SECTION_un3_overflow_m_a (
	.combout(un3_overflow_m_a),
	.dataa(un3_overflow_m_0),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(op2_reged17_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam START_SECTION_un3_overflow_m_a.operation_mode="normal";
defparam START_SECTION_un3_overflow_m_a.output_mode="comb_only";
defparam START_SECTION_un3_overflow_m_a.lut_mask="0800";
defparam START_SECTION_un3_overflow_m_a.synch_mode="off";
defparam START_SECTION_un3_overflow_m_a.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_1_44_ (
	.combout(hilo_37_iv_0_o2_1[44]),
	.dataa(alu_func_o_0),
	.datab(hilo25_0_a2),
	.datac(hilo_37_iv_0_o2_1_a[44]),
	.datad(a_o_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_1_44_.operation_mode="normal";
defparam hilo_37_iv_0_o2_1_44_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_1_44_.lut_mask="f0f8";
defparam hilo_37_iv_0_o2_1_44_.synch_mode="off";
defparam hilo_37_iv_0_o2_1_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_1_a_44_ (
	.combout(hilo_37_iv_0_o2_1_a[44]),
	.dataa(addop2),
	.datab(addnop2),
	.datac(un50_hilo_add12),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_1_a_44_.operation_mode="normal";
defparam hilo_37_iv_0_o2_1_a_44_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_1_a_44_.lut_mask="0400";
defparam hilo_37_iv_0_o2_1_a_44_.synch_mode="off";
defparam hilo_37_iv_0_o2_1_a_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_1_39_ (
	.combout(hilo_37_iv_0_o2_1[39]),
	.dataa(alu_func_o_0),
	.datab(hilo25_0_a2),
	.datac(hilo_37_iv_0_o2_1_a[39]),
	.datad(a_o_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_1_39_.operation_mode="normal";
defparam hilo_37_iv_0_o2_1_39_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_1_39_.lut_mask="f0f8";
defparam hilo_37_iv_0_o2_1_39_.synch_mode="off";
defparam hilo_37_iv_0_o2_1_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_1_a_39_ (
	.combout(hilo_37_iv_0_o2_1_a[39]),
	.dataa(addop2),
	.datab(addnop2),
	.datac(un50_hilo_add7),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_1_a_39_.operation_mode="normal";
defparam hilo_37_iv_0_o2_1_a_39_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_1_a_39_.lut_mask="0400";
defparam hilo_37_iv_0_o2_1_a_39_.synch_mode="off";
defparam hilo_37_iv_0_o2_1_a_39_.sum_lutc_input="datac";
// @5:609
  cyclone_lcell sub_or_yn_0_sqmuxa_1 (
	.combout(sub_or_yn_0_sqmuxa_1_i),
	.dataa(sub_or_yn_0_sqmuxa_1_a),
	.datab(rr_rst),
	.datac(hilo25_0_a2),
	.datad(un1_hilo25_5_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sub_or_yn_0_sqmuxa_1.operation_mode="normal";
defparam sub_or_yn_0_sqmuxa_1.output_mode="comb_only";
defparam sub_or_yn_0_sqmuxa_1.lut_mask="3337";
defparam sub_or_yn_0_sqmuxa_1.synch_mode="off";
defparam sub_or_yn_0_sqmuxa_1.sum_lutc_input="datac";
// @5:609
  cyclone_lcell sub_or_yn_0_sqmuxa_1_a_cZ (
	.combout(sub_or_yn_0_sqmuxa_1_a),
	.dataa(mul),
	.datab(rdy),
	.datac(sign),
	.datad(un1_rdy_0_sqmuxa_3_1_0_a3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sub_or_yn_0_sqmuxa_1_a_cZ.operation_mode="normal";
defparam sub_or_yn_0_sqmuxa_1_a_cZ.output_mode="comb_only";
defparam sub_or_yn_0_sqmuxa_1_a_cZ.lut_mask="0233";
defparam sub_or_yn_0_sqmuxa_1_a_cZ.synch_mode="off";
defparam sub_or_yn_0_sqmuxa_1_a_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_56_ (
	.combout(hilo_37_iv_0_2[56]),
	.dataa(hilo_24),
	.datab(hilo_56),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_2_a[56]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_56_.operation_mode="normal";
defparam hilo_37_iv_0_2_56_.output_mode="comb_only";
defparam hilo_37_iv_0_2_56_.lut_mask="7350";
defparam hilo_37_iv_0_2_56_.synch_mode="off";
defparam hilo_37_iv_0_2_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_a_56_ (
	.combout(hilo_37_iv_0_2_a[56]),
	.dataa(alu_func_o_0),
	.datab(hilo_33_1[55]),
	.datac(hilo25_0_a2),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_a_56_.operation_mode="normal";
defparam hilo_37_iv_0_2_a_56_.output_mode="comb_only";
defparam hilo_37_iv_0_2_a_56_.lut_mask="7350";
defparam hilo_37_iv_0_2_a_56_.synch_mode="off";
defparam hilo_37_iv_0_2_a_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_2_64_ (
	.combout(hilo_37_iv_i_0_o3_2[64]),
	.dataa(hilo_64),
	.datab(un1_rdy_0_sqmuxa_1_0_1),
	.datac(hilo_37_iv_0_a4_2_0_a2_0_a2[56]),
	.datad(hilo_37_iv_i_0_o3_2_a[64]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_2_64_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_2_64_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_2_64_.lut_mask="ff54";
defparam hilo_37_iv_i_0_o3_2_64_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_2_64_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_2_a_64_ (
	.combout(hilo_37_iv_i_0_o3_2_a[64]),
	.dataa(un50_hilo_add32),
	.datab(un59_hilo_add32),
	.datac(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_2_a_64_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_2_a_64_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_2_a_64_.lut_mask="7350";
defparam hilo_37_iv_i_0_o3_2_a_64_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_2_a_64_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_1_35_ (
	.combout(hilo_37_iv_i_0_a2_i_1[35]),
	.dataa(hilo[3]),
	.datab(hilo_37_iv_i_0_a2_i_1_a[35]),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_1_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_1_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_1_35_.lut_mask="dc50";
defparam hilo_37_iv_i_0_a2_i_1_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_1_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_1_a_35_ (
	.combout(hilo_37_iv_i_0_a2_i_1_a[35]),
	.dataa(addop2),
	.datab(addnop2),
	.datac(un59_hilo_add3),
	.datad(un50_hilo_add3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_1_a_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_1_a_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_1_a_35_.lut_mask="0246";
defparam hilo_37_iv_i_0_a2_i_1_a_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_1_a_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_i_3_31_ (
	.combout(hilo_37_iv_i_i_3[31]),
	.dataa(un136_hilo_combout[31]),
	.datab(hilo_37_iv_0_a2_3_1[1]),
	.datac(hilo_37_iv_i_i_3_a[31]),
	.datad(hilo_37_iv_i_i_a2_5[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_i_3_31_.operation_mode="normal";
defparam hilo_37_iv_i_i_3_31_.output_mode="comb_only";
defparam hilo_37_iv_i_i_3_31_.lut_mask="ff8f";
defparam hilo_37_iv_i_i_3_31_.synch_mode="off";
defparam hilo_37_iv_i_i_3_31_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_i_3_a_31_ (
	.combout(hilo_37_iv_i_i_3_a[31]),
	.dataa(hilo_31),
	.datab(hilo_30),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_o3[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_i_3_a_31_.operation_mode="normal";
defparam hilo_37_iv_i_i_3_a_31_.output_mode="comb_only";
defparam hilo_37_iv_i_i_3_a_31_.lut_mask="153f";
defparam hilo_37_iv_i_i_3_a_31_.synch_mode="off";
defparam hilo_37_iv_i_i_3_a_31_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_3_ (
	.combout(hilo_8_Z[3]),
	.dataa(VCC),
	.datab(hilo[3]),
	.datac(alu_func_o_0),
	.datad(a_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_3_.operation_mode="normal";
defparam hilo_8_3_.output_mode="comb_only";
defparam hilo_8_3_.lut_mask="cfc0";
defparam hilo_8_3_.synch_mode="off";
defparam hilo_8_3_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_4_ (
	.combout(hilo_8_Z[4]),
	.dataa(VCC),
	.datab(hilo[4]),
	.datac(alu_func_o_0),
	.datad(a_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_4_.operation_mode="normal";
defparam hilo_8_4_.output_mode="comb_only";
defparam hilo_8_4_.lut_mask="cfc0";
defparam hilo_8_4_.synch_mode="off";
defparam hilo_8_4_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_5_ (
	.combout(hilo_8_Z[5]),
	.dataa(VCC),
	.datab(hilo[5]),
	.datac(alu_func_o_0),
	.datad(a_o_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_5_.operation_mode="normal";
defparam hilo_8_5_.output_mode="comb_only";
defparam hilo_8_5_.lut_mask="cfc0";
defparam hilo_8_5_.synch_mode="off";
defparam hilo_8_5_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_6_ (
	.combout(hilo_8_Z[6]),
	.dataa(VCC),
	.datab(hilo[6]),
	.datac(alu_func_o_0),
	.datad(a_o_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_6_.operation_mode="normal";
defparam hilo_8_6_.output_mode="comb_only";
defparam hilo_8_6_.lut_mask="cfc0";
defparam hilo_8_6_.synch_mode="off";
defparam hilo_8_6_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_7_ (
	.combout(hilo_8_Z[7]),
	.dataa(VCC),
	.datab(hilo_7),
	.datac(alu_func_o_0),
	.datad(a_o_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_7_.operation_mode="normal";
defparam hilo_8_7_.output_mode="comb_only";
defparam hilo_8_7_.lut_mask="cfc0";
defparam hilo_8_7_.synch_mode="off";
defparam hilo_8_7_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_9_ (
	.combout(hilo_8_Z[9]),
	.dataa(VCC),
	.datab(hilo_9),
	.datac(alu_func_o_0),
	.datad(a_o_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_9_.operation_mode="normal";
defparam hilo_8_9_.output_mode="comb_only";
defparam hilo_8_9_.lut_mask="cfc0";
defparam hilo_8_9_.synch_mode="off";
defparam hilo_8_9_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_11_ (
	.combout(hilo_8_Z[11]),
	.dataa(VCC),
	.datab(hilo[11]),
	.datac(alu_func_o_0),
	.datad(a_o_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_11_.operation_mode="normal";
defparam hilo_8_11_.output_mode="comb_only";
defparam hilo_8_11_.lut_mask="cfc0";
defparam hilo_8_11_.synch_mode="off";
defparam hilo_8_11_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_14_ (
	.combout(hilo_8_Z[14]),
	.dataa(VCC),
	.datab(hilo_14),
	.datac(alu_func_o_0),
	.datad(a_o_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_14_.operation_mode="normal";
defparam hilo_8_14_.output_mode="comb_only";
defparam hilo_8_14_.lut_mask="cfc0";
defparam hilo_8_14_.synch_mode="off";
defparam hilo_8_14_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_15_ (
	.combout(hilo_8_Z[15]),
	.dataa(VCC),
	.datab(hilo[15]),
	.datac(alu_func_o_0),
	.datad(a_o_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_15_.operation_mode="normal";
defparam hilo_8_15_.output_mode="comb_only";
defparam hilo_8_15_.lut_mask="cfc0";
defparam hilo_8_15_.synch_mode="off";
defparam hilo_8_15_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_16_ (
	.combout(hilo_8_Z[16]),
	.dataa(VCC),
	.datab(hilo_16),
	.datac(alu_func_o_0),
	.datad(a_o_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_16_.operation_mode="normal";
defparam hilo_8_16_.output_mode="comb_only";
defparam hilo_8_16_.lut_mask="cfc0";
defparam hilo_8_16_.synch_mode="off";
defparam hilo_8_16_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_17_ (
	.combout(hilo_8_Z[17]),
	.dataa(VCC),
	.datab(hilo_17),
	.datac(alu_func_o_0),
	.datad(a_o_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_17_.operation_mode="normal";
defparam hilo_8_17_.output_mode="comb_only";
defparam hilo_8_17_.lut_mask="cfc0";
defparam hilo_8_17_.synch_mode="off";
defparam hilo_8_17_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_19_ (
	.combout(hilo_8_Z[19]),
	.dataa(VCC),
	.datab(hilo_19),
	.datac(alu_func_o_0),
	.datad(a_o_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_19_.operation_mode="normal";
defparam hilo_8_19_.output_mode="comb_only";
defparam hilo_8_19_.lut_mask="cfc0";
defparam hilo_8_19_.synch_mode="off";
defparam hilo_8_19_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_20_ (
	.combout(hilo_8_Z[20]),
	.dataa(VCC),
	.datab(hilo_20),
	.datac(alu_func_o_0),
	.datad(a_o_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_20_.operation_mode="normal";
defparam hilo_8_20_.output_mode="comb_only";
defparam hilo_8_20_.lut_mask="cfc0";
defparam hilo_8_20_.synch_mode="off";
defparam hilo_8_20_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_23_ (
	.combout(hilo_8_Z[23]),
	.dataa(VCC),
	.datab(hilo_23),
	.datac(alu_func_o_0),
	.datad(a_o_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_23_.operation_mode="normal";
defparam hilo_8_23_.output_mode="comb_only";
defparam hilo_8_23_.lut_mask="cfc0";
defparam hilo_8_23_.synch_mode="off";
defparam hilo_8_23_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_27_ (
	.combout(hilo_8_Z[27]),
	.dataa(VCC),
	.datab(hilo_27),
	.datac(alu_func_o_0),
	.datad(a_o_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_27_.operation_mode="normal";
defparam hilo_8_27_.output_mode="comb_only";
defparam hilo_8_27_.lut_mask="cfc0";
defparam hilo_8_27_.synch_mode="off";
defparam hilo_8_27_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a3_1_59_ (
	.combout(hilo_37_iv_i_0_a3_1[59]),
	.dataa(hilo_60),
	.datab(hilo_15_1[63]),
	.datac(hilo_37_iv_i_0_a3_1_a[59]),
	.datad(hilo_37_iv_i_0_a3_6_0_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a3_1_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_a3_1_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a3_1_59_.lut_mask="f100";
defparam hilo_37_iv_i_0_a3_1_59_.synch_mode="off";
defparam hilo_37_iv_i_0_a3_1_59_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a3_1_a_59_ (
	.combout(hilo_37_iv_i_0_a3_1_a[59]),
	.dataa(sub_or_yn),
	.datab(hilo_0),
	.datac(un59_hilo_add28),
	.datad(un50_hilo_add28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a3_1_a_59_.operation_mode="normal";
defparam hilo_37_iv_i_0_a3_1_a_59_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a3_1_a_59_.lut_mask="0246";
defparam hilo_37_iv_i_0_a3_1_a_59_.synch_mode="off";
defparam hilo_37_iv_i_0_a3_1_a_59_.sum_lutc_input="datac";
// @5:633
  cyclone_lcell hilo_8_2_ (
	.combout(hilo_8_Z[2]),
	.dataa(VCC),
	.datab(hilo[2]),
	.datac(alu_func_o_0),
	.datad(a_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_8_2_.operation_mode="normal";
defparam hilo_8_2_.output_mode="comb_only";
defparam hilo_8_2_.lut_mask="cfc0";
defparam hilo_8_2_.synch_mode="off";
defparam hilo_8_2_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a3_0_0_44_ (
	.combout(hilo_37_iv_0_a3_0_0[44]),
	.dataa(hilo_45),
	.datab(sub_or_yn),
	.datac(sign),
	.datad(hilo_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a3_0_0_44_.operation_mode="normal";
defparam hilo_37_iv_0_a3_0_0_44_.output_mode="comb_only";
defparam hilo_37_iv_0_a3_0_0_44_.lut_mask="4015";
defparam hilo_37_iv_0_a3_0_0_44_.synch_mode="off";
defparam hilo_37_iv_0_a3_0_0_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a3_0_0_39_ (
	.combout(hilo_37_iv_0_a3_0_0[39]),
	.dataa(hilo_40),
	.datab(sub_or_yn),
	.datac(sign),
	.datad(hilo_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a3_0_0_39_.operation_mode="normal";
defparam hilo_37_iv_0_a3_0_0_39_.output_mode="comb_only";
defparam hilo_37_iv_0_a3_0_0_39_.lut_mask="4015";
defparam hilo_37_iv_0_a3_0_0_39_.synch_mode="off";
defparam hilo_37_iv_0_a3_0_0_39_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_46_ (
	.combout(hilo_37_iv_0_0[46]),
	.dataa(hilo_14),
	.datab(un59_hilo_add14),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_46_.operation_mode="normal";
defparam hilo_37_iv_0_0_46_.output_mode="comb_only";
defparam hilo_37_iv_0_0_46_.lut_mask="7350";
defparam hilo_37_iv_0_0_46_.synch_mode="off";
defparam hilo_37_iv_0_0_46_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_57_ (
	.combout(hilo_37_iv_0_0[57]),
	.dataa(hilo_25),
	.datab(un59_hilo_add25),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_57_.operation_mode="normal";
defparam hilo_37_iv_0_0_57_.output_mode="comb_only";
defparam hilo_37_iv_0_0_57_.lut_mask="7350";
defparam hilo_37_iv_0_0_57_.synch_mode="off";
defparam hilo_37_iv_0_0_57_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_48_ (
	.combout(hilo_37_iv_0_0[48]),
	.dataa(hilo_16),
	.datab(un59_hilo_add16),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_48_.operation_mode="normal";
defparam hilo_37_iv_0_0_48_.output_mode="comb_only";
defparam hilo_37_iv_0_0_48_.lut_mask="7350";
defparam hilo_37_iv_0_0_48_.synch_mode="off";
defparam hilo_37_iv_0_0_48_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_1_56_ (
	.combout(hilo_37_iv_0_1[56]),
	.dataa(un50_hilo_add24),
	.datab(un59_hilo_add24),
	.datac(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_1_56_.operation_mode="normal";
defparam hilo_37_iv_0_1_56_.output_mode="comb_only";
defparam hilo_37_iv_0_1_56_.lut_mask="7350";
defparam hilo_37_iv_0_1_56_.synch_mode="off";
defparam hilo_37_iv_0_1_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_50_ (
	.combout(hilo_37_iv_0_0_0[50]),
	.dataa(hilo_18),
	.datab(un50_hilo_add18),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_50_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_50_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_50_.lut_mask="7350";
defparam hilo_37_iv_0_0_0_50_.synch_mode="off";
defparam hilo_37_iv_0_0_0_50_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_51_ (
	.combout(hilo_37_iv_0_0[51]),
	.dataa(hilo_19),
	.datab(un59_hilo_add19),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_51_.operation_mode="normal";
defparam hilo_37_iv_0_0_51_.output_mode="comb_only";
defparam hilo_37_iv_0_0_51_.lut_mask="7350";
defparam hilo_37_iv_0_0_51_.synch_mode="off";
defparam hilo_37_iv_0_0_51_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_52_ (
	.combout(hilo_37_iv_0_0[52]),
	.dataa(hilo_20),
	.datab(un50_hilo_add20),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_52_.operation_mode="normal";
defparam hilo_37_iv_0_0_52_.output_mode="comb_only";
defparam hilo_37_iv_0_0_52_.lut_mask="7350";
defparam hilo_37_iv_0_0_52_.synch_mode="off";
defparam hilo_37_iv_0_0_52_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_62_ (
	.combout(hilo_37_iv_0_0_0[62]),
	.dataa(hilo_30),
	.datab(un50_hilo_add30),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_62_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_62_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_62_.lut_mask="7350";
defparam hilo_37_iv_0_0_0_62_.synch_mode="off";
defparam hilo_37_iv_0_0_0_62_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_38_ (
	.combout(hilo_37_iv_0_0[38]),
	.dataa(hilo[6]),
	.datab(un59_hilo_add6),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_38_.operation_mode="normal";
defparam hilo_37_iv_0_0_38_.output_mode="comb_only";
defparam hilo_37_iv_0_0_38_.lut_mask="7350";
defparam hilo_37_iv_0_0_38_.synch_mode="off";
defparam hilo_37_iv_0_0_38_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_60_ (
	.combout(hilo_37_iv_0_0[60]),
	.dataa(hilo_28),
	.datab(un59_hilo_add28),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_60_.operation_mode="normal";
defparam hilo_37_iv_0_0_60_.output_mode="comb_only";
defparam hilo_37_iv_0_0_60_.lut_mask="7350";
defparam hilo_37_iv_0_0_60_.synch_mode="off";
defparam hilo_37_iv_0_0_60_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_47_ (
	.combout(hilo_37_iv_0_0[47]),
	.dataa(hilo[15]),
	.datab(un50_hilo_add15),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_47_.operation_mode="normal";
defparam hilo_37_iv_0_0_47_.output_mode="comb_only";
defparam hilo_37_iv_0_0_47_.lut_mask="7350";
defparam hilo_37_iv_0_0_47_.synch_mode="off";
defparam hilo_37_iv_0_0_47_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_0_43_ (
	.combout(hilo_37_iv_i_0_a2_i_0[43]),
	.dataa(hilo[11]),
	.datab(un50_hilo_add11),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_0_43_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_0_43_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_0_43_.lut_mask="7350";
defparam hilo_37_iv_i_0_a2_i_0_43_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_0_43_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_61_ (
	.combout(hilo_37_iv_0_0[61]),
	.dataa(hilo_29),
	.datab(un50_hilo_add29),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_61_.operation_mode="normal";
defparam hilo_37_iv_0_0_61_.output_mode="comb_only";
defparam hilo_37_iv_0_0_61_.lut_mask="7350";
defparam hilo_37_iv_0_0_61_.synch_mode="off";
defparam hilo_37_iv_0_0_61_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_45_ (
	.combout(hilo_37_iv_0_0[45]),
	.dataa(hilo_13),
	.datab(un50_hilo_add13),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_45_.operation_mode="normal";
defparam hilo_37_iv_0_0_45_.output_mode="comb_only";
defparam hilo_37_iv_0_0_45_.lut_mask="7350";
defparam hilo_37_iv_0_0_45_.synch_mode="off";
defparam hilo_37_iv_0_0_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_58_ (
	.combout(hilo_37_iv_0_0[58]),
	.dataa(hilo_26),
	.datab(un59_hilo_add26),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_58_.operation_mode="normal";
defparam hilo_37_iv_0_0_58_.output_mode="comb_only";
defparam hilo_37_iv_0_0_58_.lut_mask="7350";
defparam hilo_37_iv_0_0_58_.synch_mode="off";
defparam hilo_37_iv_0_0_58_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_53_ (
	.combout(hilo_37_iv_0_0_0[53]),
	.dataa(hilo_21),
	.datab(un59_hilo_add21),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_53_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_53_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_53_.lut_mask="7350";
defparam hilo_37_iv_0_0_0_53_.synch_mode="off";
defparam hilo_37_iv_0_0_0_53_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_54_ (
	.combout(hilo_37_iv_0_0_0[54]),
	.dataa(hilo_22),
	.datab(un50_hilo_add22),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_54_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_54_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_54_.lut_mask="7350";
defparam hilo_37_iv_0_0_0_54_.synch_mode="off";
defparam hilo_37_iv_0_0_0_54_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_34_ (
	.combout(hilo_37_iv_0_0[34]),
	.dataa(hilo[2]),
	.datab(un59_hilo_add2),
	.datac(hilo_0_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_34_.operation_mode="normal";
defparam hilo_37_iv_0_0_34_.output_mode="comb_only";
defparam hilo_37_iv_0_0_34_.lut_mask="7350";
defparam hilo_37_iv_0_0_34_.synch_mode="off";
defparam hilo_37_iv_0_0_34_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_o3_0_63_ (
	.combout(hilo_37_iv_i_0_o3_0[63]),
	.dataa(un59_hilo_add31),
	.datab(un50_hilo_add31),
	.datac(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.datad(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_o3_0_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_o3_0_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_o3_0_63_.lut_mask="7530";
defparam hilo_37_iv_i_0_o3_0_63_.synch_mode="off";
defparam hilo_37_iv_i_0_o3_0_63_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_1_0_ (
	.combout(hilo_37_iv_1[0]),
	.dataa(op2_sign_reged),
	.datab(hilo_24_add32),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_1_0_.operation_mode="normal";
defparam hilo_37_iv_1_0_.output_mode="comb_only";
defparam hilo_37_iv_1_0_.lut_mask="ff90";
defparam hilo_37_iv_1_0_.synch_mode="off";
defparam hilo_37_iv_1_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_1_10_ (
	.combout(hilo_37_iv_1[10]),
	.dataa(VCC),
	.datab(hilo_9),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_1_10_.operation_mode="normal";
defparam hilo_37_iv_1_10_.output_mode="comb_only";
defparam hilo_37_iv_1_10_.lut_mask="ffc0";
defparam hilo_37_iv_1_10_.synch_mode="off";
defparam hilo_37_iv_1_10_.sum_lutc_input="datac";
// @5:630
  cyclone_lcell un1_hilo25_5_0_cZ (
	.combout(un1_hilo25_5_0),
	.dataa(start),
	.datab(rdy),
	.datac(un17_mul_0),
	.datad(hilo25_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_hilo25_5_0_cZ.operation_mode="normal";
defparam un1_hilo25_5_0_cZ.output_mode="comb_only";
defparam un1_hilo25_5_0_cZ.lut_mask="001d";
defparam un1_hilo25_5_0_cZ.synch_mode="off";
defparam un1_hilo25_5_0_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_27_cZ (
	.combout(un1_mul_3_i_o3_27),
	.dataa(un1_mul_3_i_o3_15),
	.datab(un1_mul_3_i_o3_16),
	.datac(un1_mul_3_i_o3_17),
	.datad(un1_mul_3_i_o3_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_27_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_27_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_27_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_27_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_27_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_26_cZ (
	.combout(un1_mul_3_i_o3_26),
	.dataa(hilo[34]),
	.datab(hilo[43]),
	.datac(un1_mul_3_i_o3_26_a),
	.datad(un1_mul_3_i_o3_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_26_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_26_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_26_cZ.lut_mask="ffef";
defparam un1_mul_3_i_o3_26_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_26_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_26_a_cZ (
	.combout(un1_mul_3_i_o3_26_a),
	.dataa(hilo_50),
	.datab(hilo_38),
	.datac(hilo_37),
	.datad(hilo_42),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_26_a_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_26_a_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_26_a_cZ.lut_mask="0001";
defparam un1_mul_3_i_o3_26_a_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_26_a_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_22_i_m_37_ (
	.combout(hilo_22_i_m[37]),
	.dataa(sign),
	.datab(hilo_19_Z[38]),
	.datac(hilo_15_3[37]),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_i_m_37_.operation_mode="normal";
defparam hilo_22_i_m_37_.output_mode="comb_only";
defparam hilo_22_i_m_37_.lut_mask="1b00";
defparam hilo_22_i_m_37_.synch_mode="off";
defparam hilo_22_i_m_37_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_22_i_m_40_ (
	.combout(hilo_22_i_m[40]),
	.dataa(sign),
	.datab(hilo_19_Z[41]),
	.datac(hilo_15_3[40]),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_i_m_40_.operation_mode="normal";
defparam hilo_22_i_m_40_.output_mode="comb_only";
defparam hilo_22_i_m_40_.lut_mask="1b00";
defparam hilo_22_i_m_40_.synch_mode="off";
defparam hilo_22_i_m_40_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_22_i_m_41_ (
	.combout(hilo_22_i_m[41]),
	.dataa(sign),
	.datab(hilo_19_Z[42]),
	.datac(hilo_15_3[41]),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_i_m_41_.operation_mode="normal";
defparam hilo_22_i_m_41_.output_mode="comb_only";
defparam hilo_22_i_m_41_.lut_mask="1b00";
defparam hilo_22_i_m_41_.synch_mode="off";
defparam hilo_22_i_m_41_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_22_i_m_42_ (
	.combout(hilo_22_i_m[42]),
	.dataa(sign),
	.datab(hilo_19_Z[43]),
	.datac(hilo_15_3[42]),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_i_m_42_.operation_mode="normal";
defparam hilo_22_i_m_42_.output_mode="comb_only";
defparam hilo_22_i_m_42_.lut_mask="1b00";
defparam hilo_22_i_m_42_.synch_mode="off";
defparam hilo_22_i_m_42_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_0_1_0_a2_1_51_ (
	.combout(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.dataa(sub_or_yn),
	.datab(sign),
	.datac(hilo_0),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_0_1_0_a2_1_51_.operation_mode="normal";
defparam hilo_37_iv_0_o2_0_1_0_a2_1_51_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_0_1_0_a2_1_51_.lut_mask="3800";
defparam hilo_37_iv_0_o2_0_1_0_a2_1_51_.synch_mode="off";
defparam hilo_37_iv_0_o2_0_1_0_a2_1_51_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_4_1_58_ (
	.combout(hilo_37_iv_0_a2_4_1[58]),
	.dataa(sub_or_yn),
	.datab(sign),
	.datac(hilo_0),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_4_1_58_.operation_mode="normal";
defparam hilo_37_iv_0_a2_4_1_58_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_4_1_58_.lut_mask="8700";
defparam hilo_37_iv_0_a2_4_1_58_.synch_mode="off";
defparam hilo_37_iv_0_a2_4_1_58_.sum_lutc_input="datac";
// @5:715
  cyclone_lcell eqop2_2_NE_9_cZ (
	.combout(eqop2_2_NE_9),
	.dataa(eqop2_2_NE_114_0),
	.datab(eqop2_2_NE_115_0),
	.datac(eqop2_2_NE_112),
	.datad(eqop2_2_NE_113_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_9_cZ.operation_mode="normal";
defparam eqop2_2_NE_9_cZ.output_mode="comb_only";
defparam eqop2_2_NE_9_cZ.lut_mask="fffe";
defparam eqop2_2_NE_9_cZ.synch_mode="off";
defparam eqop2_2_NE_9_cZ.sum_lutc_input="datac";
// @5:715
  cyclone_lcell eqop2_2_NE_10_cZ (
	.combout(eqop2_2_NE_10),
	.dataa(eqop2_2_NE_118),
	.datab(eqop2_2_NE_119_0_0),
	.datac(eqop2_2_NE_116_0),
	.datad(eqop2_2_NE_117_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_10_cZ.operation_mode="normal";
defparam eqop2_2_NE_10_cZ.output_mode="comb_only";
defparam eqop2_2_NE_10_cZ.lut_mask="fffe";
defparam eqop2_2_NE_10_cZ.synch_mode="off";
defparam eqop2_2_NE_10_cZ.sum_lutc_input="datac";
// @5:715
  cyclone_lcell eqop2_2_NE_11_cZ (
	.combout(eqop2_2_NE_11),
	.dataa(eqop2_2_NE_122_0),
	.datab(eqop2_2_NE_125_0),
	.datac(eqop2_2_NE_124_0_0),
	.datad(eqop2_2_NE_11_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_11_cZ.operation_mode="normal";
defparam eqop2_2_NE_11_cZ.output_mode="comb_only";
defparam eqop2_2_NE_11_cZ.lut_mask="fffe";
defparam eqop2_2_NE_11_cZ.synch_mode="off";
defparam eqop2_2_NE_11_cZ.sum_lutc_input="datac";
// @5:715
  cyclone_lcell eqop2_2_NE_11_a_cZ (
	.combout(eqop2_2_NE_11_a),
	.dataa(op2_reged[25]),
	.datab(op2_reged[9]),
	.datac(hilo_57),
	.datad(hilo_41),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_11_a_cZ.operation_mode="normal";
defparam eqop2_2_NE_11_a_cZ.output_mode="comb_only";
defparam eqop2_2_NE_11_a_cZ.lut_mask="7bde";
defparam eqop2_2_NE_11_a_cZ.synch_mode="off";
defparam eqop2_2_NE_11_a_cZ.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_10_cZ (
	.combout(eqnop2_2_NE_10),
	.dataa(eqnop2_2_NE_133),
	.datab(eqnop2_2_NE_135),
	.datac(eqnop2_2_NE_134),
	.datad(eqnop2_2_NE_136_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_10_cZ.operation_mode="normal";
defparam eqnop2_2_NE_10_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_10_cZ.lut_mask="fffe";
defparam eqnop2_2_NE_10_cZ.synch_mode="off";
defparam eqnop2_2_NE_10_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell addop2_0_sqmuxa_1_i_cZ (
	.combout(addop2_0_sqmuxa_1_i),
	.dataa(finish),
	.datab(count_5),
	.datac(rr_rst),
	.datad(op2_reged18_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam addop2_0_sqmuxa_1_i_cZ.operation_mode="normal";
defparam addop2_0_sqmuxa_1_i_cZ.output_mode="comb_only";
defparam addop2_0_sqmuxa_1_i_cZ.lut_mask="4f0f";
defparam addop2_0_sqmuxa_1_i_cZ.synch_mode="off";
defparam addop2_0_sqmuxa_1_i_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell finish_0_sqmuxa_i_0_cZ (
	.combout(finish_0_sqmuxa_i_0),
	.dataa(finish),
	.datab(count_5),
	.datac(op2_reged18_0_a3),
	.datad(finish_0_sqmuxa_i_0_o2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam finish_0_sqmuxa_i_0_cZ.operation_mode="normal";
defparam finish_0_sqmuxa_i_0_cZ.output_mode="comb_only";
defparam finish_0_sqmuxa_i_0_cZ.lut_mask="ff40";
defparam finish_0_sqmuxa_i_0_cZ.synch_mode="off";
defparam finish_0_sqmuxa_i_0_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_1_sqmuxa_0_a2 (
	.combout(hilo_1_sqmuxa_i),
	.dataa(rdy),
	.datab(rr_rst),
	.datac(un17_mul_0),
	.datad(hilo25_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_1_sqmuxa_0_a2.operation_mode="normal";
defparam hilo_1_sqmuxa_0_a2.output_mode="comb_only";
defparam hilo_1_sqmuxa_0_a2.lut_mask="ff7f";
defparam hilo_1_sqmuxa_0_a2.synch_mode="off";
defparam hilo_1_sqmuxa_0_a2.sum_lutc_input="datac";
// @5:609
  cyclone_lcell finish_0_sqmuxa_i_0_o2_cZ (
	.combout(finish_0_sqmuxa_i_0_o2),
	.dataa(rdy),
	.datab(rr_rst),
	.datac(un17_mul_0),
	.datad(hilo25_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam finish_0_sqmuxa_i_0_o2_cZ.operation_mode="normal";
defparam finish_0_sqmuxa_i_0_o2_cZ.output_mode="comb_only";
defparam finish_0_sqmuxa_i_0_o2_cZ.lut_mask="33b3";
defparam finish_0_sqmuxa_i_0_o2_cZ.synch_mode="off";
defparam finish_0_sqmuxa_i_0_o2_cZ.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_11_cZ (
	.combout(eqnop2_2_NE_11),
	.dataa(eqnop2_2_NE_137_0),
	.datab(eqnop2_2_NE_139_0),
	.datac(eqnop2_2_NE_141_0),
	.datad(eqnop2_2_NE_11_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_11_cZ.operation_mode="normal";
defparam eqnop2_2_NE_11_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_11_cZ.lut_mask="fffe";
defparam eqnop2_2_NE_11_cZ.synch_mode="off";
defparam eqnop2_2_NE_11_cZ.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_11_a_cZ (
	.combout(eqnop2_2_NE_11_a),
	.dataa(hilo_62),
	.datab(hilo_46),
	.datac(nop2_reged[14]),
	.datad(nop2_reged[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_11_a_cZ.operation_mode="normal";
defparam eqnop2_2_NE_11_a_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_11_a_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_11_a_cZ.synch_mode="off";
defparam eqnop2_2_NE_11_a_cZ.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_9_cZ (
	.combout(eqnop2_2_NE_9),
	.dataa(eqnop2_2_NE_129_0),
	.datab(eqnop2_2_NE_130_0_0),
	.datac(eqnop2_2_NE_131_0),
	.datad(eqnop2_2_NE_9_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_9_cZ.operation_mode="normal";
defparam eqnop2_2_NE_9_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_9_cZ.lut_mask="fffe";
defparam eqnop2_2_NE_9_cZ.synch_mode="off";
defparam eqnop2_2_NE_9_cZ.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_9_a_cZ (
	.combout(eqnop2_2_NE_9_a),
	.dataa(hilo_52),
	.datab(hilo_36),
	.datac(nop2_reged[4]),
	.datad(nop2_reged[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_9_a_cZ.operation_mode="normal";
defparam eqnop2_2_NE_9_a_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_9_a_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_9_a_cZ.synch_mode="off";
defparam eqnop2_2_NE_9_a_cZ.sum_lutc_input="datac";
// @5:630
  cyclone_lcell un1_rdy_0_sqmuxa_3_1_0_cZ (
	.combout(un1_rdy_0_sqmuxa_3_1_0),
	.dataa(overflow),
	.datab(count_5),
	.datac(un1_rdy_0_sqmuxa_3_1_0_a2),
	.datad(op2_reged18_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_rdy_0_sqmuxa_3_1_0_cZ.operation_mode="normal";
defparam un1_rdy_0_sqmuxa_3_1_0_cZ.output_mode="comb_only";
defparam un1_rdy_0_sqmuxa_3_1_0_cZ.lut_mask="f1f0";
defparam un1_rdy_0_sqmuxa_3_1_0_cZ.synch_mode="off";
defparam un1_rdy_0_sqmuxa_3_1_0_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_2_sqmuxa_0_a2_0_a3_cZ (
	.combout(hilo_2_sqmuxa_0_a2_0_a3),
	.dataa(start),
	.datab(mul),
	.datac(un1_rdy_0_sqmuxa_3_1_0_a3_0),
	.datad(op2_reged18_0_a3_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_2_sqmuxa_0_a2_0_a3_cZ.operation_mode="normal";
defparam hilo_2_sqmuxa_0_a2_0_a3_cZ.output_mode="comb_only";
defparam hilo_2_sqmuxa_0_a2_0_a3_cZ.lut_mask="2000";
defparam hilo_2_sqmuxa_0_a2_0_a3_cZ.synch_mode="off";
defparam hilo_2_sqmuxa_0_a2_0_a3_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_1_sqmuxa_1_0_a2_0_a3_cZ (
	.combout(hilo_1_sqmuxa_1_0_a2_0_a3),
	.dataa(start),
	.datab(mul),
	.datac(un1_rdy_0_sqmuxa_3_1_0_a3_0),
	.datad(op2_reged18_0_a3_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_1_sqmuxa_1_0_a2_0_a3_cZ.operation_mode="normal";
defparam hilo_1_sqmuxa_1_0_a2_0_a3_cZ.output_mode="comb_only";
defparam hilo_1_sqmuxa_1_0_a2_0_a3_cZ.lut_mask="8000";
defparam hilo_1_sqmuxa_1_0_a2_0_a3_cZ.synch_mode="off";
defparam hilo_1_sqmuxa_1_0_a2_0_a3_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_2_ (
	.combout(hilo_37_iv_0[2]),
	.dataa(hilo[3]),
	.datab(hilo_37_iv_0_a[2]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_2_.operation_mode="normal";
defparam hilo_37_iv_0_2_.output_mode="comb_only";
defparam hilo_37_iv_0_2_.lut_mask="ba30";
defparam hilo_37_iv_0_2_.synch_mode="off";
defparam hilo_37_iv_0_2_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_2_ (
	.combout(hilo_37_iv_0_a[2]),
	.dataa(hilo[2]),
	.datab(add1),
	.datac(un136_hilo_combout[2]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_2_.operation_mode="normal";
defparam hilo_37_iv_0_a_2_.output_mode="comb_only";
defparam hilo_37_iv_0_a_2_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_2_.synch_mode="off";
defparam hilo_37_iv_0_a_2_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_3_ (
	.combout(hilo_37_iv_0[3]),
	.dataa(hilo[4]),
	.datab(hilo_37_iv_0_a[3]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_3_.operation_mode="normal";
defparam hilo_37_iv_0_3_.output_mode="comb_only";
defparam hilo_37_iv_0_3_.lut_mask="ba30";
defparam hilo_37_iv_0_3_.synch_mode="off";
defparam hilo_37_iv_0_3_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_3_ (
	.combout(hilo_37_iv_0_a[3]),
	.dataa(hilo[3]),
	.datab(add1),
	.datac(un136_hilo_combout[3]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_3_.operation_mode="normal";
defparam hilo_37_iv_0_a_3_.output_mode="comb_only";
defparam hilo_37_iv_0_a_3_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_3_.synch_mode="off";
defparam hilo_37_iv_0_a_3_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_ (
	.combout(hilo_37_iv_0[0]),
	.dataa(hilo[1]),
	.datab(hilo_37_iv_0_a[0]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_.operation_mode="normal";
defparam hilo_37_iv_0_0_.output_mode="comb_only";
defparam hilo_37_iv_0_0_.lut_mask="eac0";
defparam hilo_37_iv_0_0_.synch_mode="off";
defparam hilo_37_iv_0_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_0_ (
	.combout(hilo_37_iv_0_a[0]),
	.dataa(add1),
	.datab(hilo_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_0_.operation_mode="normal";
defparam hilo_37_iv_0_a_0_.output_mode="comb_only";
defparam hilo_37_iv_0_a_0_.lut_mask="6666";
defparam hilo_37_iv_0_a_0_.synch_mode="off";
defparam hilo_37_iv_0_a_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_ (
	.combout(hilo_37_iv_0[4]),
	.dataa(hilo[5]),
	.datab(hilo_37_iv_0_a[4]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_.operation_mode="normal";
defparam hilo_37_iv_0_4_.output_mode="comb_only";
defparam hilo_37_iv_0_4_.lut_mask="ba30";
defparam hilo_37_iv_0_4_.synch_mode="off";
defparam hilo_37_iv_0_4_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_4_ (
	.combout(hilo_37_iv_0_a[4]),
	.dataa(hilo[4]),
	.datab(add1),
	.datac(un136_hilo_combout[4]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_4_.operation_mode="normal";
defparam hilo_37_iv_0_a_4_.output_mode="comb_only";
defparam hilo_37_iv_0_a_4_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_4_.synch_mode="off";
defparam hilo_37_iv_0_a_4_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_1_ (
	.combout(hilo_37_iv_0_0[1]),
	.dataa(hilo[1]),
	.datab(un136_hilo_combout[1]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_1_.operation_mode="normal";
defparam hilo_37_iv_0_0_1_.output_mode="comb_only";
defparam hilo_37_iv_0_0_1_.lut_mask="eca0";
defparam hilo_37_iv_0_0_1_.synch_mode="off";
defparam hilo_37_iv_0_0_1_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_19_ (
	.combout(hilo_37_iv_0[19]),
	.dataa(hilo_20),
	.datab(hilo_37_iv_0_a[19]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_19_.operation_mode="normal";
defparam hilo_37_iv_0_19_.output_mode="comb_only";
defparam hilo_37_iv_0_19_.lut_mask="ba30";
defparam hilo_37_iv_0_19_.synch_mode="off";
defparam hilo_37_iv_0_19_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_19_ (
	.combout(hilo_37_iv_0_a[19]),
	.dataa(hilo_19),
	.datab(add1),
	.datac(un136_hilo_combout[19]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_19_.operation_mode="normal";
defparam hilo_37_iv_0_a_19_.output_mode="comb_only";
defparam hilo_37_iv_0_a_19_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_19_.synch_mode="off";
defparam hilo_37_iv_0_a_19_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_23_ (
	.combout(hilo_37_iv_0[23]),
	.dataa(hilo_24),
	.datab(hilo_37_iv_0_a[23]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_23_.operation_mode="normal";
defparam hilo_37_iv_0_23_.output_mode="comb_only";
defparam hilo_37_iv_0_23_.lut_mask="ba30";
defparam hilo_37_iv_0_23_.synch_mode="off";
defparam hilo_37_iv_0_23_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_23_ (
	.combout(hilo_37_iv_0_a[23]),
	.dataa(hilo_23),
	.datab(add1),
	.datac(un136_hilo_combout[23]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_23_.operation_mode="normal";
defparam hilo_37_iv_0_a_23_.output_mode="comb_only";
defparam hilo_37_iv_0_a_23_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_23_.synch_mode="off";
defparam hilo_37_iv_0_a_23_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_17_ (
	.combout(hilo_37_iv_0[17]),
	.dataa(hilo_18),
	.datab(hilo_37_iv_0_a[17]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_17_.operation_mode="normal";
defparam hilo_37_iv_0_17_.output_mode="comb_only";
defparam hilo_37_iv_0_17_.lut_mask="ba30";
defparam hilo_37_iv_0_17_.synch_mode="off";
defparam hilo_37_iv_0_17_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_17_ (
	.combout(hilo_37_iv_0_a[17]),
	.dataa(hilo_17),
	.datab(add1),
	.datac(un136_hilo_combout[17]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_17_.operation_mode="normal";
defparam hilo_37_iv_0_a_17_.output_mode="comb_only";
defparam hilo_37_iv_0_a_17_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_17_.synch_mode="off";
defparam hilo_37_iv_0_a_17_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_27_ (
	.combout(hilo_37_iv_0[27]),
	.dataa(hilo_28),
	.datab(hilo_37_iv_0_a[27]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_27_.operation_mode="normal";
defparam hilo_37_iv_0_27_.output_mode="comb_only";
defparam hilo_37_iv_0_27_.lut_mask="ba30";
defparam hilo_37_iv_0_27_.synch_mode="off";
defparam hilo_37_iv_0_27_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_27_ (
	.combout(hilo_37_iv_0_a[27]),
	.dataa(hilo_27),
	.datab(add1),
	.datac(un136_hilo_combout[27]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_27_.operation_mode="normal";
defparam hilo_37_iv_0_a_27_.output_mode="comb_only";
defparam hilo_37_iv_0_a_27_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_27_.synch_mode="off";
defparam hilo_37_iv_0_a_27_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_10_ (
	.combout(hilo_37_iv_0[10]),
	.dataa(hilo[11]),
	.datab(hilo_37_iv_0_a[10]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_10_.operation_mode="normal";
defparam hilo_37_iv_0_10_.output_mode="comb_only";
defparam hilo_37_iv_0_10_.lut_mask="ba30";
defparam hilo_37_iv_0_10_.synch_mode="off";
defparam hilo_37_iv_0_10_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_10_ (
	.combout(hilo_37_iv_0_a[10]),
	.dataa(hilo[10]),
	.datab(add1),
	.datac(un136_hilo_combout[10]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_10_.operation_mode="normal";
defparam hilo_37_iv_0_a_10_.output_mode="comb_only";
defparam hilo_37_iv_0_a_10_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_10_.synch_mode="off";
defparam hilo_37_iv_0_a_10_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_7_ (
	.combout(hilo_37_iv_0[7]),
	.dataa(hilo_8),
	.datab(hilo_37_iv_0_a[7]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_7_.operation_mode="normal";
defparam hilo_37_iv_0_7_.output_mode="comb_only";
defparam hilo_37_iv_0_7_.lut_mask="ba30";
defparam hilo_37_iv_0_7_.synch_mode="off";
defparam hilo_37_iv_0_7_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_7_ (
	.combout(hilo_37_iv_0_a[7]),
	.dataa(hilo_7),
	.datab(add1),
	.datac(un136_hilo_combout[7]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_7_.operation_mode="normal";
defparam hilo_37_iv_0_a_7_.output_mode="comb_only";
defparam hilo_37_iv_0_a_7_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_7_.synch_mode="off";
defparam hilo_37_iv_0_a_7_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_11_ (
	.combout(hilo_37_iv_0[11]),
	.dataa(hilo_12),
	.datab(hilo_37_iv_0_a[11]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_11_.operation_mode="normal";
defparam hilo_37_iv_0_11_.output_mode="comb_only";
defparam hilo_37_iv_0_11_.lut_mask="ba30";
defparam hilo_37_iv_0_11_.synch_mode="off";
defparam hilo_37_iv_0_11_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_11_ (
	.combout(hilo_37_iv_0_a[11]),
	.dataa(hilo[11]),
	.datab(add1),
	.datac(un136_hilo_combout[11]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_11_.operation_mode="normal";
defparam hilo_37_iv_0_a_11_.output_mode="comb_only";
defparam hilo_37_iv_0_a_11_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_11_.synch_mode="off";
defparam hilo_37_iv_0_a_11_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_14_ (
	.combout(hilo_37_iv_0[14]),
	.dataa(hilo[15]),
	.datab(hilo_37_iv_0_a[14]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_14_.operation_mode="normal";
defparam hilo_37_iv_0_14_.output_mode="comb_only";
defparam hilo_37_iv_0_14_.lut_mask="ba30";
defparam hilo_37_iv_0_14_.synch_mode="off";
defparam hilo_37_iv_0_14_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_14_ (
	.combout(hilo_37_iv_0_a[14]),
	.dataa(hilo_14),
	.datab(add1),
	.datac(un136_hilo_combout[14]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_14_.operation_mode="normal";
defparam hilo_37_iv_0_a_14_.output_mode="comb_only";
defparam hilo_37_iv_0_a_14_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_14_.synch_mode="off";
defparam hilo_37_iv_0_a_14_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_16_ (
	.combout(hilo_37_iv_0[16]),
	.dataa(hilo_17),
	.datab(hilo_37_iv_0_a[16]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_16_.operation_mode="normal";
defparam hilo_37_iv_0_16_.output_mode="comb_only";
defparam hilo_37_iv_0_16_.lut_mask="ba30";
defparam hilo_37_iv_0_16_.synch_mode="off";
defparam hilo_37_iv_0_16_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_16_ (
	.combout(hilo_37_iv_0_a[16]),
	.dataa(hilo_16),
	.datab(add1),
	.datac(un136_hilo_combout[16]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_16_.operation_mode="normal";
defparam hilo_37_iv_0_a_16_.output_mode="comb_only";
defparam hilo_37_iv_0_a_16_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_16_.synch_mode="off";
defparam hilo_37_iv_0_a_16_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_9_ (
	.combout(hilo_37_iv_0_0[9]),
	.dataa(hilo[10]),
	.datab(hilo_37_iv_0_0_a[9]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_9_.operation_mode="normal";
defparam hilo_37_iv_0_0_9_.output_mode="comb_only";
defparam hilo_37_iv_0_0_9_.lut_mask="ba30";
defparam hilo_37_iv_0_0_9_.synch_mode="off";
defparam hilo_37_iv_0_0_9_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_a_9_ (
	.combout(hilo_37_iv_0_0_a[9]),
	.dataa(hilo_9),
	.datab(add1),
	.datac(un136_hilo_combout[9]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_a_9_.operation_mode="normal";
defparam hilo_37_iv_0_0_a_9_.output_mode="comb_only";
defparam hilo_37_iv_0_0_a_9_.lut_mask="1d1d";
defparam hilo_37_iv_0_0_a_9_.synch_mode="off";
defparam hilo_37_iv_0_0_a_9_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_6_ (
	.combout(hilo_37_iv_0[6]),
	.dataa(hilo_7),
	.datab(hilo_37_iv_0_a[6]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_6_.operation_mode="normal";
defparam hilo_37_iv_0_6_.output_mode="comb_only";
defparam hilo_37_iv_0_6_.lut_mask="ba30";
defparam hilo_37_iv_0_6_.synch_mode="off";
defparam hilo_37_iv_0_6_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_6_ (
	.combout(hilo_37_iv_0_a[6]),
	.dataa(hilo[6]),
	.datab(add1),
	.datac(un136_hilo_combout[6]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_6_.operation_mode="normal";
defparam hilo_37_iv_0_a_6_.output_mode="comb_only";
defparam hilo_37_iv_0_a_6_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_6_.synch_mode="off";
defparam hilo_37_iv_0_a_6_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_5_ (
	.combout(hilo_37_iv_0[5]),
	.dataa(hilo[6]),
	.datab(hilo_37_iv_0_a[5]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_5_.operation_mode="normal";
defparam hilo_37_iv_0_5_.output_mode="comb_only";
defparam hilo_37_iv_0_5_.lut_mask="ba30";
defparam hilo_37_iv_0_5_.synch_mode="off";
defparam hilo_37_iv_0_5_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_5_ (
	.combout(hilo_37_iv_0_a[5]),
	.dataa(hilo[5]),
	.datab(add1),
	.datac(un136_hilo_combout[5]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_5_.operation_mode="normal";
defparam hilo_37_iv_0_a_5_.output_mode="comb_only";
defparam hilo_37_iv_0_a_5_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_5_.synch_mode="off";
defparam hilo_37_iv_0_a_5_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_15_ (
	.combout(hilo_37_iv_0[15]),
	.dataa(hilo_16),
	.datab(hilo_37_iv_0_a[15]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_15_.operation_mode="normal";
defparam hilo_37_iv_0_15_.output_mode="comb_only";
defparam hilo_37_iv_0_15_.lut_mask="ba30";
defparam hilo_37_iv_0_15_.synch_mode="off";
defparam hilo_37_iv_0_15_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_15_ (
	.combout(hilo_37_iv_0_a[15]),
	.dataa(hilo[15]),
	.datab(add1),
	.datac(un136_hilo_combout[15]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_15_.operation_mode="normal";
defparam hilo_37_iv_0_a_15_.output_mode="comb_only";
defparam hilo_37_iv_0_a_15_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_15_.synch_mode="off";
defparam hilo_37_iv_0_a_15_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_20_ (
	.combout(hilo_37_iv_0[20]),
	.dataa(hilo_21),
	.datab(hilo_37_iv_0_a[20]),
	.datac(hilo_3_sqmuxa_0_a2_0_a3),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_20_.operation_mode="normal";
defparam hilo_37_iv_0_20_.output_mode="comb_only";
defparam hilo_37_iv_0_20_.lut_mask="ba30";
defparam hilo_37_iv_0_20_.synch_mode="off";
defparam hilo_37_iv_0_20_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a_20_ (
	.combout(hilo_37_iv_0_a[20]),
	.dataa(hilo_20),
	.datab(add1),
	.datac(un136_hilo_combout[20]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a_20_.operation_mode="normal";
defparam hilo_37_iv_0_a_20_.output_mode="comb_only";
defparam hilo_37_iv_0_a_20_.lut_mask="1d1d";
defparam hilo_37_iv_0_a_20_.synch_mode="off";
defparam hilo_37_iv_0_a_20_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_28_ (
	.combout(hilo_37_iv_0_0_0[28]),
	.dataa(hilo_28),
	.datab(un136_hilo_combout[28]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_28_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_28_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_28_.lut_mask="eca0";
defparam hilo_37_iv_0_0_0_28_.synch_mode="off";
defparam hilo_37_iv_0_0_0_28_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_26_ (
	.combout(hilo_37_iv_0_0_0[26]),
	.dataa(hilo_26),
	.datab(un136_hilo_combout[26]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_26_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_26_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_26_.lut_mask="eca0";
defparam hilo_37_iv_0_0_0_26_.synch_mode="off";
defparam hilo_37_iv_0_0_0_26_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_22_ (
	.combout(hilo_37_iv_0_0[22]),
	.dataa(hilo_22),
	.datab(un136_hilo_combout[22]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_22_.operation_mode="normal";
defparam hilo_37_iv_0_0_22_.output_mode="comb_only";
defparam hilo_37_iv_0_0_22_.lut_mask="eca0";
defparam hilo_37_iv_0_0_22_.synch_mode="off";
defparam hilo_37_iv_0_0_22_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_30_ (
	.combout(hilo_37_iv_0_0_0[30]),
	.dataa(hilo_30),
	.datab(un136_hilo_combout[30]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_30_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_30_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_30_.lut_mask="eca0";
defparam hilo_37_iv_0_0_0_30_.synch_mode="off";
defparam hilo_37_iv_0_0_0_30_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_8_ (
	.combout(hilo_37_iv_0_0[8]),
	.dataa(hilo_8),
	.datab(un136_hilo_combout[8]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_8_.operation_mode="normal";
defparam hilo_37_iv_0_0_8_.output_mode="comb_only";
defparam hilo_37_iv_0_0_8_.lut_mask="eca0";
defparam hilo_37_iv_0_0_8_.synch_mode="off";
defparam hilo_37_iv_0_0_8_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_24_ (
	.combout(hilo_37_iv_0_0[24]),
	.dataa(hilo_24),
	.datab(un136_hilo_combout[24]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_24_.operation_mode="normal";
defparam hilo_37_iv_0_0_24_.output_mode="comb_only";
defparam hilo_37_iv_0_0_24_.lut_mask="eca0";
defparam hilo_37_iv_0_0_24_.synch_mode="off";
defparam hilo_37_iv_0_0_24_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_0_18_ (
	.combout(hilo_37_iv_0_0_0[18]),
	.dataa(hilo_18),
	.datab(un136_hilo_combout[18]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_0_18_.operation_mode="normal";
defparam hilo_37_iv_0_0_0_18_.output_mode="comb_only";
defparam hilo_37_iv_0_0_0_18_.lut_mask="eca0";
defparam hilo_37_iv_0_0_0_18_.synch_mode="off";
defparam hilo_37_iv_0_0_0_18_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_29_ (
	.combout(hilo_37_iv_0_0[29]),
	.dataa(hilo_29),
	.datab(un136_hilo_combout[29]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_29_.operation_mode="normal";
defparam hilo_37_iv_0_0_29_.output_mode="comb_only";
defparam hilo_37_iv_0_0_29_.lut_mask="eca0";
defparam hilo_37_iv_0_0_29_.synch_mode="off";
defparam hilo_37_iv_0_0_29_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_12_ (
	.combout(hilo_37_iv_0_0[12]),
	.dataa(hilo_12),
	.datab(un136_hilo_combout[12]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_12_.operation_mode="normal";
defparam hilo_37_iv_0_0_12_.output_mode="comb_only";
defparam hilo_37_iv_0_0_12_.lut_mask="eca0";
defparam hilo_37_iv_0_0_12_.synch_mode="off";
defparam hilo_37_iv_0_0_12_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_21_ (
	.combout(hilo_37_iv_0_0[21]),
	.dataa(hilo_21),
	.datab(un136_hilo_combout[21]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_21_.operation_mode="normal";
defparam hilo_37_iv_0_0_21_.output_mode="comb_only";
defparam hilo_37_iv_0_0_21_.lut_mask="eca0";
defparam hilo_37_iv_0_0_21_.synch_mode="off";
defparam hilo_37_iv_0_0_21_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_25_ (
	.combout(hilo_37_iv_0_0[25]),
	.dataa(hilo_25),
	.datab(un136_hilo_combout[25]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_25_.operation_mode="normal";
defparam hilo_37_iv_0_0_25_.output_mode="comb_only";
defparam hilo_37_iv_0_0_25_.lut_mask="eca0";
defparam hilo_37_iv_0_0_25_.synch_mode="off";
defparam hilo_37_iv_0_0_25_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_13_ (
	.combout(hilo_37_iv_0_0[13]),
	.dataa(hilo_13),
	.datab(un136_hilo_combout[13]),
	.datac(hilo_37_iv_0_o3[12]),
	.datad(hilo_37_iv_0_a2_3_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_13_.operation_mode="normal";
defparam hilo_37_iv_0_0_13_.output_mode="comb_only";
defparam hilo_37_iv_0_0_13_.lut_mask="eca0";
defparam hilo_37_iv_0_0_13_.synch_mode="off";
defparam hilo_37_iv_0_0_13_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo25_0_a2_cZ (
	.combout(hilo25_0_a2),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo25_0_a2_cZ.operation_mode="normal";
defparam hilo25_0_a2_cZ.output_mode="comb_only";
defparam hilo25_0_a2_cZ.lut_mask="8000";
defparam hilo25_0_a2_cZ.synch_mode="off";
defparam hilo25_0_a2_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_144_0_cZ (
	.combout(eqnop2_2_NE_144_0),
	.dataa(hilo_64),
	.datab(nop2_reged[32]),
	.datac(eqnop2_2_NE_144_0_a),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_144_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_144_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_144_0_cZ.lut_mask="f6f6";
defparam eqnop2_2_NE_144_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_144_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_144_0_a_cZ (
	.combout(eqnop2_2_NE_144_0_a),
	.dataa(op2_reged[0]),
	.datab(hilo_48),
	.datac(hilo[32]),
	.datad(nop2_reged[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_144_0_a_cZ.operation_mode="normal";
defparam eqnop2_2_NE_144_0_a_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_144_0_a_cZ.lut_mask="7bde";
defparam eqnop2_2_NE_144_0_a_cZ.synch_mode="off";
defparam eqnop2_2_NE_144_0_a_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_127_cZ (
	.combout(eqop2_2_NE_127),
	.dataa(op2_reged[16]),
	.datab(hilo_48),
	.datac(eqop2_2_NE_127_s),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_127_cZ.operation_mode="normal";
defparam eqop2_2_NE_127_cZ.output_mode="comb_only";
defparam eqop2_2_NE_127_cZ.lut_mask="f6f6";
defparam eqop2_2_NE_127_cZ.synch_mode="off";
defparam eqop2_2_NE_127_cZ.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_3_sqmuxa_0_a2_0_a3_cZ (
	.combout(hilo_3_sqmuxa_0_a2_0_a3),
	.dataa(finish),
	.datab(start),
	.datac(count_5),
	.datad(op2_reged18_0_a3_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_3_sqmuxa_0_a2_0_a3_cZ.operation_mode="normal";
defparam hilo_3_sqmuxa_0_a2_0_a3_cZ.output_mode="comb_only";
defparam hilo_3_sqmuxa_0_a2_0_a3_cZ.lut_mask="8000";
defparam hilo_3_sqmuxa_0_a2_0_a3_cZ.synch_mode="off";
defparam hilo_3_sqmuxa_0_a2_0_a3_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_32_ (
	.combout(hilo_33_i_m[32]),
	.dataa(hilo[32]),
	.datab(hilo_33_1[55]),
	.datac(hilo_33_i_m_a[32]),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_32_.operation_mode="normal";
defparam hilo_33_i_m_32_.output_mode="comb_only";
defparam hilo_33_i_m_32_.lut_mask="d100";
defparam hilo_33_i_m_32_.synch_mode="off";
defparam hilo_33_i_m_32_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_a_32_ (
	.combout(hilo_33_i_m_a[32]),
	.dataa(addnop2),
	.datab(un59_hilo_add0),
	.datac(un50_hilo_add0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_a_32_.operation_mode="normal";
defparam hilo_33_i_m_a_32_.output_mode="comb_only";
defparam hilo_33_i_m_a_32_.lut_mask="1b1b";
defparam hilo_33_i_m_a_32_.synch_mode="off";
defparam hilo_33_i_m_a_32_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_33_ (
	.combout(hilo_33_i_m[33]),
	.dataa(hilo[33]),
	.datab(hilo_33_1[55]),
	.datac(hilo_33_i_m_a[33]),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_33_.operation_mode="normal";
defparam hilo_33_i_m_33_.output_mode="comb_only";
defparam hilo_33_i_m_33_.lut_mask="d100";
defparam hilo_33_i_m_33_.synch_mode="off";
defparam hilo_33_i_m_33_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_a_33_ (
	.combout(hilo_33_i_m_a[33]),
	.dataa(addnop2),
	.datab(un59_hilo_add1),
	.datac(un50_hilo_add1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_a_33_.operation_mode="normal";
defparam hilo_33_i_m_a_33_.output_mode="comb_only";
defparam hilo_33_i_m_a_33_.lut_mask="1b1b";
defparam hilo_33_i_m_a_33_.synch_mode="off";
defparam hilo_33_i_m_a_33_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_36_ (
	.combout(hilo_33_i_m[36]),
	.dataa(hilo_36),
	.datab(hilo_33_1[55]),
	.datac(hilo_33_i_m_a[36]),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_36_.operation_mode="normal";
defparam hilo_33_i_m_36_.output_mode="comb_only";
defparam hilo_33_i_m_36_.lut_mask="d100";
defparam hilo_33_i_m_36_.synch_mode="off";
defparam hilo_33_i_m_36_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_a_36_ (
	.combout(hilo_33_i_m_a[36]),
	.dataa(addnop2),
	.datab(un59_hilo_add4),
	.datac(un50_hilo_add4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_a_36_.operation_mode="normal";
defparam hilo_33_i_m_a_36_.output_mode="comb_only";
defparam hilo_33_i_m_a_36_.lut_mask="1b1b";
defparam hilo_33_i_m_a_36_.synch_mode="off";
defparam hilo_33_i_m_a_36_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_49_ (
	.combout(hilo_33_i_m[49]),
	.dataa(hilo_49),
	.datab(hilo_33_1[55]),
	.datac(hilo_33_i_m_a[49]),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_49_.operation_mode="normal";
defparam hilo_33_i_m_49_.output_mode="comb_only";
defparam hilo_33_i_m_49_.lut_mask="d100";
defparam hilo_33_i_m_49_.synch_mode="off";
defparam hilo_33_i_m_49_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_a_49_ (
	.combout(hilo_33_i_m_a[49]),
	.dataa(addnop2),
	.datab(un59_hilo_add17),
	.datac(un50_hilo_add17),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_a_49_.operation_mode="normal";
defparam hilo_33_i_m_a_49_.output_mode="comb_only";
defparam hilo_33_i_m_a_49_.lut_mask="1b1b";
defparam hilo_33_i_m_a_49_.synch_mode="off";
defparam hilo_33_i_m_a_49_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_55_ (
	.combout(hilo_33_i_m[55]),
	.dataa(hilo_55),
	.datab(hilo_33_1[55]),
	.datac(hilo_33_i_m_a[55]),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_55_.operation_mode="normal";
defparam hilo_33_i_m_55_.output_mode="comb_only";
defparam hilo_33_i_m_55_.lut_mask="d100";
defparam hilo_33_i_m_55_.synch_mode="off";
defparam hilo_33_i_m_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_33_i_m_a_55_ (
	.combout(hilo_33_i_m_a[55]),
	.dataa(addnop2),
	.datab(un59_hilo_add23),
	.datac(un50_hilo_add23),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_i_m_a_55_.operation_mode="normal";
defparam hilo_33_i_m_a_55_.output_mode="comb_only";
defparam hilo_33_i_m_a_55_.lut_mask="1b1b";
defparam hilo_33_i_m_a_55_.synch_mode="off";
defparam hilo_33_i_m_a_55_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_32_ (
	.combout(hilo_22_Z[32]),
	.dataa(sign),
	.datab(hilo_15_1[63]),
	.datac(hilo_22_a[32]),
	.datad(hilo_15_2[32]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_32_.operation_mode="normal";
defparam hilo_22_32_.output_mode="comb_only";
defparam hilo_22_32_.lut_mask="8f07";
defparam hilo_22_32_.synch_mode="off";
defparam hilo_22_32_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_a_32_ (
	.combout(hilo_22_a[32]),
	.dataa(hilo[33]),
	.datab(sign),
	.datac(hilo_0),
	.datad(un59_hilo_add1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_a_32_.operation_mode="normal";
defparam hilo_22_a_32_.output_mode="comb_only";
defparam hilo_22_a_32_.lut_mask="4575";
defparam hilo_22_a_32_.synch_mode="off";
defparam hilo_22_a_32_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_33_ (
	.combout(hilo_22_Z[33]),
	.dataa(sign),
	.datab(hilo_15_1[63]),
	.datac(hilo_22_a[33]),
	.datad(hilo_15_2[33]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_33_.operation_mode="normal";
defparam hilo_22_33_.output_mode="comb_only";
defparam hilo_22_33_.lut_mask="8f07";
defparam hilo_22_33_.synch_mode="off";
defparam hilo_22_33_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_a_33_ (
	.combout(hilo_22_a[33]),
	.dataa(hilo[34]),
	.datab(sign),
	.datac(hilo_0),
	.datad(un59_hilo_add2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_a_33_.operation_mode="normal";
defparam hilo_22_a_33_.output_mode="comb_only";
defparam hilo_22_a_33_.lut_mask="4575";
defparam hilo_22_a_33_.synch_mode="off";
defparam hilo_22_a_33_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_36_ (
	.combout(hilo_22_Z[36]),
	.dataa(sign),
	.datab(hilo_15_1[63]),
	.datac(hilo_22_a[36]),
	.datad(hilo_15_2[36]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_36_.operation_mode="normal";
defparam hilo_22_36_.output_mode="comb_only";
defparam hilo_22_36_.lut_mask="8f07";
defparam hilo_22_36_.synch_mode="off";
defparam hilo_22_36_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_a_36_ (
	.combout(hilo_22_a[36]),
	.dataa(hilo_37),
	.datab(sign),
	.datac(hilo_0),
	.datad(un59_hilo_add5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_a_36_.operation_mode="normal";
defparam hilo_22_a_36_.output_mode="comb_only";
defparam hilo_22_a_36_.lut_mask="4575";
defparam hilo_22_a_36_.synch_mode="off";
defparam hilo_22_a_36_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_49_ (
	.combout(hilo_22_Z[49]),
	.dataa(sign),
	.datab(hilo_15_1[63]),
	.datac(hilo_22_a[49]),
	.datad(hilo_15_2_i_m2[49]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_49_.operation_mode="normal";
defparam hilo_22_49_.output_mode="comb_only";
defparam hilo_22_49_.lut_mask="8f07";
defparam hilo_22_49_.synch_mode="off";
defparam hilo_22_49_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_a_49_ (
	.combout(hilo_22_a[49]),
	.dataa(hilo_50),
	.datab(sign),
	.datac(hilo_0),
	.datad(un59_hilo_add18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_a_49_.operation_mode="normal";
defparam hilo_22_a_49_.output_mode="comb_only";
defparam hilo_22_a_49_.lut_mask="4575";
defparam hilo_22_a_49_.synch_mode="off";
defparam hilo_22_a_49_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_55_ (
	.combout(hilo_22_Z[55]),
	.dataa(sign),
	.datab(hilo_15_1[63]),
	.datac(hilo_22_a[55]),
	.datad(hilo_15_2_i_m2[55]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_55_.operation_mode="normal";
defparam hilo_22_55_.output_mode="comb_only";
defparam hilo_22_55_.lut_mask="8f07";
defparam hilo_22_55_.synch_mode="off";
defparam hilo_22_55_.sum_lutc_input="datac";
// @5:671
  cyclone_lcell hilo_22_a_55_ (
	.combout(hilo_22_a[55]),
	.dataa(hilo_56),
	.datab(sign),
	.datac(hilo_0),
	.datad(un59_hilo_add24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_22_a_55_.operation_mode="normal";
defparam hilo_22_a_55_.output_mode="comb_only";
defparam hilo_22_a_55_.lut_mask="4575";
defparam hilo_22_a_55_.synch_mode="off";
defparam hilo_22_a_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_3_56_ (
	.combout(hilo_37_iv_0_a2_3[56]),
	.dataa(hilo_57),
	.datab(hilo_15_1[63]),
	.datac(hilo_37_iv_0_a2_3_a[56]),
	.datad(hilo_37_iv_i_0_a3_6_0_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_3_56_.operation_mode="normal";
defparam hilo_37_iv_0_a2_3_56_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_3_56_.lut_mask="d100";
defparam hilo_37_iv_0_a2_3_56_.synch_mode="off";
defparam hilo_37_iv_0_a2_3_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_3_a_56_ (
	.combout(hilo_37_iv_0_a2_3_a[56]),
	.dataa(sub_or_yn),
	.datab(un50_hilo_add25),
	.datac(un59_hilo_add25),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_3_a_56_.operation_mode="normal";
defparam hilo_37_iv_0_a2_3_a_56_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_3_a_56_.lut_mask="1b1b";
defparam hilo_37_iv_0_a2_3_a_56_.synch_mode="off";
defparam hilo_37_iv_0_a2_3_a_56_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_a2_6_35_ (
	.combout(hilo_37_iv_i_0_a2_i_a2_6[35]),
	.dataa(hilo_36),
	.datab(hilo_15_1[63]),
	.datac(hilo_37_iv_i_0_a2_i_a2_6_a[35]),
	.datad(hilo_37_iv_i_0_a3_6_0_0_a3[63]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_a2_6_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_a2_6_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_a2_6_35_.lut_mask="d100";
defparam hilo_37_iv_i_0_a2_i_a2_6_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_a2_6_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_a2_6_a_35_ (
	.combout(hilo_37_iv_i_0_a2_i_a2_6_a[35]),
	.dataa(sub_or_yn),
	.datab(un50_hilo_add4),
	.datac(un59_hilo_add4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_a2_6_a_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_a2_6_a_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_a2_6_a_35_.lut_mask="1b1b";
defparam hilo_37_iv_i_0_a2_i_a2_6_a_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_a2_6_a_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a4_3_a2_1_a3_54_ (
	.combout(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.dataa(sub_or_yn),
	.datab(sign),
	.datac(hilo_0),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a4_3_a2_1_a3_54_.operation_mode="normal";
defparam hilo_37_iv_0_a4_3_a2_1_a3_54_.output_mode="comb_only";
defparam hilo_37_iv_0_a4_3_a2_1_a3_54_.lut_mask="4000";
defparam hilo_37_iv_0_a4_3_a2_1_a3_54_.synch_mode="off";
defparam hilo_37_iv_0_a4_3_a2_1_a3_54_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a4_1_i_o2_0_o2_54_ (
	.combout(hilo_37_iv_0_a4_1_i_o2_0_o2[54]),
	.dataa(sub_or_yn),
	.datab(sign),
	.datac(hilo_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a4_1_i_o2_0_o2_54_.operation_mode="normal";
defparam hilo_37_iv_0_a4_1_i_o2_0_o2_54_.output_mode="comb_only";
defparam hilo_37_iv_0_a4_1_i_o2_0_o2_54_.lut_mask="3838";
defparam hilo_37_iv_0_a4_1_i_o2_0_o2_54_.synch_mode="off";
defparam hilo_37_iv_0_a4_1_i_o2_0_o2_54_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_0_o3_20_ (
	.combout(res_2_0_o3_0),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_0),
	.datad(res_2_0_a2_0_0_a2_1_o2_i_o3_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_0_o3_20_.operation_mode="normal";
defparam res_2_0_o3_20_.output_mode="comb_only";
defparam res_2_0_o3_20_.lut_mask="fffb";
defparam res_2_0_o3_20_.synch_mode="off";
defparam res_2_0_o3_20_.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_8_cZ (
	.combout(eqnop2_2_NE_8),
	.dataa(hilo_60),
	.datab(nop2_reged[28]),
	.datac(eqnop2_2_NE_8_a),
	.datad(eqnop2_2_NE_138_i_x2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_8_cZ.operation_mode="normal";
defparam eqnop2_2_NE_8_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_8_cZ.lut_mask="fff6";
defparam eqnop2_2_NE_8_cZ.synch_mode="off";
defparam eqnop2_2_NE_8_cZ.sum_lutc_input="datac";
// @5:716
  cyclone_lcell eqnop2_2_NE_8_a_cZ (
	.combout(eqnop2_2_NE_8_a),
	.dataa(hilo_44),
	.datab(hilo_42),
	.datac(nop2_reged[10]),
	.datad(nop2_reged[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_8_a_cZ.operation_mode="normal";
defparam eqnop2_2_NE_8_a_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_8_a_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_8_a_cZ.synch_mode="off";
defparam eqnop2_2_NE_8_a_cZ.sum_lutc_input="datac";
// @5:600
  cyclone_lcell un11_res_0_a2_0_a2_cZ (
	.combout(un11_res_0_a2_0_a2),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_0),
	.datad(res_2_0_a2_0_0_a2_1_o2_i_o3_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un11_res_0_a2_0_a2_cZ.operation_mode="normal";
defparam un11_res_0_a2_0_a2_cZ.output_mode="comb_only";
defparam un11_res_0_a2_0_a2_cZ.lut_mask="0040";
defparam un11_res_0_a2_0_a2_cZ.synch_mode="off";
defparam un11_res_0_a2_0_a2_cZ.sum_lutc_input="datac";
// @5:630
  cyclone_lcell un1_rdy_0_sqmuxa_3_1_0_a2_cZ (
	.combout(un1_rdy_0_sqmuxa_3_1_0_a2),
	.dataa(rdy),
	.datab(un17_mul_0),
	.datac(hilo25_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_rdy_0_sqmuxa_3_1_0_a2_cZ.operation_mode="normal";
defparam un1_rdy_0_sqmuxa_3_1_0_a2_cZ.output_mode="comb_only";
defparam un1_rdy_0_sqmuxa_3_1_0_a2_cZ.lut_mask="0808";
defparam un1_rdy_0_sqmuxa_3_1_0_a2_cZ.synch_mode="off";
defparam un1_rdy_0_sqmuxa_3_1_0_a2_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a3_1_64_ (
	.combout(hilo_37_iv_i_0_a3_1[64]),
	.dataa(hilo_64),
	.datab(hilo_15_1[63]),
	.datac(hilo_15_2[63]),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a3_1_64_.operation_mode="normal";
defparam hilo_37_iv_i_0_a3_1_64_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a3_1_64_.lut_mask="1d00";
defparam hilo_37_iv_i_0_a3_1_64_.synch_mode="off";
defparam hilo_37_iv_i_0_a3_1_64_.sum_lutc_input="datac";
// @5:609
  cyclone_lcell hilo_0_sqmuxa_0_a2_0_a3_cZ (
	.combout(hilo_0_sqmuxa_0_a2_0_a3),
	.dataa(overflow),
	.datab(start),
	.datac(rdy),
	.datad(hilo25_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_0_sqmuxa_0_a2_0_a3_cZ.operation_mode="normal";
defparam hilo_0_sqmuxa_0_a2_0_a3_cZ.output_mode="comb_only";
defparam hilo_0_sqmuxa_0_a2_0_a3_cZ.lut_mask="0008";
defparam hilo_0_sqmuxa_0_a2_0_a3_cZ.synch_mode="off";
defparam hilo_0_sqmuxa_0_a2_0_a3_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_46_ (
	.combout(hilo_37_iv_0_4[46]),
	.dataa(hilo[47]),
	.datab(un59_hilo_add15),
	.datac(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_46_.operation_mode="normal";
defparam hilo_37_iv_0_4_46_.output_mode="comb_only";
defparam hilo_37_iv_0_4_46_.lut_mask="7530";
defparam hilo_37_iv_0_4_46_.synch_mode="off";
defparam hilo_37_iv_0_4_46_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_57_ (
	.combout(hilo_37_iv_0_4[57]),
	.dataa(hilo_58),
	.datab(un59_hilo_add26),
	.datac(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_57_.operation_mode="normal";
defparam hilo_37_iv_0_4_57_.output_mode="comb_only";
defparam hilo_37_iv_0_4_57_.lut_mask="7530";
defparam hilo_37_iv_0_4_57_.synch_mode="off";
defparam hilo_37_iv_0_4_57_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_48_ (
	.combout(hilo_37_iv_0_4[48]),
	.dataa(hilo_49),
	.datab(un59_hilo_add17),
	.datac(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_48_.operation_mode="normal";
defparam hilo_37_iv_0_4_48_.output_mode="comb_only";
defparam hilo_37_iv_0_4_48_.lut_mask="7530";
defparam hilo_37_iv_0_4_48_.synch_mode="off";
defparam hilo_37_iv_0_4_48_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_4_50_ (
	.combout(hilo_37_iv_0_0_4[50]),
	.dataa(un50_hilo_add19),
	.datab(un59_hilo_add19),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_4_50_.operation_mode="normal";
defparam hilo_37_iv_0_0_4_50_.output_mode="comb_only";
defparam hilo_37_iv_0_0_4_50_.lut_mask="7350";
defparam hilo_37_iv_0_0_4_50_.synch_mode="off";
defparam hilo_37_iv_0_0_4_50_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_51_ (
	.combout(hilo_37_iv_0_4[51]),
	.dataa(hilo_52),
	.datab(un59_hilo_add20),
	.datac(hilo_37_iv_0_a2_4_1[58]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_51_.operation_mode="normal";
defparam hilo_37_iv_0_4_51_.output_mode="comb_only";
defparam hilo_37_iv_0_4_51_.lut_mask="7350";
defparam hilo_37_iv_0_4_51_.synch_mode="off";
defparam hilo_37_iv_0_4_51_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_52_ (
	.combout(hilo_37_iv_0_4[52]),
	.dataa(un50_hilo_add21),
	.datab(un59_hilo_add21),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_52_.operation_mode="normal";
defparam hilo_37_iv_0_4_52_.output_mode="comb_only";
defparam hilo_37_iv_0_4_52_.lut_mask="7350";
defparam hilo_37_iv_0_4_52_.synch_mode="off";
defparam hilo_37_iv_0_4_52_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_4_62_ (
	.combout(hilo_37_iv_0_0_4[62]),
	.dataa(hilo_63),
	.datab(un50_hilo_add31),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_4_62_.operation_mode="normal";
defparam hilo_37_iv_0_0_4_62_.output_mode="comb_only";
defparam hilo_37_iv_0_0_4_62_.lut_mask="7530";
defparam hilo_37_iv_0_0_4_62_.synch_mode="off";
defparam hilo_37_iv_0_0_4_62_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_38_ (
	.combout(hilo_37_iv_0_4[38]),
	.dataa(un50_hilo_add7),
	.datab(un59_hilo_add7),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_38_.operation_mode="normal";
defparam hilo_37_iv_0_4_38_.output_mode="comb_only";
defparam hilo_37_iv_0_4_38_.lut_mask="7350";
defparam hilo_37_iv_0_4_38_.synch_mode="off";
defparam hilo_37_iv_0_4_38_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_60_ (
	.combout(hilo_37_iv_0_4[60]),
	.dataa(hilo_61),
	.datab(un59_hilo_add29),
	.datac(hilo_37_iv_0_a2_4_1[58]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_60_.operation_mode="normal";
defparam hilo_37_iv_0_4_60_.output_mode="comb_only";
defparam hilo_37_iv_0_4_60_.lut_mask="7350";
defparam hilo_37_iv_0_4_60_.synch_mode="off";
defparam hilo_37_iv_0_4_60_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_47_ (
	.combout(hilo_37_iv_0_4[47]),
	.dataa(un50_hilo_add16),
	.datab(un59_hilo_add16),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_47_.operation_mode="normal";
defparam hilo_37_iv_0_4_47_.output_mode="comb_only";
defparam hilo_37_iv_0_4_47_.lut_mask="7350";
defparam hilo_37_iv_0_4_47_.synch_mode="off";
defparam hilo_37_iv_0_4_47_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_4_43_ (
	.combout(hilo_37_iv_i_0_a2_i_4[43]),
	.dataa(hilo_44),
	.datab(un59_hilo_add12),
	.datac(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_4_43_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_4_43_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_4_43_.lut_mask="7530";
defparam hilo_37_iv_i_0_a2_i_4_43_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_4_43_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_61_ (
	.combout(hilo_37_iv_0_4[61]),
	.dataa(un50_hilo_add30),
	.datab(un59_hilo_add30),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_61_.operation_mode="normal";
defparam hilo_37_iv_0_4_61_.output_mode="comb_only";
defparam hilo_37_iv_0_4_61_.lut_mask="7350";
defparam hilo_37_iv_0_4_61_.synch_mode="off";
defparam hilo_37_iv_0_4_61_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_45_ (
	.combout(hilo_37_iv_0_4[45]),
	.dataa(un50_hilo_add14),
	.datab(un59_hilo_add14),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_45_.operation_mode="normal";
defparam hilo_37_iv_0_4_45_.output_mode="comb_only";
defparam hilo_37_iv_0_4_45_.lut_mask="7350";
defparam hilo_37_iv_0_4_45_.synch_mode="off";
defparam hilo_37_iv_0_4_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_58_ (
	.combout(hilo_37_iv_0_4[58]),
	.dataa(hilo_59),
	.datab(un59_hilo_add27),
	.datac(hilo_37_iv_0_a2_4_1[58]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_58_.operation_mode="normal";
defparam hilo_37_iv_0_4_58_.output_mode="comb_only";
defparam hilo_37_iv_0_4_58_.lut_mask="7350";
defparam hilo_37_iv_0_4_58_.synch_mode="off";
defparam hilo_37_iv_0_4_58_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_4_53_ (
	.combout(hilo_37_iv_0_0_4[53]),
	.dataa(hilo_54),
	.datab(un50_hilo_add22),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_4_53_.operation_mode="normal";
defparam hilo_37_iv_0_0_4_53_.output_mode="comb_only";
defparam hilo_37_iv_0_0_4_53_.lut_mask="7530";
defparam hilo_37_iv_0_0_4_53_.synch_mode="off";
defparam hilo_37_iv_0_0_4_53_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_4_54_ (
	.combout(hilo_37_iv_0_0_4[54]),
	.dataa(un50_hilo_add23),
	.datab(un59_hilo_add23),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_4_54_.operation_mode="normal";
defparam hilo_37_iv_0_0_4_54_.output_mode="comb_only";
defparam hilo_37_iv_0_0_4_54_.lut_mask="7350";
defparam hilo_37_iv_0_0_4_54_.synch_mode="off";
defparam hilo_37_iv_0_0_4_54_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_4_34_ (
	.combout(hilo_37_iv_0_4[34]),
	.dataa(un50_hilo_add3),
	.datab(un59_hilo_add3),
	.datac(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.datad(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_4_34_.operation_mode="normal";
defparam hilo_37_iv_0_4_34_.output_mode="comb_only";
defparam hilo_37_iv_0_4_34_.lut_mask="7350";
defparam hilo_37_iv_0_4_34_.synch_mode="off";
defparam hilo_37_iv_0_4_34_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_i_2_31_ (
	.combout(hilo_37_iv_i_i_2[31]),
	.dataa(hilo[32]),
	.datab(un59_hilo_add0),
	.datac(hilo_37_iv_0_o2_0_1_0_a2_1[51]),
	.datad(hilo_37_iv_0_a2_4_1[58]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_i_2_31_.operation_mode="normal";
defparam hilo_37_iv_i_i_2_31_.output_mode="comb_only";
defparam hilo_37_iv_i_i_2_31_.lut_mask="eac0";
defparam hilo_37_iv_i_i_2_31_.synch_mode="off";
defparam hilo_37_iv_i_i_2_31_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_0_0_56_ (
	.combout(hilo_37_iv_0_a2_0_0[56]),
	.dataa(hilo_57),
	.datab(sign),
	.datac(hilo_0),
	.datad(un59_hilo_add25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_0_0_56_.operation_mode="normal";
defparam hilo_37_iv_0_a2_0_0_56_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_0_0_56_.lut_mask="0131";
defparam hilo_37_iv_0_a2_0_0_56_.synch_mode="off";
defparam hilo_37_iv_0_a2_0_0_56_.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_21_cZ (
	.combout(un1_mul_3_i_o3_21),
	.dataa(hilo_56),
	.datab(hilo_57),
	.datac(hilo[33]),
	.datad(hilo_36),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_21_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_21_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_21_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_21_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_21_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_20_cZ (
	.combout(un1_mul_3_i_o3_20),
	.dataa(hilo_49),
	.datab(hilo_55),
	.datac(hilo_40),
	.datad(hilo_41),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_20_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_20_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_20_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_20_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_20_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_18_cZ (
	.combout(un1_mul_3_i_o3_18),
	.dataa(hilo_45),
	.datab(hilo_63),
	.datac(hilo_51),
	.datad(hilo_53),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_18_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_18_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_18_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_18_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_18_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_17_cZ (
	.combout(un1_mul_3_i_o3_17),
	.dataa(hilo_48),
	.datab(hilo_54),
	.datac(hilo_61),
	.datad(hilo[32]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_17_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_17_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_17_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_17_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_17_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_16_cZ (
	.combout(un1_mul_3_i_o3_16),
	.dataa(hilo_46),
	.datab(hilo_62),
	.datac(hilo_35),
	.datad(hilo[47]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_16_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_16_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_16_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_16_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_16_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_15_cZ (
	.combout(un1_mul_3_i_o3_15),
	.dataa(hilo_52),
	.datab(hilo_58),
	.datac(hilo_44),
	.datad(hilo_59),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_15_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_15_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_15_cZ.lut_mask="fffe";
defparam un1_mul_3_i_o3_15_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_15_cZ.sum_lutc_input="datac";
// @5:697
  cyclone_lcell un1_mul_3_i_o3_14_cZ (
	.combout(un1_mul_3_i_o3_14),
	.dataa(hilo_39),
	.datab(hilo_60),
	.datac(hilo_64),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mul_3_i_o3_14_cZ.operation_mode="normal";
defparam un1_mul_3_i_o3_14_cZ.output_mode="comb_only";
defparam un1_mul_3_i_o3_14_cZ.lut_mask="fefe";
defparam un1_mul_3_i_o3_14_cZ.synch_mode="off";
defparam un1_mul_3_i_o3_14_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a3_10_0_a2_0_a3_63_ (
	.combout(hilo_37_iv_i_0_a3_10_0_a2_0_a3[63]),
	.dataa(VCC),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a3_10_0_a2_0_a3_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_a3_10_0_a2_0_a3_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a3_10_0_a2_0_a3_63_.lut_mask="0c00";
defparam hilo_37_iv_i_0_a3_10_0_a2_0_a3_63_.synch_mode="off";
defparam hilo_37_iv_i_0_a3_10_0_a2_0_a3_63_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_6_0_a2_0_a3_51_ (
	.combout(hilo_37_iv_0_a2_6_0_a2_0_a3[51]),
	.dataa(VCC),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_6_0_a2_0_a3_51_.operation_mode="normal";
defparam hilo_37_iv_0_a2_6_0_a2_0_a3_51_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_6_0_a2_0_a3_51_.lut_mask="3000";
defparam hilo_37_iv_0_a2_6_0_a2_0_a3_51_.synch_mode="off";
defparam hilo_37_iv_0_a2_6_0_a2_0_a3_51_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_37_ (
	.combout(hilo_15_3[37]),
	.dataa(hilo_38),
	.datab(sub_or_yn),
	.datac(hilo_0),
	.datad(hilo_15_3_a[37]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_37_.operation_mode="normal";
defparam hilo_15_3_37_.output_mode="comb_only";
defparam hilo_15_3_37_.lut_mask="82be";
defparam hilo_15_3_37_.synch_mode="off";
defparam hilo_15_3_37_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_a_37_ (
	.combout(hilo_15_3_a[37]),
	.dataa(hilo_0),
	.datab(un50_hilo_add6),
	.datac(un59_hilo_add6),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_a_37_.operation_mode="normal";
defparam hilo_15_3_a_37_.output_mode="comb_only";
defparam hilo_15_3_a_37_.lut_mask="2727";
defparam hilo_15_3_a_37_.synch_mode="off";
defparam hilo_15_3_a_37_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_40_ (
	.combout(hilo_15_3[40]),
	.dataa(hilo_41),
	.datab(sub_or_yn),
	.datac(hilo_0),
	.datad(hilo_15_3_a[40]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_40_.operation_mode="normal";
defparam hilo_15_3_40_.output_mode="comb_only";
defparam hilo_15_3_40_.lut_mask="82be";
defparam hilo_15_3_40_.synch_mode="off";
defparam hilo_15_3_40_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_a_40_ (
	.combout(hilo_15_3_a[40]),
	.dataa(hilo_0),
	.datab(un50_hilo_add9),
	.datac(un59_hilo_add9),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_a_40_.operation_mode="normal";
defparam hilo_15_3_a_40_.output_mode="comb_only";
defparam hilo_15_3_a_40_.lut_mask="2727";
defparam hilo_15_3_a_40_.synch_mode="off";
defparam hilo_15_3_a_40_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_41_ (
	.combout(hilo_15_3[41]),
	.dataa(hilo_42),
	.datab(sub_or_yn),
	.datac(hilo_0),
	.datad(hilo_15_3_a[41]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_41_.operation_mode="normal";
defparam hilo_15_3_41_.output_mode="comb_only";
defparam hilo_15_3_41_.lut_mask="82be";
defparam hilo_15_3_41_.synch_mode="off";
defparam hilo_15_3_41_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_a_41_ (
	.combout(hilo_15_3_a[41]),
	.dataa(hilo_0),
	.datab(un50_hilo_add10),
	.datac(un59_hilo_add10),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_a_41_.operation_mode="normal";
defparam hilo_15_3_a_41_.output_mode="comb_only";
defparam hilo_15_3_a_41_.lut_mask="2727";
defparam hilo_15_3_a_41_.synch_mode="off";
defparam hilo_15_3_a_41_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_42_ (
	.combout(hilo_15_3[42]),
	.dataa(hilo[43]),
	.datab(sub_or_yn),
	.datac(hilo_0),
	.datad(hilo_15_3_a[42]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_42_.operation_mode="normal";
defparam hilo_15_3_42_.output_mode="comb_only";
defparam hilo_15_3_42_.lut_mask="82be";
defparam hilo_15_3_42_.synch_mode="off";
defparam hilo_15_3_42_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_3_a_42_ (
	.combout(hilo_15_3_a[42]),
	.dataa(hilo_0),
	.datab(un50_hilo_add11),
	.datac(un59_hilo_add11),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_3_a_42_.operation_mode="normal";
defparam hilo_15_3_a_42_.output_mode="comb_only";
defparam hilo_15_3_a_42_.lut_mask="2727";
defparam hilo_15_3_a_42_.synch_mode="off";
defparam hilo_15_3_a_42_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_37_ (
	.combout(hilo_33_3[37]),
	.dataa(hilo_37),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_33_3_a[37]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_37_.operation_mode="normal";
defparam hilo_33_3_37_.output_mode="comb_only";
defparam hilo_33_3_37_.lut_mask="82be";
defparam hilo_33_3_37_.synch_mode="off";
defparam hilo_33_3_37_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_a_37_ (
	.combout(hilo_33_3_a[37]),
	.dataa(addop2),
	.datab(un59_hilo_add5),
	.datac(un50_hilo_add5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_a_37_.operation_mode="normal";
defparam hilo_33_3_a_37_.output_mode="comb_only";
defparam hilo_33_3_a_37_.lut_mask="2727";
defparam hilo_33_3_a_37_.synch_mode="off";
defparam hilo_33_3_a_37_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_40_ (
	.combout(hilo_33_3[40]),
	.dataa(hilo_40),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_33_3_a[40]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_40_.operation_mode="normal";
defparam hilo_33_3_40_.output_mode="comb_only";
defparam hilo_33_3_40_.lut_mask="82be";
defparam hilo_33_3_40_.synch_mode="off";
defparam hilo_33_3_40_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_a_40_ (
	.combout(hilo_33_3_a[40]),
	.dataa(addop2),
	.datab(un59_hilo_add8),
	.datac(un50_hilo_add8),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_a_40_.operation_mode="normal";
defparam hilo_33_3_a_40_.output_mode="comb_only";
defparam hilo_33_3_a_40_.lut_mask="2727";
defparam hilo_33_3_a_40_.synch_mode="off";
defparam hilo_33_3_a_40_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_41_ (
	.combout(hilo_33_3[41]),
	.dataa(hilo_41),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_33_3_a[41]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_41_.operation_mode="normal";
defparam hilo_33_3_41_.output_mode="comb_only";
defparam hilo_33_3_41_.lut_mask="82be";
defparam hilo_33_3_41_.synch_mode="off";
defparam hilo_33_3_41_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_a_41_ (
	.combout(hilo_33_3_a[41]),
	.dataa(addop2),
	.datab(un59_hilo_add9),
	.datac(un50_hilo_add9),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_a_41_.operation_mode="normal";
defparam hilo_33_3_a_41_.output_mode="comb_only";
defparam hilo_33_3_a_41_.lut_mask="2727";
defparam hilo_33_3_a_41_.synch_mode="off";
defparam hilo_33_3_a_41_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_42_ (
	.combout(hilo_33_3[42]),
	.dataa(hilo_42),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_33_3_a[42]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_42_.operation_mode="normal";
defparam hilo_33_3_42_.output_mode="comb_only";
defparam hilo_33_3_42_.lut_mask="82be";
defparam hilo_33_3_42_.synch_mode="off";
defparam hilo_33_3_42_.sum_lutc_input="datac";
// @5:700
  cyclone_lcell hilo_33_3_a_42_ (
	.combout(hilo_33_3_a[42]),
	.dataa(addop2),
	.datab(un59_hilo_add10),
	.datac(un50_hilo_add10),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_3_a_42_.operation_mode="normal";
defparam hilo_33_3_a_42_.output_mode="comb_only";
defparam hilo_33_3_a_42_.lut_mask="2727";
defparam hilo_33_3_a_42_.synch_mode="off";
defparam hilo_33_3_a_42_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_1_ (
	.combout(res_2_1),
	.dataa(hilo[1]),
	.datab(hilo[33]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_1_.operation_mode="normal";
defparam res_2_1_.output_mode="comb_only";
defparam res_2_1_.lut_mask="a0cc";
defparam res_2_1_.synch_mode="off";
defparam res_2_1_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_2_ (
	.combout(res_2_2),
	.dataa(hilo[2]),
	.datab(hilo[34]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_2_.operation_mode="normal";
defparam res_2_2_.output_mode="comb_only";
defparam res_2_2_.lut_mask="a0cc";
defparam res_2_2_.synch_mode="off";
defparam res_2_2_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_11_ (
	.combout(res_2_11),
	.dataa(hilo[11]),
	.datab(hilo[43]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_11_.operation_mode="normal";
defparam res_2_11_.output_mode="comb_only";
defparam res_2_11_.lut_mask="a0cc";
defparam res_2_11_.synch_mode="off";
defparam res_2_11_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_15_ (
	.combout(res_2_15),
	.dataa(hilo[15]),
	.datab(hilo[47]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_15_.operation_mode="normal";
defparam res_2_15_.output_mode="comb_only";
defparam res_2_15_.lut_mask="a0cc";
defparam res_2_15_.synch_mode="off";
defparam res_2_15_.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_112_cZ (
	.combout(eqop2_2_NE_112),
	.dataa(op2_reged[17]),
	.datab(op2_reged[1]),
	.datac(hilo_49),
	.datad(hilo[33]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_112_cZ.operation_mode="normal";
defparam eqop2_2_NE_112_cZ.output_mode="comb_only";
defparam eqop2_2_NE_112_cZ.lut_mask="7bde";
defparam eqop2_2_NE_112_cZ.synch_mode="off";
defparam eqop2_2_NE_112_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_118_cZ (
	.combout(eqop2_2_NE_118),
	.dataa(op2_reged[23]),
	.datab(op2_reged[7]),
	.datac(hilo_39),
	.datad(hilo_55),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_118_cZ.operation_mode="normal";
defparam eqop2_2_NE_118_cZ.output_mode="comb_only";
defparam eqop2_2_NE_118_cZ.lut_mask="7dbe";
defparam eqop2_2_NE_118_cZ.synch_mode="off";
defparam eqop2_2_NE_118_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_126_cZ (
	.combout(eqop2_2_NE_126),
	.dataa(op2_reged[31]),
	.datab(op2_reged[15]),
	.datac(hilo_63),
	.datad(hilo[47]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_126_cZ.operation_mode="normal";
defparam eqop2_2_NE_126_cZ.output_mode="comb_only";
defparam eqop2_2_NE_126_cZ.lut_mask="7bde";
defparam eqop2_2_NE_126_cZ.synch_mode="off";
defparam eqop2_2_NE_126_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_133_cZ (
	.combout(eqnop2_2_NE_133),
	.dataa(hilo_53),
	.datab(hilo_37),
	.datac(nop2_reged[5]),
	.datad(nop2_reged[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_133_cZ.operation_mode="normal";
defparam eqnop2_2_NE_133_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_133_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_133_cZ.synch_mode="off";
defparam eqnop2_2_NE_133_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_134_cZ (
	.combout(eqnop2_2_NE_134),
	.dataa(hilo_54),
	.datab(hilo_38),
	.datac(nop2_reged[6]),
	.datad(nop2_reged[22]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_134_cZ.operation_mode="normal";
defparam eqnop2_2_NE_134_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_134_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_134_cZ.synch_mode="off";
defparam eqnop2_2_NE_134_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_135_cZ (
	.combout(eqnop2_2_NE_135),
	.dataa(hilo_39),
	.datab(hilo_55),
	.datac(nop2_reged[7]),
	.datad(nop2_reged[23]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_135_cZ.operation_mode="normal";
defparam eqnop2_2_NE_135_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_135_cZ.lut_mask="7bde";
defparam eqnop2_2_NE_135_cZ.synch_mode="off";
defparam eqnop2_2_NE_135_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_141_0_cZ (
	.combout(eqnop2_2_NE_141_0),
	.dataa(hilo_45),
	.datab(hilo_61),
	.datac(nop2_reged[13]),
	.datad(nop2_reged[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_141_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_141_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_141_0_cZ.lut_mask="7bde";
defparam eqnop2_2_NE_141_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_141_0_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o3_12_ (
	.combout(hilo_37_iv_0_o3[12]),
	.dataa(add1),
	.datab(alu_func_o_0),
	.datac(hilo25_0_a2),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o3_12_.operation_mode="normal";
defparam hilo_37_iv_0_o3_12_.output_mode="comb_only";
defparam hilo_37_iv_0_o3_12_.lut_mask="d5c0";
defparam hilo_37_iv_0_o3_12_.synch_mode="off";
defparam hilo_37_iv_0_o3_12_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_3_44_ (
	.combout(hilo_37_iv_0_o2_3[44]),
	.dataa(hilo_44),
	.datab(hilo_24_add12),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_2_a[56]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_3_44_.operation_mode="normal";
defparam hilo_37_iv_0_o2_3_44_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_3_44_.lut_mask="7530";
defparam hilo_37_iv_0_o2_3_44_.synch_mode="off";
defparam hilo_37_iv_0_o2_3_44_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_o2_3_39_ (
	.combout(hilo_37_iv_0_o2_3[39]),
	.dataa(hilo_39),
	.datab(hilo_24_add7),
	.datac(hilo_2_sqmuxa_0_a2_0_a3),
	.datad(hilo_37_iv_0_2_a[56]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_o2_3_39_.operation_mode="normal";
defparam hilo_37_iv_0_o2_3_39_.output_mode="comb_only";
defparam hilo_37_iv_0_o2_3_39_.lut_mask="7530";
defparam hilo_37_iv_0_o2_3_39_.synch_mode="off";
defparam hilo_37_iv_0_o2_3_39_.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_121_i_a2_cZ (
	.combout(eqop2_2_NE_121_i_a2),
	.dataa(op2_reged[10]),
	.datab(op2_reged[26]),
	.datac(hilo_58),
	.datad(hilo_42),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_121_i_a2_cZ.operation_mode="normal";
defparam eqop2_2_NE_121_i_a2_cZ.output_mode="comb_only";
defparam eqop2_2_NE_121_i_a2_cZ.lut_mask="8241";
defparam eqop2_2_NE_121_i_a2_cZ.synch_mode="off";
defparam eqop2_2_NE_121_i_a2_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_119_0_0_cZ (
	.combout(eqop2_2_NE_119_0_0),
	.dataa(op2_reged[8]),
	.datab(op2_reged[24]),
	.datac(hilo_56),
	.datad(hilo_40),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_119_0_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_119_0_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_119_0_0_cZ.lut_mask="7dbe";
defparam eqop2_2_NE_119_0_0_cZ.synch_mode="off";
defparam eqop2_2_NE_119_0_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_136_0_0_cZ (
	.combout(eqnop2_2_NE_136_0_0),
	.dataa(hilo_56),
	.datab(hilo_40),
	.datac(nop2_reged[8]),
	.datad(nop2_reged[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_136_0_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_136_0_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_136_0_0_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_136_0_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_136_0_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_137_0_cZ (
	.combout(eqnop2_2_NE_137_0),
	.dataa(hilo_57),
	.datab(hilo_41),
	.datac(nop2_reged[9]),
	.datad(nop2_reged[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_137_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_137_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_137_0_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_137_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_137_0_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a2_i_a2_35_ (
	.combout(hilo_37_iv_i_0_a2_i_a2[35]),
	.dataa(hilo_36),
	.datab(hilo_0),
	.datac(un59_hilo_add4),
	.datad(hilo_37_iv_i_0_a3_4_0_a3[64]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a2_i_a2_35_.operation_mode="normal";
defparam hilo_37_iv_i_0_a2_i_a2_35_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a2_i_a2_35_.lut_mask="1d00";
defparam hilo_37_iv_i_0_a2_i_a2_35_.synch_mode="off";
defparam hilo_37_iv_i_0_a2_i_a2_35_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a4_2_0_a2_0_a2_56_ (
	.combout(hilo_37_iv_0_a4_2_0_a2_0_a2[56]),
	.dataa(VCC),
	.datab(addop2),
	.datac(addnop2),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a4_2_0_a2_0_a2_56_.operation_mode="normal";
defparam hilo_37_iv_0_a4_2_0_a2_0_a2_56_.output_mode="comb_only";
defparam hilo_37_iv_0_a4_2_0_a2_0_a2_56_.lut_mask="c300";
defparam hilo_37_iv_0_a4_2_0_a2_0_a2_56_.synch_mode="off";
defparam hilo_37_iv_0_a4_2_0_a2_0_a2_56_.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_113_0_0_cZ (
	.combout(eqop2_2_NE_113_0_0),
	.dataa(op2_reged[18]),
	.datab(op2_reged[2]),
	.datac(hilo_50),
	.datad(hilo[34]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_113_0_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_113_0_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_113_0_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_113_0_0_cZ.synch_mode="off";
defparam eqop2_2_NE_113_0_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_114_0_cZ (
	.combout(eqop2_2_NE_114_0),
	.dataa(op2_reged[19]),
	.datab(op2_reged[3]),
	.datac(hilo_51),
	.datad(hilo_35),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_114_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_114_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_114_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_114_0_cZ.synch_mode="off";
defparam eqop2_2_NE_114_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_115_0_cZ (
	.combout(eqop2_2_NE_115_0),
	.dataa(op2_reged[20]),
	.datab(op2_reged[4]),
	.datac(hilo_52),
	.datad(hilo_36),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_115_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_115_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_115_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_115_0_cZ.synch_mode="off";
defparam eqop2_2_NE_115_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_116_0_cZ (
	.combout(eqop2_2_NE_116_0),
	.dataa(op2_reged[21]),
	.datab(op2_reged[5]),
	.datac(hilo_53),
	.datad(hilo_37),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_116_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_116_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_116_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_116_0_cZ.synch_mode="off";
defparam eqop2_2_NE_116_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_117_0_cZ (
	.combout(eqop2_2_NE_117_0),
	.dataa(op2_reged[22]),
	.datab(op2_reged[6]),
	.datac(hilo_54),
	.datad(hilo_38),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_117_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_117_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_117_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_117_0_cZ.synch_mode="off";
defparam eqop2_2_NE_117_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_122_0_cZ (
	.combout(eqop2_2_NE_122_0),
	.dataa(op2_reged[11]),
	.datab(op2_reged[27]),
	.datac(hilo_59),
	.datad(hilo[43]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_122_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_122_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_122_0_cZ.lut_mask="7dbe";
defparam eqop2_2_NE_122_0_cZ.synch_mode="off";
defparam eqop2_2_NE_122_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_124_0_0_cZ (
	.combout(eqop2_2_NE_124_0_0),
	.dataa(op2_reged[13]),
	.datab(op2_reged[29]),
	.datac(hilo_45),
	.datad(hilo_61),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_124_0_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_124_0_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_124_0_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_124_0_0_cZ.synch_mode="off";
defparam eqop2_2_NE_124_0_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_125_0_cZ (
	.combout(eqop2_2_NE_125_0),
	.dataa(op2_reged[14]),
	.datab(op2_reged[30]),
	.datac(hilo_46),
	.datad(hilo_62),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_125_0_cZ.operation_mode="normal";
defparam eqop2_2_NE_125_0_cZ.output_mode="comb_only";
defparam eqop2_2_NE_125_0_cZ.lut_mask="7bde";
defparam eqop2_2_NE_125_0_cZ.synch_mode="off";
defparam eqop2_2_NE_125_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_129_0_cZ (
	.combout(eqnop2_2_NE_129_0),
	.dataa(hilo_49),
	.datab(hilo[33]),
	.datac(nop2_reged[1]),
	.datad(nop2_reged[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_129_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_129_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_129_0_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_129_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_129_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_130_0_0_cZ (
	.combout(eqnop2_2_NE_130_0_0),
	.dataa(hilo_50),
	.datab(hilo[34]),
	.datac(nop2_reged[2]),
	.datad(nop2_reged[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_130_0_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_130_0_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_130_0_0_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_130_0_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_130_0_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_131_0_cZ (
	.combout(eqnop2_2_NE_131_0),
	.dataa(hilo_51),
	.datab(hilo_35),
	.datac(nop2_reged[3]),
	.datad(nop2_reged[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_131_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_131_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_131_0_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_131_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_131_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_139_0_cZ (
	.combout(eqnop2_2_NE_139_0),
	.dataa(hilo_59),
	.datab(hilo[43]),
	.datac(nop2_reged[11]),
	.datad(nop2_reged[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_139_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_139_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_139_0_cZ.lut_mask="7dbe";
defparam eqnop2_2_NE_139_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_139_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_143_0_cZ (
	.combout(eqnop2_2_NE_143_0),
	.dataa(hilo[47]),
	.datab(hilo_63),
	.datac(nop2_reged[15]),
	.datad(nop2_reged[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_143_0_cZ.operation_mode="normal";
defparam eqnop2_2_NE_143_0_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_143_0_cZ.lut_mask="7bde";
defparam eqnop2_2_NE_143_0_cZ.synch_mode="off";
defparam eqnop2_2_NE_143_0_cZ.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqop2_2_NE_123_i_a2_i_cZ (
	.combout(eqop2_2_NE_123_i_a2_i),
	.dataa(op2_reged[12]),
	.datab(op2_reged[28]),
	.datac(hilo_44),
	.datad(hilo_60),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqop2_2_NE_123_i_a2_i_cZ.operation_mode="normal";
defparam eqop2_2_NE_123_i_a2_i_cZ.output_mode="comb_only";
defparam eqop2_2_NE_123_i_a2_i_cZ.lut_mask="7bde";
defparam eqop2_2_NE_123_i_a2_i_cZ.synch_mode="off";
defparam eqop2_2_NE_123_i_a2_i_cZ.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_1_ (
	.combout(un1_op2_reged_1_i_m3[1]),
	.dataa(op2_reged[1]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_1_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_1_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_1_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_1_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_1_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_2_ (
	.combout(un1_op2_reged_1_i_m3[2]),
	.dataa(op2_reged[2]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_2_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_2_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_2_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_2_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_2_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_3_ (
	.combout(un1_op2_reged_1_i_m3[3]),
	.dataa(op2_reged[3]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_3_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_3_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_3_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_3_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_3_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_4_ (
	.combout(un1_op2_reged_1_i_m3[4]),
	.dataa(op2_reged[4]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_4_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_4_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_4_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_4_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_4_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_5_ (
	.combout(un1_op2_reged_1_i_m3[5]),
	.dataa(op2_reged[5]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_5_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_5_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_5_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_5_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_5_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_6_ (
	.combout(un1_op2_reged_1_i_m3[6]),
	.dataa(op2_reged[6]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_6_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_6_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_6_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_6_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_6_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_7_ (
	.combout(un1_op2_reged_1_i_m3[7]),
	.dataa(op2_reged[7]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_7_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_7_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_7_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_7_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_7_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_8_ (
	.combout(un1_op2_reged_1_i_m3[8]),
	.dataa(op2_reged[8]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_8_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_8_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_8_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_8_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_8_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_9_ (
	.combout(un1_op2_reged_1_i_m3[9]),
	.dataa(op2_reged[9]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_9_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_9_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_9_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_9_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_9_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_10_ (
	.combout(un1_op2_reged_1_i_m3[10]),
	.dataa(op2_reged[10]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_10_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_10_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_10_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_10_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_10_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_11_ (
	.combout(un1_op2_reged_1_i_m3[11]),
	.dataa(op2_reged[11]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_11_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_11_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_11_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_11_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_11_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_12_ (
	.combout(un1_op2_reged_1_i_m3[12]),
	.dataa(op2_reged[12]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_12_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_12_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_12_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_12_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_12_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_13_ (
	.combout(un1_op2_reged_1_i_m3[13]),
	.dataa(op2_reged[13]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_13_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_13_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_13_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_13_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_13_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_14_ (
	.combout(un1_op2_reged_1_i_m3[14]),
	.dataa(op2_reged[14]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_14_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_14_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_14_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_14_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_14_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_15_ (
	.combout(un1_op2_reged_1_i_m3[15]),
	.dataa(op2_reged[15]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_15_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_15_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_15_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_15_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_15_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_16_ (
	.combout(un1_op2_reged_1_i_m3[16]),
	.dataa(op2_reged[16]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_16_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_16_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_16_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_16_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_16_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_17_ (
	.combout(un1_op2_reged_1_i_m3[17]),
	.dataa(op2_reged[17]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_17_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_17_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_17_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_17_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_17_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_18_ (
	.combout(un1_op2_reged_1_i_m3[18]),
	.dataa(op2_reged[18]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_18_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_18_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_18_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_18_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_18_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_19_ (
	.combout(un1_op2_reged_1_i_m3[19]),
	.dataa(op2_reged[19]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_19_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_19_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_19_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_19_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_19_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_20_ (
	.combout(un1_op2_reged_1_i_m3[20]),
	.dataa(op2_reged[20]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_20_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_20_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_20_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_20_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_20_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_21_ (
	.combout(un1_op2_reged_1_i_m3[21]),
	.dataa(op2_reged[21]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_21_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_21_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_21_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_21_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_21_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_22_ (
	.combout(un1_op2_reged_1_i_m3[22]),
	.dataa(op2_reged[22]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[22]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_22_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_22_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_22_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_22_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_22_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_23_ (
	.combout(un1_op2_reged_1_i_m3[23]),
	.dataa(op2_reged[23]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[23]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_23_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_23_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_23_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_23_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_23_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_24_ (
	.combout(un1_op2_reged_1_i_m3[24]),
	.dataa(op2_reged[24]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_24_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_24_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_24_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_24_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_24_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_25_ (
	.combout(un1_op2_reged_1_i_m3[25]),
	.dataa(op2_reged[25]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_25_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_25_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_25_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_25_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_25_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_26_ (
	.combout(un1_op2_reged_1_i_m3[26]),
	.dataa(op2_reged[26]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[26]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_26_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_26_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_26_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_26_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_26_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_27_ (
	.combout(un1_op2_reged_1_i_m3[27]),
	.dataa(op2_reged[27]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_27_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_27_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_27_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_27_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_27_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_28_ (
	.combout(un1_op2_reged_1_i_m3[28]),
	.dataa(op2_reged[28]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_28_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_28_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_28_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_28_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_28_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_29_ (
	.combout(un1_op2_reged_1_i_m3[29]),
	.dataa(op2_reged[29]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_29_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_29_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_29_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_29_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_29_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_30_ (
	.combout(un1_op2_reged_1_i_m3[30]),
	.dataa(op2_reged[30]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_30_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_30_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_30_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_30_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_30_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_31_ (
	.combout(un1_op2_reged_1_i_m3[31]),
	.dataa(op2_reged[31]),
	.datab(op2_sign_reged),
	.datac(hilo_64),
	.datad(nop2_reged[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_31_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_31_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_31_.lut_mask="eb28";
defparam un1_op2_reged_1_i_m3_31_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_31_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell un1_op2_reged_1_i_m3_32_ (
	.combout(un1_op2_reged_1_i_m3[32]),
	.dataa(op2_sign_reged),
	.datab(hilo_64),
	.datac(nop2_reged[32]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_op2_reged_1_i_m3_32_.operation_mode="normal";
defparam un1_op2_reged_1_i_m3_32_.output_mode="comb_only";
defparam un1_op2_reged_1_i_m3_32_.lut_mask="b2b2";
defparam un1_op2_reged_1_i_m3_32_.synch_mode="off";
defparam un1_op2_reged_1_i_m3_32_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a4_3_a2_1_a3_0_54_ (
	.combout(hilo_37_iv_0_a4_3_a2_1_a3_0[54]),
	.dataa(sub_or_yn),
	.datab(sign),
	.datac(hilo_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a4_3_a2_1_a3_0_54_.operation_mode="normal";
defparam hilo_37_iv_0_a4_3_a2_1_a3_0_54_.output_mode="comb_only";
defparam hilo_37_iv_0_a4_3_a2_1_a3_0_54_.lut_mask="4040";
defparam hilo_37_iv_0_a4_3_a2_1_a3_0_54_.synch_mode="off";
defparam hilo_37_iv_0_a4_3_a2_1_a3_0_54_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_0_ (
	.combout(res_2_0),
	.dataa(hilo[32]),
	.datab(hilo_0),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_0_.operation_mode="normal";
defparam res_2_0_.output_mode="comb_only";
defparam res_2_0_.lut_mask="c0aa";
defparam res_2_0_.synch_mode="off";
defparam res_2_0_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_0_o2_0_18_ (
	.combout(hilo_37_iv_0_0_o2_0[18]),
	.dataa(rdy),
	.datab(alu_func_o_0),
	.datac(hilo25_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_0_o2_0_18_.operation_mode="normal";
defparam hilo_37_iv_0_0_o2_0_18_.output_mode="comb_only";
defparam hilo_37_iv_0_0_o2_0_18_.lut_mask="c5c5";
defparam hilo_37_iv_0_0_o2_0_18_.synch_mode="off";
defparam hilo_37_iv_0_0_o2_0_18_.sum_lutc_input="datac";
// @5:609
  cyclone_lcell mul_0_sqmuxa (
	.combout(mul_0_sqmuxa_i),
	.dataa(rdy),
	.datab(rr_rst),
	.datac(hilo25_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mul_0_sqmuxa.operation_mode="normal";
defparam mul_0_sqmuxa.output_mode="comb_only";
defparam mul_0_sqmuxa.lut_mask="3b3b";
defparam mul_0_sqmuxa.synch_mode="off";
defparam mul_0_sqmuxa.sum_lutc_input="datac";
// @5:583
  cyclone_lcell op2_reged18_0_a3_cZ (
	.combout(op2_reged18_0_a3),
	.dataa(start),
	.datab(rdy),
	.datac(hilo25_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged18_0_a3_cZ.operation_mode="normal";
defparam op2_reged18_0_a3_cZ.output_mode="comb_only";
defparam op2_reged18_0_a3_cZ.lut_mask="0202";
defparam op2_reged18_0_a3_cZ.synch_mode="off";
defparam op2_reged18_0_a3_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell add1_14_i_3_0_cZ (
	.combout(add1_14_i_3_0),
	.dataa(mul),
	.datab(rr_rst),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam add1_14_i_3_0_cZ.operation_mode="normal";
defparam add1_14_i_3_0_cZ.output_mode="comb_only";
defparam add1_14_i_3_0_cZ.lut_mask="bbbb";
defparam add1_14_i_3_0_cZ.synch_mode="off";
defparam add1_14_i_3_0_cZ.sum_lutc_input="datac";
// @5:630
  cyclone_lcell START_SECTION_un3_overflow_m_0 (
	.combout(un3_overflow_m_0),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam START_SECTION_un3_overflow_m_0.operation_mode="normal";
defparam START_SECTION_un3_overflow_m_0.output_mode="comb_only";
defparam START_SECTION_un3_overflow_m_0.lut_mask="2222";
defparam START_SECTION_un3_overflow_m_0.synch_mode="off";
defparam START_SECTION_un3_overflow_m_0.sum_lutc_input="datac";
// @5:630
  cyclone_lcell un1_rdy_0_sqmuxa_3_1_0_a3_0_cZ (
	.combout(un1_rdy_0_sqmuxa_3_1_0_a3_0),
	.dataa(overflow),
	.datab(count_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_rdy_0_sqmuxa_3_1_0_a3_0_cZ.operation_mode="normal";
defparam un1_rdy_0_sqmuxa_3_1_0_a3_0_cZ.output_mode="comb_only";
defparam un1_rdy_0_sqmuxa_3_1_0_a3_0_cZ.lut_mask="1111";
defparam un1_rdy_0_sqmuxa_3_1_0_a3_0_cZ.synch_mode="off";
defparam un1_rdy_0_sqmuxa_3_1_0_a3_0_cZ.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_2_32_ (
	.combout(hilo_15_2[32]),
	.dataa(sub_or_yn),
	.datab(un59_hilo_add1),
	.datac(un50_hilo_add1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_2_32_.operation_mode="normal";
defparam hilo_15_2_32_.output_mode="comb_only";
defparam hilo_15_2_32_.lut_mask="d8d8";
defparam hilo_15_2_32_.synch_mode="off";
defparam hilo_15_2_32_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_2_33_ (
	.combout(hilo_15_2[33]),
	.dataa(sub_or_yn),
	.datab(un59_hilo_add2),
	.datac(un50_hilo_add2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_2_33_.operation_mode="normal";
defparam hilo_15_2_33_.output_mode="comb_only";
defparam hilo_15_2_33_.lut_mask="d8d8";
defparam hilo_15_2_33_.synch_mode="off";
defparam hilo_15_2_33_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_2_36_ (
	.combout(hilo_15_2[36]),
	.dataa(sub_or_yn),
	.datab(un59_hilo_add5),
	.datac(un50_hilo_add5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_2_36_.operation_mode="normal";
defparam hilo_15_2_36_.output_mode="comb_only";
defparam hilo_15_2_36_.lut_mask="d8d8";
defparam hilo_15_2_36_.synch_mode="off";
defparam hilo_15_2_36_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_2_63_ (
	.combout(hilo_15_2[63]),
	.dataa(sub_or_yn),
	.datab(un59_hilo_add32),
	.datac(un50_hilo_add32),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_2_63_.operation_mode="normal";
defparam hilo_15_2_63_.output_mode="comb_only";
defparam hilo_15_2_63_.lut_mask="d8d8";
defparam hilo_15_2_63_.synch_mode="off";
defparam hilo_15_2_63_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_1_3_ (
	.combout(res_1_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo[3]),
	.datad(un11_res_0_a2_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_1_3_.operation_mode="normal";
defparam res_1_3_.output_mode="comb_only";
defparam res_1_3_.lut_mask="f000";
defparam res_1_3_.synch_mode="off";
defparam res_1_3_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_1_4_ (
	.combout(res_1_1),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo[4]),
	.datad(un11_res_0_a2_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_1_4_.operation_mode="normal";
defparam res_1_4_.output_mode="comb_only";
defparam res_1_4_.lut_mask="f000";
defparam res_1_4_.synch_mode="off";
defparam res_1_4_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_1_5_ (
	.combout(res_1_2),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo[5]),
	.datad(un11_res_0_a2_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_1_5_.operation_mode="normal";
defparam res_1_5_.output_mode="comb_only";
defparam res_1_5_.lut_mask="f000";
defparam res_1_5_.synch_mode="off";
defparam res_1_5_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_1_6_ (
	.combout(res_1_3),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo[6]),
	.datad(un11_res_0_a2_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_1_6_.operation_mode="normal";
defparam res_1_6_.output_mode="comb_only";
defparam res_1_6_.lut_mask="f000";
defparam res_1_6_.synch_mode="off";
defparam res_1_6_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_1_10_ (
	.combout(res_1_7),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo[10]),
	.datad(un11_res_0_a2_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_1_10_.operation_mode="normal";
defparam res_1_10_.output_mode="comb_only";
defparam res_1_10_.lut_mask="f000";
defparam res_1_10_.synch_mode="off";
defparam res_1_10_.sum_lutc_input="datac";
// @5:681
  cyclone_lcell hilo_19_38_ (
	.combout(hilo_19_Z[38]),
	.dataa(hilo_38),
	.datab(hilo_0),
	.datac(un59_hilo_add6),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_19_38_.operation_mode="normal";
defparam hilo_19_38_.output_mode="comb_only";
defparam hilo_19_38_.lut_mask="e2e2";
defparam hilo_19_38_.synch_mode="off";
defparam hilo_19_38_.sum_lutc_input="datac";
// @5:681
  cyclone_lcell hilo_19_41_ (
	.combout(hilo_19_Z[41]),
	.dataa(hilo_41),
	.datab(hilo_0),
	.datac(un59_hilo_add9),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_19_41_.operation_mode="normal";
defparam hilo_19_41_.output_mode="comb_only";
defparam hilo_19_41_.lut_mask="e2e2";
defparam hilo_19_41_.synch_mode="off";
defparam hilo_19_41_.sum_lutc_input="datac";
// @5:681
  cyclone_lcell hilo_19_42_ (
	.combout(hilo_19_Z[42]),
	.dataa(hilo_42),
	.datab(hilo_0),
	.datac(un59_hilo_add10),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_19_42_.operation_mode="normal";
defparam hilo_19_42_.output_mode="comb_only";
defparam hilo_19_42_.lut_mask="e2e2";
defparam hilo_19_42_.synch_mode="off";
defparam hilo_19_42_.sum_lutc_input="datac";
// @5:681
  cyclone_lcell hilo_19_43_ (
	.combout(hilo_19_Z[43]),
	.dataa(hilo[43]),
	.datab(hilo_0),
	.datac(un59_hilo_add11),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_19_43_.operation_mode="normal";
defparam hilo_19_43_.output_mode="comb_only";
defparam hilo_19_43_.lut_mask="e2e2";
defparam hilo_19_43_.synch_mode="off";
defparam hilo_19_43_.sum_lutc_input="datac";
// @5:630
  cyclone_lcell un1_rdy_0_sqmuxa_1_0_1_cZ (
	.combout(un1_rdy_0_sqmuxa_1_0_1),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo25_0_a2),
	.datad(hilo_0_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_rdy_0_sqmuxa_1_0_1_cZ.operation_mode="normal";
defparam un1_rdy_0_sqmuxa_1_0_1_cZ.output_mode="comb_only";
defparam un1_rdy_0_sqmuxa_1_0_1_cZ.lut_mask="fff0";
defparam un1_rdy_0_sqmuxa_1_0_1_cZ.synch_mode="off";
defparam un1_rdy_0_sqmuxa_1_0_1_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_i_a2_5_31_ (
	.combout(hilo_37_iv_i_i_a2_5[31]),
	.dataa(VCC),
	.datab(VCC),
	.datac(un50_hilo_add0),
	.datad(hilo_37_iv_0_a4_3_a2_1_a3[54]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_i_a2_5_31_.operation_mode="normal";
defparam hilo_37_iv_i_i_a2_5_31_.output_mode="comb_only";
defparam hilo_37_iv_i_i_a2_5_31_.lut_mask="f000";
defparam hilo_37_iv_i_i_a2_5_31_.synch_mode="off";
defparam hilo_37_iv_i_i_a2_5_31_.sum_lutc_input="datac";
// @5:155
  cyclone_lcell eqnop2_2_NE_138_i_x2_cZ (
	.combout(eqnop2_2_NE_138_i_x2),
	.dataa(hilo_58),
	.datab(nop2_reged[26]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam eqnop2_2_NE_138_i_x2_cZ.operation_mode="normal";
defparam eqnop2_2_NE_138_i_x2_cZ.output_mode="comb_only";
defparam eqnop2_2_NE_138_i_x2_cZ.lut_mask="6666";
defparam eqnop2_2_NE_138_i_x2_cZ.synch_mode="off";
defparam eqnop2_2_NE_138_i_x2_cZ.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_2_i_m2_49_ (
	.combout(hilo_15_2_i_m2[49]),
	.dataa(sub_or_yn),
	.datab(un59_hilo_add18),
	.datac(un50_hilo_add18),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_2_i_m2_49_.operation_mode="normal";
defparam hilo_15_2_i_m2_49_.output_mode="comb_only";
defparam hilo_15_2_i_m2_49_.lut_mask="d8d8";
defparam hilo_15_2_i_m2_49_.synch_mode="off";
defparam hilo_15_2_i_m2_49_.sum_lutc_input="datac";
// @5:673
  cyclone_lcell hilo_15_2_i_m2_55_ (
	.combout(hilo_15_2_i_m2[55]),
	.dataa(sub_or_yn),
	.datab(un59_hilo_add24),
	.datac(un50_hilo_add24),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_2_i_m2_55_.operation_mode="normal";
defparam hilo_15_2_i_m2_55_.output_mode="comb_only";
defparam hilo_15_2_i_m2_55_.lut_mask="d8d8";
defparam hilo_15_2_i_m2_55_.synch_mode="off";
defparam hilo_15_2_i_m2_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a3_45_ (
	.combout(hilo_37_iv_0_a3[45]),
	.dataa(alu_func_o_0),
	.datab(hilo25_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a3_45_.operation_mode="normal";
defparam hilo_37_iv_0_a3_45_.output_mode="comb_only";
defparam hilo_37_iv_0_a3_45_.lut_mask="8888";
defparam hilo_37_iv_0_a3_45_.synch_mode="off";
defparam hilo_37_iv_0_a3_45_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a3_4_0_a3_64_ (
	.combout(hilo_37_iv_i_0_a3_4_0_a3[64]),
	.dataa(VCC),
	.datab(VCC),
	.datac(sign),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a3_4_0_a3_64_.operation_mode="normal";
defparam hilo_37_iv_i_0_a3_4_0_a3_64_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a3_4_0_a3_64_.lut_mask="0f00";
defparam hilo_37_iv_i_0_a3_4_0_a3_64_.synch_mode="off";
defparam hilo_37_iv_i_0_a3_4_0_a3_64_.sum_lutc_input="datac";
// @5:609
  cyclone_lcell op2_reged17_0_a2_0_a3_cZ (
	.combout(op2_reged17_0_a2_0_a3),
	.dataa(rdy),
	.datab(hilo25_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged17_0_a2_0_a3_cZ.operation_mode="normal";
defparam op2_reged17_0_a2_0_a3_cZ.output_mode="comb_only";
defparam op2_reged17_0_a2_0_a3_cZ.lut_mask="2222";
defparam op2_reged17_0_a2_0_a3_cZ.synch_mode="off";
defparam op2_reged17_0_a2_0_a3_cZ.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_i_0_a3_6_0_0_a3_63_ (
	.combout(hilo_37_iv_i_0_a3_6_0_0_a3[63]),
	.dataa(VCC),
	.datab(VCC),
	.datac(sign),
	.datad(hilo_1_sqmuxa_1_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_i_0_a3_6_0_0_a3_63_.operation_mode="normal";
defparam hilo_37_iv_i_0_a3_6_0_0_a3_63_.output_mode="comb_only";
defparam hilo_37_iv_i_0_a3_6_0_0_a3_63_.lut_mask="f000";
defparam hilo_37_iv_i_0_a3_6_0_0_a3_63_.synch_mode="off";
defparam hilo_37_iv_i_0_a3_6_0_0_a3_63_.sum_lutc_input="datac";
// @5:155
  cyclone_lcell hilo_15_1_63_ (
	.combout(hilo_15_1[63]),
	.dataa(sub_or_yn),
	.datab(hilo_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_15_1_63_.operation_mode="normal";
defparam hilo_15_1_63_.output_mode="comb_only";
defparam hilo_15_1_63_.lut_mask="6666";
defparam hilo_15_1_63_.synch_mode="off";
defparam hilo_15_1_63_.sum_lutc_input="datac";
// @5:155
  cyclone_lcell hilo_33_1_55_ (
	.combout(hilo_33_1[55]),
	.dataa(addop2),
	.datab(addnop2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_33_1_55_.operation_mode="normal";
defparam hilo_33_1_55_.output_mode="comb_only";
defparam hilo_33_1_55_.lut_mask="6666";
defparam hilo_33_1_55_.synch_mode="off";
defparam hilo_33_1_55_.sum_lutc_input="datac";
// @5:611
  cyclone_lcell hilo_37_iv_0_a2_3_1_1_ (
	.combout(hilo_37_iv_0_a2_3_1[1]),
	.dataa(VCC),
	.datab(VCC),
	.datac(add1),
	.datad(hilo_3_sqmuxa_0_a2_0_a3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_37_iv_0_a2_3_1_1_.operation_mode="normal";
defparam hilo_37_iv_0_a2_3_1_1_.output_mode="comb_only";
defparam hilo_37_iv_0_a2_3_1_1_.lut_mask="f000";
defparam hilo_37_iv_0_a2_3_1_1_.synch_mode="off";
defparam hilo_37_iv_0_a2_3_1_1_.sum_lutc_input="datac";
// @5:583
  cyclone_lcell op2_reged18_0_a3_1_cZ (
	.combout(op2_reged18_0_a3_1),
	.dataa(VCC),
	.datab(VCC),
	.datac(rdy),
	.datad(hilo25_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam op2_reged18_0_a3_1_cZ.operation_mode="normal";
defparam op2_reged18_0_a3_1_cZ.output_mode="comb_only";
defparam op2_reged18_0_a3_1_cZ.lut_mask="000f";
defparam op2_reged18_0_a3_1_cZ.synch_mode="off";
defparam op2_reged18_0_a3_1_cZ.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_0_a2_0_0_a2_0_0_o2_i_o3_18_ (
	.combout(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_3),
	.datad(alu_func_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_0_a2_0_0_a2_0_0_o2_i_o3_18_.operation_mode="normal";
defparam res_2_0_a2_0_0_a2_0_0_o2_i_o3_18_.output_mode="comb_only";
defparam res_2_0_a2_0_0_a2_0_0_o2_i_o3_18_.lut_mask="f0ff";
defparam res_2_0_a2_0_0_a2_0_0_o2_i_o3_18_.synch_mode="off";
defparam res_2_0_a2_0_0_a2_0_0_o2_i_o3_18_.sum_lutc_input="datac";
// @5:600
  cyclone_lcell res_2_0_a2_0_0_a2_1_o2_i_o3_0_18_ (
	.combout(res_2_0_a2_0_0_a2_1_o2_i_o3_0_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam res_2_0_a2_0_0_a2_1_o2_i_o3_0_18_.operation_mode="normal";
defparam res_2_0_a2_0_0_a2_1_o2_i_o3_0_18_.output_mode="comb_only";
defparam res_2_0_a2_0_0_a2_1_o2_i_o3_0_18_.lut_mask="ff0f";
defparam res_2_0_a2_0_0_a2_1_o2_i_o3_0_18_.synch_mode="off";
defparam res_2_0_a2_0_0_a2_1_o2_i_o3_0_18_.sum_lutc_input="datac";
// @5:689
  cyclone_lcell hilo_24_add32_cZ (
	.combout(hilo_24_add32),
	.dataa(un1_op2_reged_1_i_m3[32]),
	.datab(hilo_63),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_31),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add32_cZ.cin_used="true";
defparam hilo_24_add32_cZ.operation_mode="normal";
defparam hilo_24_add32_cZ.output_mode="comb_only";
defparam hilo_24_add32_cZ.lut_mask="9696";
defparam hilo_24_add32_cZ.synch_mode="off";
defparam hilo_24_add32_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add31_cZ (
	.combout(hilo_24_add31),
	.cout(hilo_24_carry_31),
	.dataa(un1_op2_reged_1_i_m3[31]),
	.datab(hilo_62),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add31_cZ.cin_used="true";
defparam hilo_24_add31_cZ.operation_mode="arithmetic";
defparam hilo_24_add31_cZ.output_mode="comb_only";
defparam hilo_24_add31_cZ.lut_mask="96e8";
defparam hilo_24_add31_cZ.synch_mode="off";
defparam hilo_24_add31_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add30_cZ (
	.combout(hilo_24_add30),
	.cout(hilo_24_carry_30),
	.dataa(un1_op2_reged_1_i_m3[30]),
	.datab(hilo_61),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add30_cZ.cin_used="true";
defparam hilo_24_add30_cZ.operation_mode="arithmetic";
defparam hilo_24_add30_cZ.output_mode="comb_only";
defparam hilo_24_add30_cZ.lut_mask="96e8";
defparam hilo_24_add30_cZ.synch_mode="off";
defparam hilo_24_add30_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add29_cZ (
	.combout(hilo_24_add29),
	.cout(hilo_24_carry_29),
	.dataa(un1_op2_reged_1_i_m3[29]),
	.datab(hilo_60),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add29_cZ.cin_used="true";
defparam hilo_24_add29_cZ.operation_mode="arithmetic";
defparam hilo_24_add29_cZ.output_mode="comb_only";
defparam hilo_24_add29_cZ.lut_mask="96e8";
defparam hilo_24_add29_cZ.synch_mode="off";
defparam hilo_24_add29_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add28_cZ (
	.combout(hilo_24_add28),
	.cout(hilo_24_carry_28),
	.dataa(un1_op2_reged_1_i_m3[28]),
	.datab(hilo_59),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add28_cZ.cin_used="true";
defparam hilo_24_add28_cZ.operation_mode="arithmetic";
defparam hilo_24_add28_cZ.output_mode="comb_only";
defparam hilo_24_add28_cZ.lut_mask="96e8";
defparam hilo_24_add28_cZ.synch_mode="off";
defparam hilo_24_add28_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add27_cZ (
	.combout(hilo_24_add27),
	.cout(hilo_24_carry_27),
	.dataa(un1_op2_reged_1_i_m3[27]),
	.datab(hilo_58),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add27_cZ.cin_used="true";
defparam hilo_24_add27_cZ.operation_mode="arithmetic";
defparam hilo_24_add27_cZ.output_mode="comb_only";
defparam hilo_24_add27_cZ.lut_mask="96e8";
defparam hilo_24_add27_cZ.synch_mode="off";
defparam hilo_24_add27_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add26_cZ (
	.combout(hilo_24_add26),
	.cout(hilo_24_carry_26),
	.dataa(un1_op2_reged_1_i_m3[26]),
	.datab(hilo_57),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add26_cZ.cin_used="true";
defparam hilo_24_add26_cZ.operation_mode="arithmetic";
defparam hilo_24_add26_cZ.output_mode="comb_only";
defparam hilo_24_add26_cZ.lut_mask="96e8";
defparam hilo_24_add26_cZ.synch_mode="off";
defparam hilo_24_add26_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add25_cZ (
	.combout(hilo_24_add25),
	.cout(hilo_24_carry_25),
	.dataa(un1_op2_reged_1_i_m3[25]),
	.datab(hilo_56),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add25_cZ.cin_used="true";
defparam hilo_24_add25_cZ.operation_mode="arithmetic";
defparam hilo_24_add25_cZ.output_mode="comb_only";
defparam hilo_24_add25_cZ.lut_mask="96e8";
defparam hilo_24_add25_cZ.synch_mode="off";
defparam hilo_24_add25_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add24_cZ (
	.combout(hilo_24_add24),
	.cout(hilo_24_carry_24),
	.dataa(un1_op2_reged_1_i_m3[24]),
	.datab(hilo_55),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add24_cZ.cin_used="true";
defparam hilo_24_add24_cZ.operation_mode="arithmetic";
defparam hilo_24_add24_cZ.output_mode="comb_only";
defparam hilo_24_add24_cZ.lut_mask="96e8";
defparam hilo_24_add24_cZ.synch_mode="off";
defparam hilo_24_add24_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add23_cZ (
	.combout(hilo_24_add23),
	.cout(hilo_24_carry_23),
	.dataa(un1_op2_reged_1_i_m3[23]),
	.datab(hilo_54),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add23_cZ.cin_used="true";
defparam hilo_24_add23_cZ.operation_mode="arithmetic";
defparam hilo_24_add23_cZ.output_mode="comb_only";
defparam hilo_24_add23_cZ.lut_mask="96e8";
defparam hilo_24_add23_cZ.synch_mode="off";
defparam hilo_24_add23_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add22_cZ (
	.combout(hilo_24_add22),
	.cout(hilo_24_carry_22),
	.dataa(un1_op2_reged_1_i_m3[22]),
	.datab(hilo_53),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add22_cZ.cin_used="true";
defparam hilo_24_add22_cZ.operation_mode="arithmetic";
defparam hilo_24_add22_cZ.output_mode="comb_only";
defparam hilo_24_add22_cZ.lut_mask="96e8";
defparam hilo_24_add22_cZ.synch_mode="off";
defparam hilo_24_add22_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add21_cZ (
	.combout(hilo_24_add21),
	.cout(hilo_24_carry_21),
	.dataa(un1_op2_reged_1_i_m3[21]),
	.datab(hilo_52),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add21_cZ.cin_used="true";
defparam hilo_24_add21_cZ.operation_mode="arithmetic";
defparam hilo_24_add21_cZ.output_mode="comb_only";
defparam hilo_24_add21_cZ.lut_mask="96e8";
defparam hilo_24_add21_cZ.synch_mode="off";
defparam hilo_24_add21_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add20_cZ (
	.combout(hilo_24_add20),
	.cout(hilo_24_carry_20),
	.dataa(un1_op2_reged_1_i_m3[20]),
	.datab(hilo_51),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add20_cZ.cin_used="true";
defparam hilo_24_add20_cZ.operation_mode="arithmetic";
defparam hilo_24_add20_cZ.output_mode="comb_only";
defparam hilo_24_add20_cZ.lut_mask="96e8";
defparam hilo_24_add20_cZ.synch_mode="off";
defparam hilo_24_add20_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add19_cZ (
	.combout(hilo_24_add19),
	.cout(hilo_24_carry_19),
	.dataa(un1_op2_reged_1_i_m3[19]),
	.datab(hilo_50),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add19_cZ.cin_used="true";
defparam hilo_24_add19_cZ.operation_mode="arithmetic";
defparam hilo_24_add19_cZ.output_mode="comb_only";
defparam hilo_24_add19_cZ.lut_mask="96e8";
defparam hilo_24_add19_cZ.synch_mode="off";
defparam hilo_24_add19_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add18_cZ (
	.combout(hilo_24_add18),
	.cout(hilo_24_carry_18),
	.dataa(un1_op2_reged_1_i_m3[18]),
	.datab(hilo_49),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add18_cZ.cin_used="true";
defparam hilo_24_add18_cZ.operation_mode="arithmetic";
defparam hilo_24_add18_cZ.output_mode="comb_only";
defparam hilo_24_add18_cZ.lut_mask="96e8";
defparam hilo_24_add18_cZ.synch_mode="off";
defparam hilo_24_add18_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add17_cZ (
	.combout(hilo_24_add17),
	.cout(hilo_24_carry_17),
	.dataa(un1_op2_reged_1_i_m3[17]),
	.datab(hilo_48),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add17_cZ.cin_used="true";
defparam hilo_24_add17_cZ.operation_mode="arithmetic";
defparam hilo_24_add17_cZ.output_mode="comb_only";
defparam hilo_24_add17_cZ.lut_mask="96e8";
defparam hilo_24_add17_cZ.synch_mode="off";
defparam hilo_24_add17_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add16_cZ (
	.combout(hilo_24_add16),
	.cout(hilo_24_carry_16),
	.dataa(un1_op2_reged_1_i_m3[16]),
	.datab(hilo[47]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add16_cZ.cin_used="true";
defparam hilo_24_add16_cZ.operation_mode="arithmetic";
defparam hilo_24_add16_cZ.output_mode="comb_only";
defparam hilo_24_add16_cZ.lut_mask="96e8";
defparam hilo_24_add16_cZ.synch_mode="off";
defparam hilo_24_add16_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add15_cZ (
	.combout(hilo_24_add15),
	.cout(hilo_24_carry_15),
	.dataa(un1_op2_reged_1_i_m3[15]),
	.datab(hilo_46),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add15_cZ.cin_used="true";
defparam hilo_24_add15_cZ.operation_mode="arithmetic";
defparam hilo_24_add15_cZ.output_mode="comb_only";
defparam hilo_24_add15_cZ.lut_mask="96e8";
defparam hilo_24_add15_cZ.synch_mode="off";
defparam hilo_24_add15_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add14_cZ (
	.combout(hilo_24_add14),
	.cout(hilo_24_carry_14),
	.dataa(un1_op2_reged_1_i_m3[14]),
	.datab(hilo_45),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add14_cZ.cin_used="true";
defparam hilo_24_add14_cZ.operation_mode="arithmetic";
defparam hilo_24_add14_cZ.output_mode="comb_only";
defparam hilo_24_add14_cZ.lut_mask="96e8";
defparam hilo_24_add14_cZ.synch_mode="off";
defparam hilo_24_add14_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add13_cZ (
	.combout(hilo_24_add13),
	.cout(hilo_24_carry_13),
	.dataa(un1_op2_reged_1_i_m3[13]),
	.datab(hilo_44),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add13_cZ.cin_used="true";
defparam hilo_24_add13_cZ.operation_mode="arithmetic";
defparam hilo_24_add13_cZ.output_mode="comb_only";
defparam hilo_24_add13_cZ.lut_mask="96e8";
defparam hilo_24_add13_cZ.synch_mode="off";
defparam hilo_24_add13_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add12_cZ (
	.combout(hilo_24_add12),
	.cout(hilo_24_carry_12),
	.dataa(un1_op2_reged_1_i_m3[12]),
	.datab(hilo[43]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add12_cZ.cin_used="true";
defparam hilo_24_add12_cZ.operation_mode="arithmetic";
defparam hilo_24_add12_cZ.output_mode="comb_only";
defparam hilo_24_add12_cZ.lut_mask="96e8";
defparam hilo_24_add12_cZ.synch_mode="off";
defparam hilo_24_add12_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add11_cZ (
	.combout(hilo_24_add11),
	.cout(hilo_24_carry_11),
	.dataa(un1_op2_reged_1_i_m3[11]),
	.datab(hilo_42),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add11_cZ.cin_used="true";
defparam hilo_24_add11_cZ.operation_mode="arithmetic";
defparam hilo_24_add11_cZ.output_mode="comb_only";
defparam hilo_24_add11_cZ.lut_mask="96e8";
defparam hilo_24_add11_cZ.synch_mode="off";
defparam hilo_24_add11_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add10_cZ (
	.combout(hilo_24_add10),
	.cout(hilo_24_carry_10),
	.dataa(un1_op2_reged_1_i_m3[10]),
	.datab(hilo_41),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add10_cZ.cin_used="true";
defparam hilo_24_add10_cZ.operation_mode="arithmetic";
defparam hilo_24_add10_cZ.output_mode="comb_only";
defparam hilo_24_add10_cZ.lut_mask="96e8";
defparam hilo_24_add10_cZ.synch_mode="off";
defparam hilo_24_add10_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add9_cZ (
	.combout(hilo_24_add9),
	.cout(hilo_24_carry_9),
	.dataa(un1_op2_reged_1_i_m3[9]),
	.datab(hilo_40),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add9_cZ.cin_used="true";
defparam hilo_24_add9_cZ.operation_mode="arithmetic";
defparam hilo_24_add9_cZ.output_mode="comb_only";
defparam hilo_24_add9_cZ.lut_mask="96e8";
defparam hilo_24_add9_cZ.synch_mode="off";
defparam hilo_24_add9_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add8_cZ (
	.combout(hilo_24_add8),
	.cout(hilo_24_carry_8),
	.dataa(un1_op2_reged_1_i_m3[8]),
	.datab(hilo_39),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add8_cZ.cin_used="true";
defparam hilo_24_add8_cZ.operation_mode="arithmetic";
defparam hilo_24_add8_cZ.output_mode="comb_only";
defparam hilo_24_add8_cZ.lut_mask="96e8";
defparam hilo_24_add8_cZ.synch_mode="off";
defparam hilo_24_add8_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add7_cZ (
	.combout(hilo_24_add7),
	.cout(hilo_24_carry_7),
	.dataa(un1_op2_reged_1_i_m3[7]),
	.datab(hilo_38),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add7_cZ.cin_used="true";
defparam hilo_24_add7_cZ.operation_mode="arithmetic";
defparam hilo_24_add7_cZ.output_mode="comb_only";
defparam hilo_24_add7_cZ.lut_mask="96e8";
defparam hilo_24_add7_cZ.synch_mode="off";
defparam hilo_24_add7_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add6_cZ (
	.combout(hilo_24_add6),
	.cout(hilo_24_carry_6),
	.dataa(un1_op2_reged_1_i_m3[6]),
	.datab(hilo_37),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add6_cZ.cin_used="true";
defparam hilo_24_add6_cZ.operation_mode="arithmetic";
defparam hilo_24_add6_cZ.output_mode="comb_only";
defparam hilo_24_add6_cZ.lut_mask="96e8";
defparam hilo_24_add6_cZ.synch_mode="off";
defparam hilo_24_add6_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add5_cZ (
	.combout(hilo_24_add5),
	.cout(hilo_24_carry_5),
	.dataa(un1_op2_reged_1_i_m3[5]),
	.datab(hilo_36),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add5_cZ.cin_used="true";
defparam hilo_24_add5_cZ.operation_mode="arithmetic";
defparam hilo_24_add5_cZ.output_mode="comb_only";
defparam hilo_24_add5_cZ.lut_mask="96e8";
defparam hilo_24_add5_cZ.synch_mode="off";
defparam hilo_24_add5_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add4_cZ (
	.combout(hilo_24_add4),
	.cout(hilo_24_carry_4),
	.dataa(un1_op2_reged_1_i_m3[4]),
	.datab(hilo_35),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add4_cZ.cin_used="true";
defparam hilo_24_add4_cZ.operation_mode="arithmetic";
defparam hilo_24_add4_cZ.output_mode="comb_only";
defparam hilo_24_add4_cZ.lut_mask="96e8";
defparam hilo_24_add4_cZ.synch_mode="off";
defparam hilo_24_add4_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add3_cZ (
	.combout(hilo_24_add3),
	.cout(hilo_24_carry_3),
	.dataa(un1_op2_reged_1_i_m3[3]),
	.datab(hilo[34]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add3_cZ.cin_used="true";
defparam hilo_24_add3_cZ.operation_mode="arithmetic";
defparam hilo_24_add3_cZ.output_mode="comb_only";
defparam hilo_24_add3_cZ.lut_mask="96e8";
defparam hilo_24_add3_cZ.synch_mode="off";
defparam hilo_24_add3_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add2_cZ (
	.combout(hilo_24_add2),
	.cout(hilo_24_carry_2),
	.dataa(un1_op2_reged_1_i_m3[2]),
	.datab(hilo[33]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add2_cZ.cin_used="true";
defparam hilo_24_add2_cZ.operation_mode="arithmetic";
defparam hilo_24_add2_cZ.output_mode="comb_only";
defparam hilo_24_add2_cZ.lut_mask="96e8";
defparam hilo_24_add2_cZ.synch_mode="off";
defparam hilo_24_add2_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add1_cZ (
	.combout(hilo_24_add1),
	.cout(hilo_24_carry_1),
	.dataa(un1_op2_reged_1_i_m3[1]),
	.datab(hilo[32]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(hilo_24_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add1_cZ.cin_used="true";
defparam hilo_24_add1_cZ.operation_mode="arithmetic";
defparam hilo_24_add1_cZ.output_mode="comb_only";
defparam hilo_24_add1_cZ.lut_mask="96e8";
defparam hilo_24_add1_cZ.synch_mode="off";
defparam hilo_24_add1_cZ.sum_lutc_input="cin";
// @5:689
  cyclone_lcell hilo_24_add0_cZ (
	.combout(hilo_24_add0),
	.cout(hilo_24_carry_0),
	.dataa(op2_reged[0]),
	.datab(hilo_31),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam hilo_24_add0_cZ.operation_mode="arithmetic";
defparam hilo_24_add0_cZ.output_mode="comb_only";
defparam hilo_24_add0_cZ.lut_mask="6688";
defparam hilo_24_add0_cZ.synch_mode="off";
defparam hilo_24_add0_cZ.sum_lutc_input="datac";
// @5:654
  cyclone_lcell over_add31 (
	.combout(N_1),
	.cout(over_add31_cout),
	.dataa(b_o_iv_28),
	.datab(a_o_31),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add31.cin_used="true";
defparam over_add31.operation_mode="arithmetic";
defparam over_add31.output_mode="comb_only";
defparam over_add31.lut_mask="69d4";
defparam over_add31.synch_mode="off";
defparam over_add31.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add30 (
	.combout(N_2),
	.cout(over_carry_30),
	.dataa(b_o_iv_27),
	.datab(a_o_30),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add30.cin_used="true";
defparam over_add30.operation_mode="arithmetic";
defparam over_add30.output_mode="comb_only";
defparam over_add30.lut_mask="69d4";
defparam over_add30.synch_mode="off";
defparam over_add30.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add29 (
	.combout(N_3),
	.cout(over_carry_29),
	.dataa(b_o_iv_26),
	.datab(a_o_29),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add29.cin_used="true";
defparam over_add29.operation_mode="arithmetic";
defparam over_add29.output_mode="comb_only";
defparam over_add29.lut_mask="69d4";
defparam over_add29.synch_mode="off";
defparam over_add29.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add28 (
	.combout(N_4),
	.cout(over_carry_28),
	.dataa(b_o_iv_25),
	.datab(a_o_28),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add28.cin_used="true";
defparam over_add28.operation_mode="arithmetic";
defparam over_add28.output_mode="comb_only";
defparam over_add28.lut_mask="69d4";
defparam over_add28.synch_mode="off";
defparam over_add28.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add27 (
	.combout(N_5),
	.cout(over_carry_27),
	.dataa(b_o_iv_24),
	.datab(a_o_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add27.cin_used="true";
defparam over_add27.operation_mode="arithmetic";
defparam over_add27.output_mode="comb_only";
defparam over_add27.lut_mask="69d4";
defparam over_add27.synch_mode="off";
defparam over_add27.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add26 (
	.combout(N_6),
	.cout(over_carry_26),
	.dataa(b_o_iv_23),
	.datab(a_o_26),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add26.cin_used="true";
defparam over_add26.operation_mode="arithmetic";
defparam over_add26.output_mode="comb_only";
defparam over_add26.lut_mask="69d4";
defparam over_add26.synch_mode="off";
defparam over_add26.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add25 (
	.combout(N_7),
	.cout(over_carry_25),
	.dataa(b_o_iv_22),
	.datab(a_o_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add25.cin_used="true";
defparam over_add25.operation_mode="arithmetic";
defparam over_add25.output_mode="comb_only";
defparam over_add25.lut_mask="69d4";
defparam over_add25.synch_mode="off";
defparam over_add25.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add24 (
	.combout(N_8),
	.cout(over_carry_24),
	.dataa(b_o_iv_21),
	.datab(a_o_24),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add24.cin_used="true";
defparam over_add24.operation_mode="arithmetic";
defparam over_add24.output_mode="comb_only";
defparam over_add24.lut_mask="69d4";
defparam over_add24.synch_mode="off";
defparam over_add24.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add23 (
	.combout(N_9),
	.cout(over_carry_23),
	.dataa(b_o_iv_20),
	.datab(a_o_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add23.cin_used="true";
defparam over_add23.operation_mode="arithmetic";
defparam over_add23.output_mode="comb_only";
defparam over_add23.lut_mask="69d4";
defparam over_add23.synch_mode="off";
defparam over_add23.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add22 (
	.combout(N_10),
	.cout(over_carry_22),
	.dataa(b_o_iv_19),
	.datab(a_o_22),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add22.cin_used="true";
defparam over_add22.operation_mode="arithmetic";
defparam over_add22.output_mode="comb_only";
defparam over_add22.lut_mask="69d4";
defparam over_add22.synch_mode="off";
defparam over_add22.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add21 (
	.combout(N_11),
	.cout(over_carry_21),
	.dataa(b_o_iv_18),
	.datab(a_o_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add21.cin_used="true";
defparam over_add21.operation_mode="arithmetic";
defparam over_add21.output_mode="comb_only";
defparam over_add21.lut_mask="69d4";
defparam over_add21.synch_mode="off";
defparam over_add21.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add20 (
	.combout(N_12),
	.cout(over_carry_20),
	.dataa(b_o_iv_17),
	.datab(a_o_20),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add20.cin_used="true";
defparam over_add20.operation_mode="arithmetic";
defparam over_add20.output_mode="comb_only";
defparam over_add20.lut_mask="69d4";
defparam over_add20.synch_mode="off";
defparam over_add20.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add19 (
	.combout(N_13),
	.cout(over_carry_19),
	.dataa(b_o_iv_16),
	.datab(a_o_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add19.cin_used="true";
defparam over_add19.operation_mode="arithmetic";
defparam over_add19.output_mode="comb_only";
defparam over_add19.lut_mask="69d4";
defparam over_add19.synch_mode="off";
defparam over_add19.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add18 (
	.combout(N_14),
	.cout(over_carry_18),
	.dataa(b_o_iv_15),
	.datab(a_o_18),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add18.cin_used="true";
defparam over_add18.operation_mode="arithmetic";
defparam over_add18.output_mode="comb_only";
defparam over_add18.lut_mask="69d4";
defparam over_add18.synch_mode="off";
defparam over_add18.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add17 (
	.combout(N_15),
	.cout(over_carry_17),
	.dataa(b_o_iv_14),
	.datab(a_o_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add17.cin_used="true";
defparam over_add17.operation_mode="arithmetic";
defparam over_add17.output_mode="comb_only";
defparam over_add17.lut_mask="69d4";
defparam over_add17.synch_mode="off";
defparam over_add17.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add16 (
	.combout(N_16),
	.cout(over_carry_16),
	.dataa(b_o_iv_13),
	.datab(a_o_16),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add16.cin_used="true";
defparam over_add16.operation_mode="arithmetic";
defparam over_add16.output_mode="comb_only";
defparam over_add16.lut_mask="69d4";
defparam over_add16.synch_mode="off";
defparam over_add16.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add15 (
	.combout(N_17),
	.cout(over_carry_15),
	.dataa(b_o_iv_12),
	.datab(a_o_15),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add15.cin_used="true";
defparam over_add15.operation_mode="arithmetic";
defparam over_add15.output_mode="comb_only";
defparam over_add15.lut_mask="69d4";
defparam over_add15.synch_mode="off";
defparam over_add15.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add14 (
	.combout(N_18),
	.cout(over_carry_14),
	.dataa(b_o_iv_11),
	.datab(a_o_14),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add14.cin_used="true";
defparam over_add14.operation_mode="arithmetic";
defparam over_add14.output_mode="comb_only";
defparam over_add14.lut_mask="69d4";
defparam over_add14.synch_mode="off";
defparam over_add14.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add13 (
	.combout(N_19),
	.cout(over_carry_13),
	.dataa(b_o_iv_10),
	.datab(a_o_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add13.cin_used="true";
defparam over_add13.operation_mode="arithmetic";
defparam over_add13.output_mode="comb_only";
defparam over_add13.lut_mask="69d4";
defparam over_add13.synch_mode="off";
defparam over_add13.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add12 (
	.combout(N_20),
	.cout(over_carry_12),
	.dataa(b_o_iv_9),
	.datab(a_o_12),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add12.cin_used="true";
defparam over_add12.operation_mode="arithmetic";
defparam over_add12.output_mode="comb_only";
defparam over_add12.lut_mask="69d4";
defparam over_add12.synch_mode="off";
defparam over_add12.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add11 (
	.combout(N_21),
	.cout(over_carry_11),
	.dataa(b_o_iv_8),
	.datab(a_o_11),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add11.cin_used="true";
defparam over_add11.operation_mode="arithmetic";
defparam over_add11.output_mode="comb_only";
defparam over_add11.lut_mask="69d4";
defparam over_add11.synch_mode="off";
defparam over_add11.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add10 (
	.combout(N_22),
	.cout(over_carry_10),
	.dataa(b_o_iv_7),
	.datab(a_o_10),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add10.cin_used="true";
defparam over_add10.operation_mode="arithmetic";
defparam over_add10.output_mode="comb_only";
defparam over_add10.lut_mask="69d4";
defparam over_add10.synch_mode="off";
defparam over_add10.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add9 (
	.combout(N_23),
	.cout(over_carry_9),
	.dataa(b_o_iv_6),
	.datab(a_o_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add9.cin_used="true";
defparam over_add9.operation_mode="arithmetic";
defparam over_add9.output_mode="comb_only";
defparam over_add9.lut_mask="69d4";
defparam over_add9.synch_mode="off";
defparam over_add9.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add8 (
	.combout(N_24),
	.cout(over_carry_8),
	.dataa(b_o_iv_5),
	.datab(a_o_8),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add8.cin_used="true";
defparam over_add8.operation_mode="arithmetic";
defparam over_add8.output_mode="comb_only";
defparam over_add8.lut_mask="69d4";
defparam over_add8.synch_mode="off";
defparam over_add8.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add7 (
	.combout(N_25),
	.cout(over_carry_7),
	.dataa(b_o_iv_4),
	.datab(a_o_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add7.cin_used="true";
defparam over_add7.operation_mode="arithmetic";
defparam over_add7.output_mode="comb_only";
defparam over_add7.lut_mask="69d4";
defparam over_add7.synch_mode="off";
defparam over_add7.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add6 (
	.combout(N_26),
	.cout(over_carry_6),
	.dataa(b_o_iv_3),
	.datab(a_o_6),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add6.cin_used="true";
defparam over_add6.operation_mode="arithmetic";
defparam over_add6.output_mode="comb_only";
defparam over_add6.lut_mask="69d4";
defparam over_add6.synch_mode="off";
defparam over_add6.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add5 (
	.combout(N_27),
	.cout(over_carry_5),
	.dataa(b_o_iv_2),
	.datab(a_o_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add5.cin_used="true";
defparam over_add5.operation_mode="arithmetic";
defparam over_add5.output_mode="comb_only";
defparam over_add5.lut_mask="69d4";
defparam over_add5.synch_mode="off";
defparam over_add5.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add4 (
	.combout(N_28),
	.cout(over_carry_4),
	.dataa(b_o_iv_1),
	.datab(a_o_4),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add4.cin_used="true";
defparam over_add4.operation_mode="arithmetic";
defparam over_add4.output_mode="comb_only";
defparam over_add4.lut_mask="69d4";
defparam over_add4.synch_mode="off";
defparam over_add4.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add3 (
	.combout(N_29),
	.cout(over_carry_3),
	.dataa(b_o_iv_0),
	.datab(a_o_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add3.cin_used="true";
defparam over_add3.operation_mode="arithmetic";
defparam over_add3.output_mode="comb_only";
defparam over_add3.lut_mask="69d4";
defparam over_add3.synch_mode="off";
defparam over_add3.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add2 (
	.combout(N_30),
	.cout(over_carry_2),
	.dataa(b_o_iv_0_2),
	.datab(a_o_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add2.cin_used="true";
defparam over_add2.operation_mode="arithmetic";
defparam over_add2.output_mode="comb_only";
defparam over_add2.lut_mask="69d4";
defparam over_add2.synch_mode="off";
defparam over_add2.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add1 (
	.combout(N_31),
	.cout(over_carry_1),
	.dataa(b_o_iv_0_1),
	.datab(a_o_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(over_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add1.cin_used="true";
defparam over_add1.operation_mode="arithmetic";
defparam over_add1.output_mode="comb_only";
defparam over_add1.lut_mask="69d4";
defparam over_add1.synch_mode="off";
defparam over_add1.sum_lutc_input="cin";
// @5:654
  cyclone_lcell over_add0 (
	.combout(N_32),
	.cout(over_carry_0),
	.dataa(b_o_iv_0_0),
	.datab(a_o_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam over_add0.operation_mode="arithmetic";
defparam over_add0.output_mode="comb_only";
defparam over_add0.lut_mask="9944";
defparam over_add0.synch_mode="off";
defparam over_add0.sum_lutc_input="datac";
// @5:699
  cyclone_lcell un136_hilo_31_ (
	.combout(un136_hilo_combout[31]),
	.dataa(hilo_30),
	.datab(hilo_31),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[29]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_31_.cin_used="true";
defparam un136_hilo_31_.operation_mode="normal";
defparam un136_hilo_31_.output_mode="comb_only";
defparam un136_hilo_31_.lut_mask="6c6c";
defparam un136_hilo_31_.synch_mode="off";
defparam un136_hilo_31_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_30_ (
	.combout(un136_hilo_combout[30]),
	.dataa(hilo_30),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[28]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_30_.cin_used="true";
defparam un136_hilo_30_.operation_mode="normal";
defparam un136_hilo_30_.output_mode="comb_only";
defparam un136_hilo_30_.lut_mask="5a5a";
defparam un136_hilo_30_.synch_mode="off";
defparam un136_hilo_30_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_29_ (
	.combout(un136_hilo_combout[29]),
	.cout(un136_hilo_cout[29]),
	.dataa(hilo_28),
	.datab(hilo_29),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[27]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_29_.cin_used="true";
defparam un136_hilo_29_.operation_mode="arithmetic";
defparam un136_hilo_29_.output_mode="comb_only";
defparam un136_hilo_29_.lut_mask="6c80";
defparam un136_hilo_29_.synch_mode="off";
defparam un136_hilo_29_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_28_ (
	.combout(un136_hilo_combout[28]),
	.cout(un136_hilo_cout[28]),
	.dataa(hilo_28),
	.datab(hilo_29),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[26]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_28_.cin_used="true";
defparam un136_hilo_28_.operation_mode="arithmetic";
defparam un136_hilo_28_.output_mode="comb_only";
defparam un136_hilo_28_.lut_mask="5a80";
defparam un136_hilo_28_.synch_mode="off";
defparam un136_hilo_28_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_27_ (
	.combout(un136_hilo_combout[27]),
	.cout(un136_hilo_cout[27]),
	.dataa(hilo_26),
	.datab(hilo_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[25]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_27_.cin_used="true";
defparam un136_hilo_27_.operation_mode="arithmetic";
defparam un136_hilo_27_.output_mode="comb_only";
defparam un136_hilo_27_.lut_mask="6c80";
defparam un136_hilo_27_.synch_mode="off";
defparam un136_hilo_27_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_26_ (
	.combout(un136_hilo_combout[26]),
	.cout(un136_hilo_cout[26]),
	.dataa(hilo_26),
	.datab(hilo_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[24]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_26_.cin_used="true";
defparam un136_hilo_26_.operation_mode="arithmetic";
defparam un136_hilo_26_.output_mode="comb_only";
defparam un136_hilo_26_.lut_mask="5a80";
defparam un136_hilo_26_.synch_mode="off";
defparam un136_hilo_26_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_25_ (
	.combout(un136_hilo_combout[25]),
	.cout(un136_hilo_cout[25]),
	.dataa(hilo_24),
	.datab(hilo_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[23]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_25_.cin_used="true";
defparam un136_hilo_25_.operation_mode="arithmetic";
defparam un136_hilo_25_.output_mode="comb_only";
defparam un136_hilo_25_.lut_mask="6c80";
defparam un136_hilo_25_.synch_mode="off";
defparam un136_hilo_25_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_24_ (
	.combout(un136_hilo_combout[24]),
	.cout(un136_hilo_cout[24]),
	.dataa(hilo_24),
	.datab(hilo_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[22]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_24_.cin_used="true";
defparam un136_hilo_24_.operation_mode="arithmetic";
defparam un136_hilo_24_.output_mode="comb_only";
defparam un136_hilo_24_.lut_mask="5a80";
defparam un136_hilo_24_.synch_mode="off";
defparam un136_hilo_24_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_23_ (
	.combout(un136_hilo_combout[23]),
	.cout(un136_hilo_cout[23]),
	.dataa(hilo_22),
	.datab(hilo_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[21]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_23_.cin_used="true";
defparam un136_hilo_23_.operation_mode="arithmetic";
defparam un136_hilo_23_.output_mode="comb_only";
defparam un136_hilo_23_.lut_mask="6c80";
defparam un136_hilo_23_.synch_mode="off";
defparam un136_hilo_23_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_22_ (
	.combout(un136_hilo_combout[22]),
	.cout(un136_hilo_cout[22]),
	.dataa(hilo_22),
	.datab(hilo_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[20]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_22_.cin_used="true";
defparam un136_hilo_22_.operation_mode="arithmetic";
defparam un136_hilo_22_.output_mode="comb_only";
defparam un136_hilo_22_.lut_mask="5a80";
defparam un136_hilo_22_.synch_mode="off";
defparam un136_hilo_22_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_21_ (
	.combout(un136_hilo_combout[21]),
	.cout(un136_hilo_cout[21]),
	.dataa(hilo_20),
	.datab(hilo_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[19]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_21_.cin_used="true";
defparam un136_hilo_21_.operation_mode="arithmetic";
defparam un136_hilo_21_.output_mode="comb_only";
defparam un136_hilo_21_.lut_mask="6c80";
defparam un136_hilo_21_.synch_mode="off";
defparam un136_hilo_21_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_20_ (
	.combout(un136_hilo_combout[20]),
	.cout(un136_hilo_cout[20]),
	.dataa(hilo_20),
	.datab(hilo_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[18]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_20_.cin_used="true";
defparam un136_hilo_20_.operation_mode="arithmetic";
defparam un136_hilo_20_.output_mode="comb_only";
defparam un136_hilo_20_.lut_mask="5a80";
defparam un136_hilo_20_.synch_mode="off";
defparam un136_hilo_20_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_19_ (
	.combout(un136_hilo_combout[19]),
	.cout(un136_hilo_cout[19]),
	.dataa(hilo_18),
	.datab(hilo_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[17]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_19_.cin_used="true";
defparam un136_hilo_19_.operation_mode="arithmetic";
defparam un136_hilo_19_.output_mode="comb_only";
defparam un136_hilo_19_.lut_mask="6c80";
defparam un136_hilo_19_.synch_mode="off";
defparam un136_hilo_19_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_18_ (
	.combout(un136_hilo_combout[18]),
	.cout(un136_hilo_cout[18]),
	.dataa(hilo_18),
	.datab(hilo_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[16]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_18_.cin_used="true";
defparam un136_hilo_18_.operation_mode="arithmetic";
defparam un136_hilo_18_.output_mode="comb_only";
defparam un136_hilo_18_.lut_mask="5a80";
defparam un136_hilo_18_.synch_mode="off";
defparam un136_hilo_18_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_17_ (
	.combout(un136_hilo_combout[17]),
	.cout(un136_hilo_cout[17]),
	.dataa(hilo_16),
	.datab(hilo_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[15]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_17_.cin_used="true";
defparam un136_hilo_17_.operation_mode="arithmetic";
defparam un136_hilo_17_.output_mode="comb_only";
defparam un136_hilo_17_.lut_mask="6c80";
defparam un136_hilo_17_.synch_mode="off";
defparam un136_hilo_17_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_16_ (
	.combout(un136_hilo_combout[16]),
	.cout(un136_hilo_cout[16]),
	.dataa(hilo_16),
	.datab(hilo_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[14]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_16_.cin_used="true";
defparam un136_hilo_16_.operation_mode="arithmetic";
defparam un136_hilo_16_.output_mode="comb_only";
defparam un136_hilo_16_.lut_mask="5a80";
defparam un136_hilo_16_.synch_mode="off";
defparam un136_hilo_16_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_15_ (
	.combout(un136_hilo_combout[15]),
	.cout(un136_hilo_cout[15]),
	.dataa(hilo_14),
	.datab(hilo[15]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[13]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_15_.cin_used="true";
defparam un136_hilo_15_.operation_mode="arithmetic";
defparam un136_hilo_15_.output_mode="comb_only";
defparam un136_hilo_15_.lut_mask="6c80";
defparam un136_hilo_15_.synch_mode="off";
defparam un136_hilo_15_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_14_ (
	.combout(un136_hilo_combout[14]),
	.cout(un136_hilo_cout[14]),
	.dataa(hilo_14),
	.datab(hilo[15]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[12]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_14_.cin_used="true";
defparam un136_hilo_14_.operation_mode="arithmetic";
defparam un136_hilo_14_.output_mode="comb_only";
defparam un136_hilo_14_.lut_mask="5a80";
defparam un136_hilo_14_.synch_mode="off";
defparam un136_hilo_14_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_13_ (
	.combout(un136_hilo_combout[13]),
	.cout(un136_hilo_cout[13]),
	.dataa(hilo_12),
	.datab(hilo_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[11]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_13_.cin_used="true";
defparam un136_hilo_13_.operation_mode="arithmetic";
defparam un136_hilo_13_.output_mode="comb_only";
defparam un136_hilo_13_.lut_mask="6c80";
defparam un136_hilo_13_.synch_mode="off";
defparam un136_hilo_13_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_12_ (
	.combout(un136_hilo_combout[12]),
	.cout(un136_hilo_cout[12]),
	.dataa(hilo_12),
	.datab(hilo_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[10]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_12_.cin_used="true";
defparam un136_hilo_12_.operation_mode="arithmetic";
defparam un136_hilo_12_.output_mode="comb_only";
defparam un136_hilo_12_.lut_mask="5a80";
defparam un136_hilo_12_.synch_mode="off";
defparam un136_hilo_12_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_11_ (
	.combout(un136_hilo_combout[11]),
	.cout(un136_hilo_cout[11]),
	.dataa(hilo[10]),
	.datab(hilo[11]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[9]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_11_.cin_used="true";
defparam un136_hilo_11_.operation_mode="arithmetic";
defparam un136_hilo_11_.output_mode="comb_only";
defparam un136_hilo_11_.lut_mask="6c80";
defparam un136_hilo_11_.synch_mode="off";
defparam un136_hilo_11_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_10_ (
	.combout(un136_hilo_combout[10]),
	.cout(un136_hilo_cout[10]),
	.dataa(hilo[10]),
	.datab(hilo[11]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[8]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_10_.cin_used="true";
defparam un136_hilo_10_.operation_mode="arithmetic";
defparam un136_hilo_10_.output_mode="comb_only";
defparam un136_hilo_10_.lut_mask="5a80";
defparam un136_hilo_10_.synch_mode="off";
defparam un136_hilo_10_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_9_ (
	.combout(un136_hilo_combout[9]),
	.cout(un136_hilo_cout[9]),
	.dataa(hilo_8),
	.datab(hilo_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[7]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_9_.cin_used="true";
defparam un136_hilo_9_.operation_mode="arithmetic";
defparam un136_hilo_9_.output_mode="comb_only";
defparam un136_hilo_9_.lut_mask="6c80";
defparam un136_hilo_9_.synch_mode="off";
defparam un136_hilo_9_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_8_ (
	.combout(un136_hilo_combout[8]),
	.cout(un136_hilo_cout[8]),
	.dataa(hilo_8),
	.datab(hilo_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[6]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_8_.cin_used="true";
defparam un136_hilo_8_.operation_mode="arithmetic";
defparam un136_hilo_8_.output_mode="comb_only";
defparam un136_hilo_8_.lut_mask="5a80";
defparam un136_hilo_8_.synch_mode="off";
defparam un136_hilo_8_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_7_ (
	.combout(un136_hilo_combout[7]),
	.cout(un136_hilo_cout[7]),
	.dataa(hilo[6]),
	.datab(hilo_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_7_.cin_used="true";
defparam un136_hilo_7_.operation_mode="arithmetic";
defparam un136_hilo_7_.output_mode="comb_only";
defparam un136_hilo_7_.lut_mask="6c80";
defparam un136_hilo_7_.synch_mode="off";
defparam un136_hilo_7_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_6_ (
	.combout(un136_hilo_combout[6]),
	.cout(un136_hilo_cout[6]),
	.dataa(hilo[6]),
	.datab(hilo_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_6_.cin_used="true";
defparam un136_hilo_6_.operation_mode="arithmetic";
defparam un136_hilo_6_.output_mode="comb_only";
defparam un136_hilo_6_.lut_mask="5a80";
defparam un136_hilo_6_.synch_mode="off";
defparam un136_hilo_6_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_5_ (
	.combout(un136_hilo_combout[5]),
	.cout(un136_hilo_cout[5]),
	.dataa(hilo[4]),
	.datab(hilo[5]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_5_.cin_used="true";
defparam un136_hilo_5_.operation_mode="arithmetic";
defparam un136_hilo_5_.output_mode="comb_only";
defparam un136_hilo_5_.lut_mask="6c80";
defparam un136_hilo_5_.synch_mode="off";
defparam un136_hilo_5_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_4_ (
	.combout(un136_hilo_combout[4]),
	.cout(un136_hilo_cout[4]),
	.dataa(hilo[4]),
	.datab(hilo[5]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_4_.cin_used="true";
defparam un136_hilo_4_.operation_mode="arithmetic";
defparam un136_hilo_4_.output_mode="comb_only";
defparam un136_hilo_4_.lut_mask="5a80";
defparam un136_hilo_4_.synch_mode="off";
defparam un136_hilo_4_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_3_ (
	.combout(un136_hilo_combout[3]),
	.cout(un136_hilo_cout[3]),
	.dataa(hilo[2]),
	.datab(hilo[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_3_.cin_used="true";
defparam un136_hilo_3_.operation_mode="arithmetic";
defparam un136_hilo_3_.output_mode="comb_only";
defparam un136_hilo_3_.lut_mask="6c80";
defparam un136_hilo_3_.synch_mode="off";
defparam un136_hilo_3_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_2_ (
	.combout(un136_hilo_combout[2]),
	.cout(un136_hilo_cout[2]),
	.dataa(hilo[2]),
	.datab(hilo[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un136_hilo_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_2_.cin_used="true";
defparam un136_hilo_2_.operation_mode="arithmetic";
defparam un136_hilo_2_.output_mode="comb_only";
defparam un136_hilo_2_.lut_mask="5a80";
defparam un136_hilo_2_.synch_mode="off";
defparam un136_hilo_2_.sum_lutc_input="cin";
// @5:699
  cyclone_lcell un136_hilo_1_ (
	.combout(un136_hilo_combout[1]),
	.cout(un136_hilo_cout[1]),
	.dataa(hilo_0),
	.datab(hilo[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_1_.operation_mode="arithmetic";
defparam un136_hilo_1_.output_mode="comb_only";
defparam un136_hilo_1_.lut_mask="6688";
defparam un136_hilo_1_.synch_mode="off";
defparam un136_hilo_1_.sum_lutc_input="datac";
// @5:699
  cyclone_lcell un136_hilo_0_ (
	.combout(N_33),
	.cout(un136_hilo_cout[0]),
	.dataa(hilo_0),
	.datab(hilo[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un136_hilo_0_.operation_mode="arithmetic";
defparam un136_hilo_0_.output_mode="comb_only";
defparam un136_hilo_0_.lut_mask="5588";
defparam un136_hilo_0_.synch_mode="off";
defparam un136_hilo_0_.sum_lutc_input="datac";
// @5:594
  cyclone_lcell nop2_reged_32_ (
	.combout(nop2_reged[32]),
	.dataa(op2_sign_reged),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[30]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_32_.cin_used="true";
defparam nop2_reged_32_.operation_mode="normal";
defparam nop2_reged_32_.output_mode="comb_only";
defparam nop2_reged_32_.lut_mask="a5a5";
defparam nop2_reged_32_.synch_mode="off";
defparam nop2_reged_32_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_31_ (
	.combout(nop2_reged[31]),
	.dataa(op2_reged[31]),
	.datab(op2_reged[30]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[29]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_31_.cin_used="true";
defparam nop2_reged_31_.operation_mode="normal";
defparam nop2_reged_31_.output_mode="comb_only";
defparam nop2_reged_31_.lut_mask="6565";
defparam nop2_reged_31_.synch_mode="off";
defparam nop2_reged_31_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_30_ (
	.combout(nop2_reged[30]),
	.cout(nop2_reged_cout[30]),
	.dataa(op2_reged[31]),
	.datab(op2_reged[30]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[28]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_30_.cin_used="true";
defparam nop2_reged_30_.operation_mode="arithmetic";
defparam nop2_reged_30_.output_mode="comb_only";
defparam nop2_reged_30_.lut_mask="c310";
defparam nop2_reged_30_.synch_mode="off";
defparam nop2_reged_30_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_29_ (
	.combout(nop2_reged[29]),
	.cout(nop2_reged_cout[29]),
	.dataa(op2_reged[29]),
	.datab(op2_reged[28]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[27]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_29_.cin_used="true";
defparam nop2_reged_29_.operation_mode="arithmetic";
defparam nop2_reged_29_.output_mode="comb_only";
defparam nop2_reged_29_.lut_mask="6510";
defparam nop2_reged_29_.synch_mode="off";
defparam nop2_reged_29_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_28_ (
	.combout(nop2_reged[28]),
	.cout(nop2_reged_cout[28]),
	.dataa(op2_reged[29]),
	.datab(op2_reged[28]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[26]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_28_.cin_used="true";
defparam nop2_reged_28_.operation_mode="arithmetic";
defparam nop2_reged_28_.output_mode="comb_only";
defparam nop2_reged_28_.lut_mask="c310";
defparam nop2_reged_28_.synch_mode="off";
defparam nop2_reged_28_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_27_ (
	.combout(nop2_reged[27]),
	.cout(nop2_reged_cout[27]),
	.dataa(op2_reged[27]),
	.datab(op2_reged[26]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[25]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_27_.cin_used="true";
defparam nop2_reged_27_.operation_mode="arithmetic";
defparam nop2_reged_27_.output_mode="comb_only";
defparam nop2_reged_27_.lut_mask="6510";
defparam nop2_reged_27_.synch_mode="off";
defparam nop2_reged_27_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_26_ (
	.combout(nop2_reged[26]),
	.cout(nop2_reged_cout[26]),
	.dataa(op2_reged[27]),
	.datab(op2_reged[26]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[24]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_26_.cin_used="true";
defparam nop2_reged_26_.operation_mode="arithmetic";
defparam nop2_reged_26_.output_mode="comb_only";
defparam nop2_reged_26_.lut_mask="c310";
defparam nop2_reged_26_.synch_mode="off";
defparam nop2_reged_26_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_25_ (
	.combout(nop2_reged[25]),
	.cout(nop2_reged_cout[25]),
	.dataa(op2_reged[25]),
	.datab(op2_reged[24]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[23]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_25_.cin_used="true";
defparam nop2_reged_25_.operation_mode="arithmetic";
defparam nop2_reged_25_.output_mode="comb_only";
defparam nop2_reged_25_.lut_mask="6510";
defparam nop2_reged_25_.synch_mode="off";
defparam nop2_reged_25_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_24_ (
	.combout(nop2_reged[24]),
	.cout(nop2_reged_cout[24]),
	.dataa(op2_reged[25]),
	.datab(op2_reged[24]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[22]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_24_.cin_used="true";
defparam nop2_reged_24_.operation_mode="arithmetic";
defparam nop2_reged_24_.output_mode="comb_only";
defparam nop2_reged_24_.lut_mask="c310";
defparam nop2_reged_24_.synch_mode="off";
defparam nop2_reged_24_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_23_ (
	.combout(nop2_reged[23]),
	.cout(nop2_reged_cout[23]),
	.dataa(op2_reged[23]),
	.datab(op2_reged[22]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[21]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_23_.cin_used="true";
defparam nop2_reged_23_.operation_mode="arithmetic";
defparam nop2_reged_23_.output_mode="comb_only";
defparam nop2_reged_23_.lut_mask="6510";
defparam nop2_reged_23_.synch_mode="off";
defparam nop2_reged_23_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_22_ (
	.combout(nop2_reged[22]),
	.cout(nop2_reged_cout[22]),
	.dataa(op2_reged[23]),
	.datab(op2_reged[22]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[20]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_22_.cin_used="true";
defparam nop2_reged_22_.operation_mode="arithmetic";
defparam nop2_reged_22_.output_mode="comb_only";
defparam nop2_reged_22_.lut_mask="c310";
defparam nop2_reged_22_.synch_mode="off";
defparam nop2_reged_22_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_21_ (
	.combout(nop2_reged[21]),
	.cout(nop2_reged_cout[21]),
	.dataa(op2_reged[21]),
	.datab(op2_reged[20]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[19]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_21_.cin_used="true";
defparam nop2_reged_21_.operation_mode="arithmetic";
defparam nop2_reged_21_.output_mode="comb_only";
defparam nop2_reged_21_.lut_mask="6510";
defparam nop2_reged_21_.synch_mode="off";
defparam nop2_reged_21_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_20_ (
	.combout(nop2_reged[20]),
	.cout(nop2_reged_cout[20]),
	.dataa(op2_reged[21]),
	.datab(op2_reged[20]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[18]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_20_.cin_used="true";
defparam nop2_reged_20_.operation_mode="arithmetic";
defparam nop2_reged_20_.output_mode="comb_only";
defparam nop2_reged_20_.lut_mask="c310";
defparam nop2_reged_20_.synch_mode="off";
defparam nop2_reged_20_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_19_ (
	.combout(nop2_reged[19]),
	.cout(nop2_reged_cout[19]),
	.dataa(op2_reged[19]),
	.datab(op2_reged[18]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[17]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_19_.cin_used="true";
defparam nop2_reged_19_.operation_mode="arithmetic";
defparam nop2_reged_19_.output_mode="comb_only";
defparam nop2_reged_19_.lut_mask="6510";
defparam nop2_reged_19_.synch_mode="off";
defparam nop2_reged_19_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_18_ (
	.combout(nop2_reged[18]),
	.cout(nop2_reged_cout[18]),
	.dataa(op2_reged[19]),
	.datab(op2_reged[18]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[16]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_18_.cin_used="true";
defparam nop2_reged_18_.operation_mode="arithmetic";
defparam nop2_reged_18_.output_mode="comb_only";
defparam nop2_reged_18_.lut_mask="c310";
defparam nop2_reged_18_.synch_mode="off";
defparam nop2_reged_18_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_17_ (
	.combout(nop2_reged[17]),
	.cout(nop2_reged_cout[17]),
	.dataa(op2_reged[17]),
	.datab(op2_reged[16]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[15]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_17_.cin_used="true";
defparam nop2_reged_17_.operation_mode="arithmetic";
defparam nop2_reged_17_.output_mode="comb_only";
defparam nop2_reged_17_.lut_mask="6510";
defparam nop2_reged_17_.synch_mode="off";
defparam nop2_reged_17_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_16_ (
	.combout(nop2_reged[16]),
	.cout(nop2_reged_cout[16]),
	.dataa(op2_reged[17]),
	.datab(op2_reged[16]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[14]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_16_.cin_used="true";
defparam nop2_reged_16_.operation_mode="arithmetic";
defparam nop2_reged_16_.output_mode="comb_only";
defparam nop2_reged_16_.lut_mask="c310";
defparam nop2_reged_16_.synch_mode="off";
defparam nop2_reged_16_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_15_ (
	.combout(nop2_reged[15]),
	.cout(nop2_reged_cout[15]),
	.dataa(op2_reged[15]),
	.datab(op2_reged[14]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[13]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_15_.cin_used="true";
defparam nop2_reged_15_.operation_mode="arithmetic";
defparam nop2_reged_15_.output_mode="comb_only";
defparam nop2_reged_15_.lut_mask="6510";
defparam nop2_reged_15_.synch_mode="off";
defparam nop2_reged_15_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_14_ (
	.combout(nop2_reged[14]),
	.cout(nop2_reged_cout[14]),
	.dataa(op2_reged[15]),
	.datab(op2_reged[14]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[12]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_14_.cin_used="true";
defparam nop2_reged_14_.operation_mode="arithmetic";
defparam nop2_reged_14_.output_mode="comb_only";
defparam nop2_reged_14_.lut_mask="c310";
defparam nop2_reged_14_.synch_mode="off";
defparam nop2_reged_14_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_13_ (
	.combout(nop2_reged[13]),
	.cout(nop2_reged_cout[13]),
	.dataa(op2_reged[13]),
	.datab(op2_reged[12]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[11]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_13_.cin_used="true";
defparam nop2_reged_13_.operation_mode="arithmetic";
defparam nop2_reged_13_.output_mode="comb_only";
defparam nop2_reged_13_.lut_mask="6510";
defparam nop2_reged_13_.synch_mode="off";
defparam nop2_reged_13_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_12_ (
	.combout(nop2_reged[12]),
	.cout(nop2_reged_cout[12]),
	.dataa(op2_reged[13]),
	.datab(op2_reged[12]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[10]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_12_.cin_used="true";
defparam nop2_reged_12_.operation_mode="arithmetic";
defparam nop2_reged_12_.output_mode="comb_only";
defparam nop2_reged_12_.lut_mask="c310";
defparam nop2_reged_12_.synch_mode="off";
defparam nop2_reged_12_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_11_ (
	.combout(nop2_reged[11]),
	.cout(nop2_reged_cout[11]),
	.dataa(op2_reged[11]),
	.datab(op2_reged[10]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[9]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_11_.cin_used="true";
defparam nop2_reged_11_.operation_mode="arithmetic";
defparam nop2_reged_11_.output_mode="comb_only";
defparam nop2_reged_11_.lut_mask="6510";
defparam nop2_reged_11_.synch_mode="off";
defparam nop2_reged_11_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_10_ (
	.combout(nop2_reged[10]),
	.cout(nop2_reged_cout[10]),
	.dataa(op2_reged[11]),
	.datab(op2_reged[10]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[8]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_10_.cin_used="true";
defparam nop2_reged_10_.operation_mode="arithmetic";
defparam nop2_reged_10_.output_mode="comb_only";
defparam nop2_reged_10_.lut_mask="c310";
defparam nop2_reged_10_.synch_mode="off";
defparam nop2_reged_10_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_9_ (
	.combout(nop2_reged[9]),
	.cout(nop2_reged_cout[9]),
	.dataa(op2_reged[9]),
	.datab(op2_reged[8]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[7]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_9_.cin_used="true";
defparam nop2_reged_9_.operation_mode="arithmetic";
defparam nop2_reged_9_.output_mode="comb_only";
defparam nop2_reged_9_.lut_mask="6510";
defparam nop2_reged_9_.synch_mode="off";
defparam nop2_reged_9_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_8_ (
	.combout(nop2_reged[8]),
	.cout(nop2_reged_cout[8]),
	.dataa(op2_reged[9]),
	.datab(op2_reged[8]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[6]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_8_.cin_used="true";
defparam nop2_reged_8_.operation_mode="arithmetic";
defparam nop2_reged_8_.output_mode="comb_only";
defparam nop2_reged_8_.lut_mask="c310";
defparam nop2_reged_8_.synch_mode="off";
defparam nop2_reged_8_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_7_ (
	.combout(nop2_reged[7]),
	.cout(nop2_reged_cout[7]),
	.dataa(op2_reged[7]),
	.datab(op2_reged[6]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_7_.cin_used="true";
defparam nop2_reged_7_.operation_mode="arithmetic";
defparam nop2_reged_7_.output_mode="comb_only";
defparam nop2_reged_7_.lut_mask="6510";
defparam nop2_reged_7_.synch_mode="off";
defparam nop2_reged_7_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_6_ (
	.combout(nop2_reged[6]),
	.cout(nop2_reged_cout[6]),
	.dataa(op2_reged[7]),
	.datab(op2_reged[6]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_6_.cin_used="true";
defparam nop2_reged_6_.operation_mode="arithmetic";
defparam nop2_reged_6_.output_mode="comb_only";
defparam nop2_reged_6_.lut_mask="c310";
defparam nop2_reged_6_.synch_mode="off";
defparam nop2_reged_6_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_5_ (
	.combout(nop2_reged[5]),
	.cout(nop2_reged_cout[5]),
	.dataa(op2_reged[5]),
	.datab(op2_reged[4]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_5_.cin_used="true";
defparam nop2_reged_5_.operation_mode="arithmetic";
defparam nop2_reged_5_.output_mode="comb_only";
defparam nop2_reged_5_.lut_mask="6510";
defparam nop2_reged_5_.synch_mode="off";
defparam nop2_reged_5_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_4_ (
	.combout(nop2_reged[4]),
	.cout(nop2_reged_cout[4]),
	.dataa(op2_reged[5]),
	.datab(op2_reged[4]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_4_.cin_used="true";
defparam nop2_reged_4_.operation_mode="arithmetic";
defparam nop2_reged_4_.output_mode="comb_only";
defparam nop2_reged_4_.lut_mask="c310";
defparam nop2_reged_4_.synch_mode="off";
defparam nop2_reged_4_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_3_ (
	.combout(nop2_reged[3]),
	.cout(nop2_reged_cout[3]),
	.dataa(op2_reged[3]),
	.datab(op2_reged[2]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_3_.cin_used="true";
defparam nop2_reged_3_.operation_mode="arithmetic";
defparam nop2_reged_3_.output_mode="comb_only";
defparam nop2_reged_3_.lut_mask="6510";
defparam nop2_reged_3_.synch_mode="off";
defparam nop2_reged_3_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_2_ (
	.combout(nop2_reged[2]),
	.cout(nop2_reged_cout[2]),
	.dataa(op2_reged[3]),
	.datab(op2_reged[2]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(nop2_reged_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_2_.cin_used="true";
defparam nop2_reged_2_.operation_mode="arithmetic";
defparam nop2_reged_2_.output_mode="comb_only";
defparam nop2_reged_2_.lut_mask="c310";
defparam nop2_reged_2_.synch_mode="off";
defparam nop2_reged_2_.sum_lutc_input="cin";
// @5:594
  cyclone_lcell nop2_reged_1_ (
	.combout(nop2_reged[1]),
	.cout(nop2_reged_cout[1]),
	.dataa(op2_reged[1]),
	.datab(op2_reged[0]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_1_.operation_mode="arithmetic";
defparam nop2_reged_1_.output_mode="comb_only";
defparam nop2_reged_1_.lut_mask="6611";
defparam nop2_reged_1_.synch_mode="off";
defparam nop2_reged_1_.sum_lutc_input="datac";
// @5:594
  cyclone_lcell nop2_reged_0_ (
	.combout(N_34),
	.cout(nop2_reged_cout[0]),
	.dataa(op2_reged[1]),
	.datab(op2_reged[0]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam nop2_reged_0_.operation_mode="arithmetic";
defparam nop2_reged_0_.output_mode="comb_only";
defparam nop2_reged_0_.lut_mask="cc11";
defparam nop2_reged_0_.synch_mode="off";
defparam nop2_reged_0_.sum_lutc_input="datac";
// @5:675
  cyclone_lcell un59_hilo_add32_cZ (
	.combout(un59_hilo_add32),
	.dataa(op2_sign_reged),
	.datab(hilo_64),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_31),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add32_cZ.cin_used="true";
defparam un59_hilo_add32_cZ.operation_mode="normal";
defparam un59_hilo_add32_cZ.output_mode="comb_only";
defparam un59_hilo_add32_cZ.lut_mask="9696";
defparam un59_hilo_add32_cZ.synch_mode="off";
defparam un59_hilo_add32_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add31_cZ (
	.combout(un59_hilo_add31),
	.cout(un59_hilo_carry_31),
	.dataa(op2_reged[31]),
	.datab(hilo_63),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add31_cZ.cin_used="true";
defparam un59_hilo_add31_cZ.operation_mode="arithmetic";
defparam un59_hilo_add31_cZ.output_mode="comb_only";
defparam un59_hilo_add31_cZ.lut_mask="96e8";
defparam un59_hilo_add31_cZ.synch_mode="off";
defparam un59_hilo_add31_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add30_cZ (
	.combout(un59_hilo_add30),
	.cout(un59_hilo_carry_30),
	.dataa(op2_reged[30]),
	.datab(hilo_62),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add30_cZ.cin_used="true";
defparam un59_hilo_add30_cZ.operation_mode="arithmetic";
defparam un59_hilo_add30_cZ.output_mode="comb_only";
defparam un59_hilo_add30_cZ.lut_mask="96e8";
defparam un59_hilo_add30_cZ.synch_mode="off";
defparam un59_hilo_add30_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add29_cZ (
	.combout(un59_hilo_add29),
	.cout(un59_hilo_carry_29),
	.dataa(op2_reged[29]),
	.datab(hilo_61),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add29_cZ.cin_used="true";
defparam un59_hilo_add29_cZ.operation_mode="arithmetic";
defparam un59_hilo_add29_cZ.output_mode="comb_only";
defparam un59_hilo_add29_cZ.lut_mask="96e8";
defparam un59_hilo_add29_cZ.synch_mode="off";
defparam un59_hilo_add29_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add28_cZ (
	.combout(un59_hilo_add28),
	.cout(un59_hilo_carry_28),
	.dataa(op2_reged[28]),
	.datab(hilo_60),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add28_cZ.cin_used="true";
defparam un59_hilo_add28_cZ.operation_mode="arithmetic";
defparam un59_hilo_add28_cZ.output_mode="comb_only";
defparam un59_hilo_add28_cZ.lut_mask="96e8";
defparam un59_hilo_add28_cZ.synch_mode="off";
defparam un59_hilo_add28_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add27_cZ (
	.combout(un59_hilo_add27),
	.cout(un59_hilo_carry_27),
	.dataa(op2_reged[27]),
	.datab(hilo_59),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add27_cZ.cin_used="true";
defparam un59_hilo_add27_cZ.operation_mode="arithmetic";
defparam un59_hilo_add27_cZ.output_mode="comb_only";
defparam un59_hilo_add27_cZ.lut_mask="96e8";
defparam un59_hilo_add27_cZ.synch_mode="off";
defparam un59_hilo_add27_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add26_cZ (
	.combout(un59_hilo_add26),
	.cout(un59_hilo_carry_26),
	.dataa(op2_reged[26]),
	.datab(hilo_58),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add26_cZ.cin_used="true";
defparam un59_hilo_add26_cZ.operation_mode="arithmetic";
defparam un59_hilo_add26_cZ.output_mode="comb_only";
defparam un59_hilo_add26_cZ.lut_mask="96e8";
defparam un59_hilo_add26_cZ.synch_mode="off";
defparam un59_hilo_add26_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add25_cZ (
	.combout(un59_hilo_add25),
	.cout(un59_hilo_carry_25),
	.dataa(op2_reged[25]),
	.datab(hilo_57),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add25_cZ.cin_used="true";
defparam un59_hilo_add25_cZ.operation_mode="arithmetic";
defparam un59_hilo_add25_cZ.output_mode="comb_only";
defparam un59_hilo_add25_cZ.lut_mask="96e8";
defparam un59_hilo_add25_cZ.synch_mode="off";
defparam un59_hilo_add25_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add24_cZ (
	.combout(un59_hilo_add24),
	.cout(un59_hilo_carry_24),
	.dataa(op2_reged[24]),
	.datab(hilo_56),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add24_cZ.cin_used="true";
defparam un59_hilo_add24_cZ.operation_mode="arithmetic";
defparam un59_hilo_add24_cZ.output_mode="comb_only";
defparam un59_hilo_add24_cZ.lut_mask="96e8";
defparam un59_hilo_add24_cZ.synch_mode="off";
defparam un59_hilo_add24_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add23_cZ (
	.combout(un59_hilo_add23),
	.cout(un59_hilo_carry_23),
	.dataa(op2_reged[23]),
	.datab(hilo_55),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add23_cZ.cin_used="true";
defparam un59_hilo_add23_cZ.operation_mode="arithmetic";
defparam un59_hilo_add23_cZ.output_mode="comb_only";
defparam un59_hilo_add23_cZ.lut_mask="96e8";
defparam un59_hilo_add23_cZ.synch_mode="off";
defparam un59_hilo_add23_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add22_cZ (
	.combout(un59_hilo_add22),
	.cout(un59_hilo_carry_22),
	.dataa(op2_reged[22]),
	.datab(hilo_54),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add22_cZ.cin_used="true";
defparam un59_hilo_add22_cZ.operation_mode="arithmetic";
defparam un59_hilo_add22_cZ.output_mode="comb_only";
defparam un59_hilo_add22_cZ.lut_mask="96e8";
defparam un59_hilo_add22_cZ.synch_mode="off";
defparam un59_hilo_add22_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add21_cZ (
	.combout(un59_hilo_add21),
	.cout(un59_hilo_carry_21),
	.dataa(op2_reged[21]),
	.datab(hilo_53),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add21_cZ.cin_used="true";
defparam un59_hilo_add21_cZ.operation_mode="arithmetic";
defparam un59_hilo_add21_cZ.output_mode="comb_only";
defparam un59_hilo_add21_cZ.lut_mask="96e8";
defparam un59_hilo_add21_cZ.synch_mode="off";
defparam un59_hilo_add21_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add20_cZ (
	.combout(un59_hilo_add20),
	.cout(un59_hilo_carry_20),
	.dataa(op2_reged[20]),
	.datab(hilo_52),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add20_cZ.cin_used="true";
defparam un59_hilo_add20_cZ.operation_mode="arithmetic";
defparam un59_hilo_add20_cZ.output_mode="comb_only";
defparam un59_hilo_add20_cZ.lut_mask="96e8";
defparam un59_hilo_add20_cZ.synch_mode="off";
defparam un59_hilo_add20_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add19_cZ (
	.combout(un59_hilo_add19),
	.cout(un59_hilo_carry_19),
	.dataa(op2_reged[19]),
	.datab(hilo_51),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add19_cZ.cin_used="true";
defparam un59_hilo_add19_cZ.operation_mode="arithmetic";
defparam un59_hilo_add19_cZ.output_mode="comb_only";
defparam un59_hilo_add19_cZ.lut_mask="96e8";
defparam un59_hilo_add19_cZ.synch_mode="off";
defparam un59_hilo_add19_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add18_cZ (
	.combout(un59_hilo_add18),
	.cout(un59_hilo_carry_18),
	.dataa(op2_reged[18]),
	.datab(hilo_50),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add18_cZ.cin_used="true";
defparam un59_hilo_add18_cZ.operation_mode="arithmetic";
defparam un59_hilo_add18_cZ.output_mode="comb_only";
defparam un59_hilo_add18_cZ.lut_mask="96e8";
defparam un59_hilo_add18_cZ.synch_mode="off";
defparam un59_hilo_add18_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add17_cZ (
	.combout(un59_hilo_add17),
	.cout(un59_hilo_carry_17),
	.dataa(op2_reged[17]),
	.datab(hilo_49),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add17_cZ.cin_used="true";
defparam un59_hilo_add17_cZ.operation_mode="arithmetic";
defparam un59_hilo_add17_cZ.output_mode="comb_only";
defparam un59_hilo_add17_cZ.lut_mask="96e8";
defparam un59_hilo_add17_cZ.synch_mode="off";
defparam un59_hilo_add17_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add16_cZ (
	.combout(un59_hilo_add16),
	.cout(un59_hilo_carry_16),
	.dataa(op2_reged[16]),
	.datab(hilo_48),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add16_cZ.cin_used="true";
defparam un59_hilo_add16_cZ.operation_mode="arithmetic";
defparam un59_hilo_add16_cZ.output_mode="comb_only";
defparam un59_hilo_add16_cZ.lut_mask="96e8";
defparam un59_hilo_add16_cZ.synch_mode="off";
defparam un59_hilo_add16_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add15_cZ (
	.combout(un59_hilo_add15),
	.cout(un59_hilo_carry_15),
	.dataa(op2_reged[15]),
	.datab(hilo[47]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add15_cZ.cin_used="true";
defparam un59_hilo_add15_cZ.operation_mode="arithmetic";
defparam un59_hilo_add15_cZ.output_mode="comb_only";
defparam un59_hilo_add15_cZ.lut_mask="96e8";
defparam un59_hilo_add15_cZ.synch_mode="off";
defparam un59_hilo_add15_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add14_cZ (
	.combout(un59_hilo_add14),
	.cout(un59_hilo_carry_14),
	.dataa(op2_reged[14]),
	.datab(hilo_46),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add14_cZ.cin_used="true";
defparam un59_hilo_add14_cZ.operation_mode="arithmetic";
defparam un59_hilo_add14_cZ.output_mode="comb_only";
defparam un59_hilo_add14_cZ.lut_mask="96e8";
defparam un59_hilo_add14_cZ.synch_mode="off";
defparam un59_hilo_add14_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add13_cZ (
	.combout(un59_hilo_add13),
	.cout(un59_hilo_carry_13),
	.dataa(op2_reged[13]),
	.datab(hilo_45),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add13_cZ.cin_used="true";
defparam un59_hilo_add13_cZ.operation_mode="arithmetic";
defparam un59_hilo_add13_cZ.output_mode="comb_only";
defparam un59_hilo_add13_cZ.lut_mask="96e8";
defparam un59_hilo_add13_cZ.synch_mode="off";
defparam un59_hilo_add13_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add12_cZ (
	.combout(un59_hilo_add12),
	.cout(un59_hilo_carry_12),
	.dataa(op2_reged[12]),
	.datab(hilo_44),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add12_cZ.cin_used="true";
defparam un59_hilo_add12_cZ.operation_mode="arithmetic";
defparam un59_hilo_add12_cZ.output_mode="comb_only";
defparam un59_hilo_add12_cZ.lut_mask="96e8";
defparam un59_hilo_add12_cZ.synch_mode="off";
defparam un59_hilo_add12_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add11_cZ (
	.combout(un59_hilo_add11),
	.cout(un59_hilo_carry_11),
	.dataa(op2_reged[11]),
	.datab(hilo[43]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add11_cZ.cin_used="true";
defparam un59_hilo_add11_cZ.operation_mode="arithmetic";
defparam un59_hilo_add11_cZ.output_mode="comb_only";
defparam un59_hilo_add11_cZ.lut_mask="96e8";
defparam un59_hilo_add11_cZ.synch_mode="off";
defparam un59_hilo_add11_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add10_cZ (
	.combout(un59_hilo_add10),
	.cout(un59_hilo_carry_10),
	.dataa(op2_reged[10]),
	.datab(hilo_42),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add10_cZ.cin_used="true";
defparam un59_hilo_add10_cZ.operation_mode="arithmetic";
defparam un59_hilo_add10_cZ.output_mode="comb_only";
defparam un59_hilo_add10_cZ.lut_mask="96e8";
defparam un59_hilo_add10_cZ.synch_mode="off";
defparam un59_hilo_add10_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add9_cZ (
	.combout(un59_hilo_add9),
	.cout(un59_hilo_carry_9),
	.dataa(op2_reged[9]),
	.datab(hilo_41),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add9_cZ.cin_used="true";
defparam un59_hilo_add9_cZ.operation_mode="arithmetic";
defparam un59_hilo_add9_cZ.output_mode="comb_only";
defparam un59_hilo_add9_cZ.lut_mask="96e8";
defparam un59_hilo_add9_cZ.synch_mode="off";
defparam un59_hilo_add9_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add8_cZ (
	.combout(un59_hilo_add8),
	.cout(un59_hilo_carry_8),
	.dataa(op2_reged[8]),
	.datab(hilo_40),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add8_cZ.cin_used="true";
defparam un59_hilo_add8_cZ.operation_mode="arithmetic";
defparam un59_hilo_add8_cZ.output_mode="comb_only";
defparam un59_hilo_add8_cZ.lut_mask="96e8";
defparam un59_hilo_add8_cZ.synch_mode="off";
defparam un59_hilo_add8_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add7_cZ (
	.combout(un59_hilo_add7),
	.cout(un59_hilo_carry_7),
	.dataa(op2_reged[7]),
	.datab(hilo_39),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add7_cZ.cin_used="true";
defparam un59_hilo_add7_cZ.operation_mode="arithmetic";
defparam un59_hilo_add7_cZ.output_mode="comb_only";
defparam un59_hilo_add7_cZ.lut_mask="96e8";
defparam un59_hilo_add7_cZ.synch_mode="off";
defparam un59_hilo_add7_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add6_cZ (
	.combout(un59_hilo_add6),
	.cout(un59_hilo_carry_6),
	.dataa(op2_reged[6]),
	.datab(hilo_38),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add6_cZ.cin_used="true";
defparam un59_hilo_add6_cZ.operation_mode="arithmetic";
defparam un59_hilo_add6_cZ.output_mode="comb_only";
defparam un59_hilo_add6_cZ.lut_mask="96e8";
defparam un59_hilo_add6_cZ.synch_mode="off";
defparam un59_hilo_add6_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add5_cZ (
	.combout(un59_hilo_add5),
	.cout(un59_hilo_carry_5),
	.dataa(op2_reged[5]),
	.datab(hilo_37),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add5_cZ.cin_used="true";
defparam un59_hilo_add5_cZ.operation_mode="arithmetic";
defparam un59_hilo_add5_cZ.output_mode="comb_only";
defparam un59_hilo_add5_cZ.lut_mask="96e8";
defparam un59_hilo_add5_cZ.synch_mode="off";
defparam un59_hilo_add5_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add4_cZ (
	.combout(un59_hilo_add4),
	.cout(un59_hilo_carry_4),
	.dataa(op2_reged[4]),
	.datab(hilo_36),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add4_cZ.cin_used="true";
defparam un59_hilo_add4_cZ.operation_mode="arithmetic";
defparam un59_hilo_add4_cZ.output_mode="comb_only";
defparam un59_hilo_add4_cZ.lut_mask="96e8";
defparam un59_hilo_add4_cZ.synch_mode="off";
defparam un59_hilo_add4_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add3_cZ (
	.combout(un59_hilo_add3),
	.cout(un59_hilo_carry_3),
	.dataa(op2_reged[3]),
	.datab(hilo_35),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add3_cZ.cin_used="true";
defparam un59_hilo_add3_cZ.operation_mode="arithmetic";
defparam un59_hilo_add3_cZ.output_mode="comb_only";
defparam un59_hilo_add3_cZ.lut_mask="96e8";
defparam un59_hilo_add3_cZ.synch_mode="off";
defparam un59_hilo_add3_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add2_cZ (
	.combout(un59_hilo_add2),
	.cout(un59_hilo_carry_2),
	.dataa(op2_reged[2]),
	.datab(hilo[34]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add2_cZ.cin_used="true";
defparam un59_hilo_add2_cZ.operation_mode="arithmetic";
defparam un59_hilo_add2_cZ.output_mode="comb_only";
defparam un59_hilo_add2_cZ.lut_mask="96e8";
defparam un59_hilo_add2_cZ.synch_mode="off";
defparam un59_hilo_add2_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add1_cZ (
	.combout(un59_hilo_add1),
	.cout(un59_hilo_carry_1),
	.dataa(op2_reged[1]),
	.datab(hilo[33]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un59_hilo_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add1_cZ.cin_used="true";
defparam un59_hilo_add1_cZ.operation_mode="arithmetic";
defparam un59_hilo_add1_cZ.output_mode="comb_only";
defparam un59_hilo_add1_cZ.lut_mask="96e8";
defparam un59_hilo_add1_cZ.synch_mode="off";
defparam un59_hilo_add1_cZ.sum_lutc_input="cin";
// @5:675
  cyclone_lcell un59_hilo_add0_cZ (
	.combout(un59_hilo_add0),
	.cout(un59_hilo_carry_0),
	.dataa(op2_reged[0]),
	.datab(hilo[32]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un59_hilo_add0_cZ.operation_mode="arithmetic";
defparam un59_hilo_add0_cZ.output_mode="comb_only";
defparam un59_hilo_add0_cZ.lut_mask="6688";
defparam un59_hilo_add0_cZ.synch_mode="off";
defparam un59_hilo_add0_cZ.sum_lutc_input="datac";
// @5:674
  cyclone_lcell un50_hilo_add32_cZ (
	.combout(un50_hilo_add32),
	.dataa(op2_sign_reged),
	.datab(hilo_64),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_31),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add32_cZ.cin_used="true";
defparam un50_hilo_add32_cZ.operation_mode="normal";
defparam un50_hilo_add32_cZ.output_mode="comb_only";
defparam un50_hilo_add32_cZ.lut_mask="6969";
defparam un50_hilo_add32_cZ.synch_mode="off";
defparam un50_hilo_add32_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add31_cZ (
	.combout(un50_hilo_add31),
	.cout(un50_hilo_carry_31),
	.dataa(op2_reged[31]),
	.datab(hilo_63),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add31_cZ.cin_used="true";
defparam un50_hilo_add31_cZ.operation_mode="arithmetic";
defparam un50_hilo_add31_cZ.output_mode="comb_only";
defparam un50_hilo_add31_cZ.lut_mask="69d4";
defparam un50_hilo_add31_cZ.synch_mode="off";
defparam un50_hilo_add31_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add30_cZ (
	.combout(un50_hilo_add30),
	.cout(un50_hilo_carry_30),
	.dataa(op2_reged[30]),
	.datab(hilo_62),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add30_cZ.cin_used="true";
defparam un50_hilo_add30_cZ.operation_mode="arithmetic";
defparam un50_hilo_add30_cZ.output_mode="comb_only";
defparam un50_hilo_add30_cZ.lut_mask="69d4";
defparam un50_hilo_add30_cZ.synch_mode="off";
defparam un50_hilo_add30_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add29_cZ (
	.combout(un50_hilo_add29),
	.cout(un50_hilo_carry_29),
	.dataa(op2_reged[29]),
	.datab(hilo_61),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add29_cZ.cin_used="true";
defparam un50_hilo_add29_cZ.operation_mode="arithmetic";
defparam un50_hilo_add29_cZ.output_mode="comb_only";
defparam un50_hilo_add29_cZ.lut_mask="69d4";
defparam un50_hilo_add29_cZ.synch_mode="off";
defparam un50_hilo_add29_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add28_cZ (
	.combout(un50_hilo_add28),
	.cout(un50_hilo_carry_28),
	.dataa(op2_reged[28]),
	.datab(hilo_60),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add28_cZ.cin_used="true";
defparam un50_hilo_add28_cZ.operation_mode="arithmetic";
defparam un50_hilo_add28_cZ.output_mode="comb_only";
defparam un50_hilo_add28_cZ.lut_mask="69d4";
defparam un50_hilo_add28_cZ.synch_mode="off";
defparam un50_hilo_add28_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add27_cZ (
	.combout(un50_hilo_add27),
	.cout(un50_hilo_carry_27),
	.dataa(op2_reged[27]),
	.datab(hilo_59),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add27_cZ.cin_used="true";
defparam un50_hilo_add27_cZ.operation_mode="arithmetic";
defparam un50_hilo_add27_cZ.output_mode="comb_only";
defparam un50_hilo_add27_cZ.lut_mask="69d4";
defparam un50_hilo_add27_cZ.synch_mode="off";
defparam un50_hilo_add27_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add26_cZ (
	.combout(un50_hilo_add26),
	.cout(un50_hilo_carry_26),
	.dataa(op2_reged[26]),
	.datab(hilo_58),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add26_cZ.cin_used="true";
defparam un50_hilo_add26_cZ.operation_mode="arithmetic";
defparam un50_hilo_add26_cZ.output_mode="comb_only";
defparam un50_hilo_add26_cZ.lut_mask="69d4";
defparam un50_hilo_add26_cZ.synch_mode="off";
defparam un50_hilo_add26_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add25_cZ (
	.combout(un50_hilo_add25),
	.cout(un50_hilo_carry_25),
	.dataa(op2_reged[25]),
	.datab(hilo_57),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add25_cZ.cin_used="true";
defparam un50_hilo_add25_cZ.operation_mode="arithmetic";
defparam un50_hilo_add25_cZ.output_mode="comb_only";
defparam un50_hilo_add25_cZ.lut_mask="69d4";
defparam un50_hilo_add25_cZ.synch_mode="off";
defparam un50_hilo_add25_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add24_cZ (
	.combout(un50_hilo_add24),
	.cout(un50_hilo_carry_24),
	.dataa(op2_reged[24]),
	.datab(hilo_56),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add24_cZ.cin_used="true";
defparam un50_hilo_add24_cZ.operation_mode="arithmetic";
defparam un50_hilo_add24_cZ.output_mode="comb_only";
defparam un50_hilo_add24_cZ.lut_mask="69d4";
defparam un50_hilo_add24_cZ.synch_mode="off";
defparam un50_hilo_add24_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add23_cZ (
	.combout(un50_hilo_add23),
	.cout(un50_hilo_carry_23),
	.dataa(op2_reged[23]),
	.datab(hilo_55),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add23_cZ.cin_used="true";
defparam un50_hilo_add23_cZ.operation_mode="arithmetic";
defparam un50_hilo_add23_cZ.output_mode="comb_only";
defparam un50_hilo_add23_cZ.lut_mask="69d4";
defparam un50_hilo_add23_cZ.synch_mode="off";
defparam un50_hilo_add23_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add22_cZ (
	.combout(un50_hilo_add22),
	.cout(un50_hilo_carry_22),
	.dataa(op2_reged[22]),
	.datab(hilo_54),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add22_cZ.cin_used="true";
defparam un50_hilo_add22_cZ.operation_mode="arithmetic";
defparam un50_hilo_add22_cZ.output_mode="comb_only";
defparam un50_hilo_add22_cZ.lut_mask="69d4";
defparam un50_hilo_add22_cZ.synch_mode="off";
defparam un50_hilo_add22_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add21_cZ (
	.combout(un50_hilo_add21),
	.cout(un50_hilo_carry_21),
	.dataa(op2_reged[21]),
	.datab(hilo_53),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add21_cZ.cin_used="true";
defparam un50_hilo_add21_cZ.operation_mode="arithmetic";
defparam un50_hilo_add21_cZ.output_mode="comb_only";
defparam un50_hilo_add21_cZ.lut_mask="69d4";
defparam un50_hilo_add21_cZ.synch_mode="off";
defparam un50_hilo_add21_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add20_cZ (
	.combout(un50_hilo_add20),
	.cout(un50_hilo_carry_20),
	.dataa(op2_reged[20]),
	.datab(hilo_52),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add20_cZ.cin_used="true";
defparam un50_hilo_add20_cZ.operation_mode="arithmetic";
defparam un50_hilo_add20_cZ.output_mode="comb_only";
defparam un50_hilo_add20_cZ.lut_mask="69d4";
defparam un50_hilo_add20_cZ.synch_mode="off";
defparam un50_hilo_add20_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add19_cZ (
	.combout(un50_hilo_add19),
	.cout(un50_hilo_carry_19),
	.dataa(op2_reged[19]),
	.datab(hilo_51),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add19_cZ.cin_used="true";
defparam un50_hilo_add19_cZ.operation_mode="arithmetic";
defparam un50_hilo_add19_cZ.output_mode="comb_only";
defparam un50_hilo_add19_cZ.lut_mask="69d4";
defparam un50_hilo_add19_cZ.synch_mode="off";
defparam un50_hilo_add19_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add18_cZ (
	.combout(un50_hilo_add18),
	.cout(un50_hilo_carry_18),
	.dataa(op2_reged[18]),
	.datab(hilo_50),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add18_cZ.cin_used="true";
defparam un50_hilo_add18_cZ.operation_mode="arithmetic";
defparam un50_hilo_add18_cZ.output_mode="comb_only";
defparam un50_hilo_add18_cZ.lut_mask="69d4";
defparam un50_hilo_add18_cZ.synch_mode="off";
defparam un50_hilo_add18_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add17_cZ (
	.combout(un50_hilo_add17),
	.cout(un50_hilo_carry_17),
	.dataa(op2_reged[17]),
	.datab(hilo_49),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add17_cZ.cin_used="true";
defparam un50_hilo_add17_cZ.operation_mode="arithmetic";
defparam un50_hilo_add17_cZ.output_mode="comb_only";
defparam un50_hilo_add17_cZ.lut_mask="69d4";
defparam un50_hilo_add17_cZ.synch_mode="off";
defparam un50_hilo_add17_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add16_cZ (
	.combout(un50_hilo_add16),
	.cout(un50_hilo_carry_16),
	.dataa(op2_reged[16]),
	.datab(hilo_48),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add16_cZ.cin_used="true";
defparam un50_hilo_add16_cZ.operation_mode="arithmetic";
defparam un50_hilo_add16_cZ.output_mode="comb_only";
defparam un50_hilo_add16_cZ.lut_mask="69d4";
defparam un50_hilo_add16_cZ.synch_mode="off";
defparam un50_hilo_add16_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add15_cZ (
	.combout(un50_hilo_add15),
	.cout(un50_hilo_carry_15),
	.dataa(op2_reged[15]),
	.datab(hilo[47]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add15_cZ.cin_used="true";
defparam un50_hilo_add15_cZ.operation_mode="arithmetic";
defparam un50_hilo_add15_cZ.output_mode="comb_only";
defparam un50_hilo_add15_cZ.lut_mask="69d4";
defparam un50_hilo_add15_cZ.synch_mode="off";
defparam un50_hilo_add15_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add14_cZ (
	.combout(un50_hilo_add14),
	.cout(un50_hilo_carry_14),
	.dataa(op2_reged[14]),
	.datab(hilo_46),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add14_cZ.cin_used="true";
defparam un50_hilo_add14_cZ.operation_mode="arithmetic";
defparam un50_hilo_add14_cZ.output_mode="comb_only";
defparam un50_hilo_add14_cZ.lut_mask="69d4";
defparam un50_hilo_add14_cZ.synch_mode="off";
defparam un50_hilo_add14_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add13_cZ (
	.combout(un50_hilo_add13),
	.cout(un50_hilo_carry_13),
	.dataa(op2_reged[13]),
	.datab(hilo_45),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add13_cZ.cin_used="true";
defparam un50_hilo_add13_cZ.operation_mode="arithmetic";
defparam un50_hilo_add13_cZ.output_mode="comb_only";
defparam un50_hilo_add13_cZ.lut_mask="69d4";
defparam un50_hilo_add13_cZ.synch_mode="off";
defparam un50_hilo_add13_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add12_cZ (
	.combout(un50_hilo_add12),
	.cout(un50_hilo_carry_12),
	.dataa(op2_reged[12]),
	.datab(hilo_44),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add12_cZ.cin_used="true";
defparam un50_hilo_add12_cZ.operation_mode="arithmetic";
defparam un50_hilo_add12_cZ.output_mode="comb_only";
defparam un50_hilo_add12_cZ.lut_mask="69d4";
defparam un50_hilo_add12_cZ.synch_mode="off";
defparam un50_hilo_add12_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add11_cZ (
	.combout(un50_hilo_add11),
	.cout(un50_hilo_carry_11),
	.dataa(op2_reged[11]),
	.datab(hilo[43]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add11_cZ.cin_used="true";
defparam un50_hilo_add11_cZ.operation_mode="arithmetic";
defparam un50_hilo_add11_cZ.output_mode="comb_only";
defparam un50_hilo_add11_cZ.lut_mask="69d4";
defparam un50_hilo_add11_cZ.synch_mode="off";
defparam un50_hilo_add11_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add10_cZ (
	.combout(un50_hilo_add10),
	.cout(un50_hilo_carry_10),
	.dataa(op2_reged[10]),
	.datab(hilo_42),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add10_cZ.cin_used="true";
defparam un50_hilo_add10_cZ.operation_mode="arithmetic";
defparam un50_hilo_add10_cZ.output_mode="comb_only";
defparam un50_hilo_add10_cZ.lut_mask="69d4";
defparam un50_hilo_add10_cZ.synch_mode="off";
defparam un50_hilo_add10_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add9_cZ (
	.combout(un50_hilo_add9),
	.cout(un50_hilo_carry_9),
	.dataa(op2_reged[9]),
	.datab(hilo_41),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add9_cZ.cin_used="true";
defparam un50_hilo_add9_cZ.operation_mode="arithmetic";
defparam un50_hilo_add9_cZ.output_mode="comb_only";
defparam un50_hilo_add9_cZ.lut_mask="69d4";
defparam un50_hilo_add9_cZ.synch_mode="off";
defparam un50_hilo_add9_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add8_cZ (
	.combout(un50_hilo_add8),
	.cout(un50_hilo_carry_8),
	.dataa(op2_reged[8]),
	.datab(hilo_40),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add8_cZ.cin_used="true";
defparam un50_hilo_add8_cZ.operation_mode="arithmetic";
defparam un50_hilo_add8_cZ.output_mode="comb_only";
defparam un50_hilo_add8_cZ.lut_mask="69d4";
defparam un50_hilo_add8_cZ.synch_mode="off";
defparam un50_hilo_add8_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add7_cZ (
	.combout(un50_hilo_add7),
	.cout(un50_hilo_carry_7),
	.dataa(op2_reged[7]),
	.datab(hilo_39),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add7_cZ.cin_used="true";
defparam un50_hilo_add7_cZ.operation_mode="arithmetic";
defparam un50_hilo_add7_cZ.output_mode="comb_only";
defparam un50_hilo_add7_cZ.lut_mask="69d4";
defparam un50_hilo_add7_cZ.synch_mode="off";
defparam un50_hilo_add7_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add6_cZ (
	.combout(un50_hilo_add6),
	.cout(un50_hilo_carry_6),
	.dataa(op2_reged[6]),
	.datab(hilo_38),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add6_cZ.cin_used="true";
defparam un50_hilo_add6_cZ.operation_mode="arithmetic";
defparam un50_hilo_add6_cZ.output_mode="comb_only";
defparam un50_hilo_add6_cZ.lut_mask="69d4";
defparam un50_hilo_add6_cZ.synch_mode="off";
defparam un50_hilo_add6_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add5_cZ (
	.combout(un50_hilo_add5),
	.cout(un50_hilo_carry_5),
	.dataa(op2_reged[5]),
	.datab(hilo_37),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add5_cZ.cin_used="true";
defparam un50_hilo_add5_cZ.operation_mode="arithmetic";
defparam un50_hilo_add5_cZ.output_mode="comb_only";
defparam un50_hilo_add5_cZ.lut_mask="69d4";
defparam un50_hilo_add5_cZ.synch_mode="off";
defparam un50_hilo_add5_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add4_cZ (
	.combout(un50_hilo_add4),
	.cout(un50_hilo_carry_4),
	.dataa(op2_reged[4]),
	.datab(hilo_36),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add4_cZ.cin_used="true";
defparam un50_hilo_add4_cZ.operation_mode="arithmetic";
defparam un50_hilo_add4_cZ.output_mode="comb_only";
defparam un50_hilo_add4_cZ.lut_mask="69d4";
defparam un50_hilo_add4_cZ.synch_mode="off";
defparam un50_hilo_add4_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add3_cZ (
	.combout(un50_hilo_add3),
	.cout(un50_hilo_carry_3),
	.dataa(op2_reged[3]),
	.datab(hilo_35),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add3_cZ.cin_used="true";
defparam un50_hilo_add3_cZ.operation_mode="arithmetic";
defparam un50_hilo_add3_cZ.output_mode="comb_only";
defparam un50_hilo_add3_cZ.lut_mask="69d4";
defparam un50_hilo_add3_cZ.synch_mode="off";
defparam un50_hilo_add3_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add2_cZ (
	.combout(un50_hilo_add2),
	.cout(un50_hilo_carry_2),
	.dataa(op2_reged[2]),
	.datab(hilo[34]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add2_cZ.cin_used="true";
defparam un50_hilo_add2_cZ.operation_mode="arithmetic";
defparam un50_hilo_add2_cZ.output_mode="comb_only";
defparam un50_hilo_add2_cZ.lut_mask="69d4";
defparam un50_hilo_add2_cZ.synch_mode="off";
defparam un50_hilo_add2_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add1_cZ (
	.combout(un50_hilo_add1),
	.cout(un50_hilo_carry_1),
	.dataa(op2_reged[1]),
	.datab(hilo[33]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un50_hilo_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add1_cZ.cin_used="true";
defparam un50_hilo_add1_cZ.operation_mode="arithmetic";
defparam un50_hilo_add1_cZ.output_mode="comb_only";
defparam un50_hilo_add1_cZ.lut_mask="69d4";
defparam un50_hilo_add1_cZ.synch_mode="off";
defparam un50_hilo_add1_cZ.sum_lutc_input="cin";
// @5:674
  cyclone_lcell un50_hilo_add0_cZ (
	.combout(un50_hilo_add0),
	.cout(un50_hilo_carry_0),
	.dataa(op2_reged[0]),
	.datab(hilo[32]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un50_hilo_add0_cZ.operation_mode="arithmetic";
defparam un50_hilo_add0_cZ.output_mode="comb_only";
defparam un50_hilo_add0_cZ.lut_mask="66dd";
defparam un50_hilo_add0_cZ.synch_mode="off";
defparam un50_hilo_add0_cZ.sum_lutc_input="datac";
  assign  rr_rst_i = ~ rr_rst;
  assign  hilo_1_sqmuxa_i_i = ~ hilo_1_sqmuxa_i;
endmodule /* muldiv_ff */

// VQM4.1+ 
module shifter_tak (
  b_o_iv_21,
  b_o_iv_22,
  b_o_iv_19,
  b_o_iv_20,
  b_o_iv_15,
  b_o_iv_16,
  b_o_iv_13,
  b_o_iv_14,
  b_o_iv_11,
  b_o_iv_12,
  b_o_iv_9,
  b_o_iv_10,
  b_o_iv_7,
  b_o_iv_8,
  b_o_iv_5,
  b_o_iv_6,
  b_o_iv_3,
  b_o_iv_4,
  b_o_iv_2,
  b_o_iv_28,
  b_o_iv_26,
  b_o_iv_27,
  b_o_iv_23,
  b_o_iv_18,
  b_o_iv_17,
  b_o_iv_25,
  b_o_iv_24,
  b_o_iv_1,
  b_o_iv_0,
  b_o_iv_0_2,
  b_o_iv_0_1,
  b_o_iv_0_0,
  a_o_1,
  a_o_2,
  a_o_3,
  a_o_0,
  a_o_4,
  alu_func_o_4,
  alu_func_o_1,
  alu_func_o_3,
  alu_func_o_0,
  alu_func_o_2,
  m501,
  m491,
  m447,
  m443,
  m399,
  m75,
  m500,
  m489,
  m467,
  m70,
  m456,
  m403,
  G_23,
  m332,
  m329,
  m318,
  m315,
  m115,
  m276,
  m273,
  m248,
  m243,
  m245,
  m192,
  m188,
  m167,
  m535,
  m525,
  G_116,
  m514,
  m467_a,
  m481,
  m437,
  m426,
  m415,
  m393,
  m382,
  m371,
  m67,
  m360,
  m347,
  m305,
  m291,
  m263,
  m231,
  m212,
  m174,
  m147,
  m119
);
input b_o_iv_21 ;
input b_o_iv_22 ;
input b_o_iv_19 ;
input b_o_iv_20 ;
input b_o_iv_15 ;
input b_o_iv_16 ;
input b_o_iv_13 ;
input b_o_iv_14 ;
input b_o_iv_11 ;
input b_o_iv_12 ;
input b_o_iv_9 ;
input b_o_iv_10 ;
input b_o_iv_7 ;
input b_o_iv_8 ;
input b_o_iv_5 ;
input b_o_iv_6 ;
input b_o_iv_3 ;
input b_o_iv_4 ;
input b_o_iv_2 ;
input b_o_iv_28 ;
input b_o_iv_26 ;
input b_o_iv_27 ;
input b_o_iv_23 ;
input b_o_iv_18 ;
input b_o_iv_17 ;
input b_o_iv_25 ;
input b_o_iv_24 ;
input b_o_iv_1 ;
input b_o_iv_0 ;
input b_o_iv_0_2 ;
input b_o_iv_0_1 ;
input b_o_iv_0_0 ;
input a_o_1 ;
input a_o_2 ;
input a_o_3 ;
input a_o_0 ;
input a_o_4 ;
input alu_func_o_4 ;
input alu_func_o_1 ;
input alu_func_o_3 ;
input alu_func_o_0 ;
input alu_func_o_2 ;
output m501 ;
output m491 ;
output m447 ;
output m443 ;
output m399 ;
output m75 ;
output m500 ;
output m489 ;
output m467 ;
output m70 ;
output m456 ;
output m403 ;
input G_23 ;
output m332 ;
output m329 ;
output m318 ;
output m315 ;
output m115 ;
output m276 ;
output m273 ;
output m248 ;
output m243 ;
output m245 ;
output m192 ;
output m188 ;
output m167 ;
output m535 ;
output m525 ;
input G_116 ;
output m514 ;
output m467_a ;
output m481 ;
output m437 ;
output m426 ;
output m415 ;
output m393 ;
output m382 ;
output m371 ;
output m67 ;
output m360 ;
output m347 ;
output m305 ;
output m291 ;
output m263 ;
output m231 ;
output m212 ;
output m174 ;
output m147 ;
output m119 ;
wire b_o_iv_21 ;
wire b_o_iv_22 ;
wire b_o_iv_19 ;
wire b_o_iv_20 ;
wire b_o_iv_15 ;
wire b_o_iv_16 ;
wire b_o_iv_13 ;
wire b_o_iv_14 ;
wire b_o_iv_11 ;
wire b_o_iv_12 ;
wire b_o_iv_9 ;
wire b_o_iv_10 ;
wire b_o_iv_7 ;
wire b_o_iv_8 ;
wire b_o_iv_5 ;
wire b_o_iv_6 ;
wire b_o_iv_3 ;
wire b_o_iv_4 ;
wire b_o_iv_2 ;
wire b_o_iv_28 ;
wire b_o_iv_26 ;
wire b_o_iv_27 ;
wire b_o_iv_23 ;
wire b_o_iv_18 ;
wire b_o_iv_17 ;
wire b_o_iv_25 ;
wire b_o_iv_24 ;
wire b_o_iv_1 ;
wire b_o_iv_0 ;
wire b_o_iv_0_2 ;
wire b_o_iv_0_1 ;
wire b_o_iv_0_0 ;
wire a_o_1 ;
wire a_o_2 ;
wire a_o_3 ;
wire a_o_0 ;
wire a_o_4 ;
wire alu_func_o_4 ;
wire alu_func_o_1 ;
wire alu_func_o_3 ;
wire alu_func_o_0 ;
wire alu_func_o_2 ;
wire m501 ;
wire m491 ;
wire m447 ;
wire m443 ;
wire m399 ;
wire m75 ;
wire m500 ;
wire m489 ;
wire m467 ;
wire m70 ;
wire m456 ;
wire m403 ;
wire G_23 ;
wire m332 ;
wire m329 ;
wire m318 ;
wire m315 ;
wire m115 ;
wire m276 ;
wire m273 ;
wire m248 ;
wire m243 ;
wire m245 ;
wire m192 ;
wire m188 ;
wire m167 ;
wire m535 ;
wire m525 ;
wire G_116 ;
wire m514 ;
wire m467_a ;
wire m481 ;
wire m437 ;
wire m426 ;
wire m415 ;
wire m393 ;
wire m382 ;
wire m371 ;
wire m67 ;
wire m360 ;
wire m347 ;
wire m305 ;
wire m291 ;
wire m263 ;
wire m231 ;
wire m212 ;
wire m174 ;
wire m147 ;
wire m119 ;
wire m113 ;
wire m119_a ;
wire m96 ;
wire m116 ;
wire m145 ;
wire m141 ;
wire m169 ;
wire m174_a ;
wire m160 ;
wire m171 ;
wire m207 ;
wire m212_a ;
wire m202 ;
wire m209 ;
wire m229 ;
wire m226 ;
wire m258 ;
wire m263_a ;
wire m254 ;
wire m261 ;
wire m289 ;
wire m291_a ;
wire m282 ;
wire m286 ;
wire m303 ;
wire m305_a ;
wire m296 ;
wire m300 ;
wire m347_a ;
wire m343 ;
wire m344 ;
wire m340 ;
wire m357 ;
wire m360_a ;
wire m354 ;
wire m366 ;
wire m371_a ;
wire m71 ;
wire m379 ;
wire m382_a ;
wire m139 ;
wire m393_a ;
wire m388 ;
wire m391 ;
wire m413 ;
wire m412 ;
wire m426_a ;
wire m423 ;
wire m435 ;
wire m434 ;
wire m481_a ;
wire m478 ;
wire m143 ;
wire m514_a ;
wire m511 ;
wire m107 ;
wire m525_a ;
wire m522 ;
wire m66 ;
wire m533 ;
wire m113_a ;
wire m111 ;
wire m79 ;
wire m141_a ;
wire m132 ;
wire m124 ;
wire m169_a ;
wire m152 ;
wire m188_a ;
wire m187 ;
wire m5 ;
wire m177 ;
wire m192_a ;
wire m190 ;
wire m181 ;
wire m182 ;
wire m205 ;
wire m207_a ;
wire m197 ;
wire m226_a ;
wire m221 ;
wire m224 ;
wire m216 ;
wire m245_a ;
wire m235 ;
wire m240 ;
wire m248_a ;
wire m241 ;
wire m269 ;
wire m273_a ;
wire m270 ;
wire m110 ;
wire m276_a ;
wire m312 ;
wire m315_a ;
wire m310 ;
wire m185 ;
wire m316 ;
wire m327 ;
wire m329_a ;
wire m324 ;
wire m326 ;
wire m332_a ;
wire m343_a ;
wire m341 ;
wire m338 ;
wire m357_a ;
wire m355 ;
wire m352 ;
wire m377 ;
wire m412_a ;
wire m410 ;
wire m184 ;
wire m69 ;
wire m421 ;
wire m434_a ;
wire m431 ;
wire m456_a ;
wire m453 ;
wire m465 ;
wire m138 ;
wire m478_a ;
wire m475 ;
wire m489_a ;
wire m487 ;
wire m165 ;
wire m164 ;
wire m500_a ;
wire m497 ;
wire m511_a ;
wire m508 ;
wire m519 ;
wire m522_a ;
wire m530 ;
wire m533_a ;
wire m73 ;
wire m75_a ;
wire m40 ;
wire m73_a ;
wire m3 ;
wire m135 ;
wire m145_a ;
wire m128 ;
wire m131 ;
wire m187_a ;
wire m227 ;
wire m222 ;
wire m229_a ;
wire m219 ;
wire m220 ;
wire m258_a ;
wire m55 ;
wire m39 ;
wire m261_a ;
wire m267 ;
wire m286_a ;
wire m289_a ;
wire m298 ;
wire m300_a ;
wire m303_a ;
wire m377_a ;
wire m375 ;
wire m78 ;
wire m388_a ;
wire m281 ;
wire m386 ;
wire m122 ;
wire m391_a ;
wire m398 ;
wire m410_a ;
wire m409 ;
wire m413_a ;
wire m323 ;
wire m421_a ;
wire m419 ;
wire m441 ;
wire m443_a ;
wire m351 ;
wire m463 ;
wire m465_a ;
wire m486 ;
wire m366_a ;
wire m365 ;
wire m84 ;
wire m87 ;
wire m96_a ;
wire m91 ;
wire m94 ;
wire m111_a ;
wire m102 ;
wire m99 ;
wire m150 ;
wire m154 ;
wire m155 ;
wire m160_a ;
wire m157 ;
wire m158 ;
wire m167_a ;
wire m162 ;
wire m161 ;
wire m190_a ;
wire m54 ;
wire m62 ;
wire m202_a ;
wire m205_a ;
wire m203 ;
wire m209_a ;
wire m224_a ;
wire m240_a ;
wire m254_a ;
wire m252 ;
wire m270_a ;
wire m234 ;
wire m296_a ;
wire m294 ;
wire m298_a ;
wire m308 ;
wire m310_a ;
wire m201 ;
wire m327_a ;
wire m215 ;
wire m338_a ;
wire m280 ;
wire m336 ;
wire m341_a ;
wire m239 ;
wire m355_a ;
wire m363 ;
wire m365_a ;
wire m350 ;
wire m396 ;
wire m398_a ;
wire m407 ;
wire m409_a ;
wire m429 ;
wire m385 ;
wire m431_a ;
wire m452 ;
wire m364 ;
wire m473 ;
wire m475_a ;
wire m484 ;
wire m440 ;
wire m486_a ;
wire m491_a ;
wire m496 ;
wire m497_a ;
wire m506 ;
wire m462 ;
wire m508_a ;
wire m418 ;
wire m374 ;
wire m517 ;
wire m519_a ;
wire m528 ;
wire m530_a ;
wire m24 ;
wire m38 ;
wire m31 ;
wire m47 ;
wire m110_a ;
wire m106 ;
wire m115_a ;
wire m105 ;
wire m104 ;
wire m15 ;
wire m19 ;
wire m128_a ;
wire m22 ;
wire m27 ;
wire m130 ;
wire m129 ;
wire m133 ;
wire m134 ;
wire m136 ;
wire m138_a ;
wire m143_a ;
wire m181_a ;
wire m30 ;
wire m196 ;
wire m219_a ;
wire m34 ;
wire m227_a ;
wire m266 ;
wire m65 ;
wire m316_a ;
wire m322 ;
wire m452_a ;
wire m450 ;
wire m428 ;
wire m472 ;
wire m494 ;
wire m496_a ;
wire m12 ;
wire m24_a ;
wire m2 ;
wire m37 ;
wire m46 ;
wire m43 ;
wire m53 ;
wire m50 ;
wire m58 ;
wire m61 ;
wire m69_a ;
wire m76 ;
wire m9 ;
wire m82 ;
wire m84_a ;
wire m86 ;
wire m85 ;
wire m90 ;
wire m89 ;
wire m93 ;
wire m92 ;
wire m97 ;
wire m98 ;
wire m101 ;
wire m100 ;
wire m120 ;
wire m122_a ;
wire m150_a ;
wire m148 ;
wire m164_a ;
wire m177_a ;
wire m175 ;
wire m196_a ;
wire m194 ;
wire m215_a ;
wire m213 ;
wire m234_a ;
wire m232 ;
wire m252_a ;
wire m250 ;
wire m266_a ;
wire m264 ;
wire m280_a ;
wire m278 ;
wire m294_a ;
wire m292 ;
wire m308_a ;
wire m306 ;
wire m322_a ;
wire m320 ;
wire m336_a ;
wire m334 ;
wire m350_a ;
wire m348 ;
wire m363_a ;
wire m361 ;
wire m374_a ;
wire m372 ;
wire m385_a ;
wire m383 ;
wire m396_a ;
wire m394 ;
wire m407_a ;
wire m405 ;
wire m418_a ;
wire m416 ;
wire m429_a ;
wire m439 ;
wire m440_a ;
wire m461 ;
wire m483 ;
wire m505 ;
wire m506_a ;
wire m517_a ;
wire m528_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @5:176
  cyclone_lcell m119_cZ (
	.combout(m119),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m113),
	.datad(m119_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m119_cZ.operation_mode="normal";
defparam m119_cZ.output_mode="comb_only";
defparam m119_cZ.lut_mask="5072";
defparam m119_cZ.synch_mode="off";
defparam m119_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m119_a_cZ (
	.combout(m119_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m96),
	.datad(m116),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m119_a_cZ.operation_mode="normal";
defparam m119_a_cZ.output_mode="comb_only";
defparam m119_a_cZ.lut_mask="03cf";
defparam m119_a_cZ.synch_mode="off";
defparam m119_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m147_cZ (
	.combout(m147),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m145),
	.datad(m141),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m147_cZ.operation_mode="normal";
defparam m147_cZ.output_mode="comb_only";
defparam m147_cZ.lut_mask="7520";
defparam m147_cZ.synch_mode="off";
defparam m147_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m174_cZ (
	.combout(m174),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m169),
	.datad(m174_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m174_cZ.operation_mode="normal";
defparam m174_cZ.output_mode="comb_only";
defparam m174_cZ.lut_mask="5072";
defparam m174_cZ.synch_mode="off";
defparam m174_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m174_a_cZ (
	.combout(m174_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m160),
	.datad(m171),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m174_a_cZ.operation_mode="normal";
defparam m174_a_cZ.output_mode="comb_only";
defparam m174_a_cZ.lut_mask="03cf";
defparam m174_a_cZ.synch_mode="off";
defparam m174_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m212_cZ (
	.combout(m212),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m207),
	.datad(m212_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m212_cZ.operation_mode="normal";
defparam m212_cZ.output_mode="comb_only";
defparam m212_cZ.lut_mask="5072";
defparam m212_cZ.synch_mode="off";
defparam m212_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m212_a_cZ (
	.combout(m212_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m202),
	.datad(m209),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m212_a_cZ.operation_mode="normal";
defparam m212_a_cZ.output_mode="comb_only";
defparam m212_a_cZ.lut_mask="03cf";
defparam m212_a_cZ.synch_mode="off";
defparam m212_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m231_cZ (
	.combout(m231),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m229),
	.datad(m226),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m231_cZ.operation_mode="normal";
defparam m231_cZ.output_mode="comb_only";
defparam m231_cZ.lut_mask="7520";
defparam m231_cZ.synch_mode="off";
defparam m231_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m263_cZ (
	.combout(m263),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m258),
	.datad(m263_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m263_cZ.operation_mode="normal";
defparam m263_cZ.output_mode="comb_only";
defparam m263_cZ.lut_mask="5162";
defparam m263_cZ.synch_mode="off";
defparam m263_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m263_a_cZ (
	.combout(m263_a),
	.dataa(alu_func_o_2),
	.datab(a_o_4),
	.datac(m254),
	.datad(m261),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m263_a_cZ.operation_mode="normal";
defparam m263_a_cZ.output_mode="comb_only";
defparam m263_a_cZ.lut_mask="10ba";
defparam m263_a_cZ.synch_mode="off";
defparam m263_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m291_cZ (
	.combout(m291),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m289),
	.datad(m291_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m291_cZ.operation_mode="normal";
defparam m291_cZ.output_mode="comb_only";
defparam m291_cZ.lut_mask="3164";
defparam m291_cZ.synch_mode="off";
defparam m291_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m291_a_cZ (
	.combout(m291_a),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m282),
	.datad(m286),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m291_a_cZ.operation_mode="normal";
defparam m291_a_cZ.output_mode="comb_only";
defparam m291_a_cZ.lut_mask="10ba";
defparam m291_a_cZ.synch_mode="off";
defparam m291_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m305_cZ (
	.combout(m305),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m303),
	.datad(m305_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m305_cZ.operation_mode="normal";
defparam m305_cZ.output_mode="comb_only";
defparam m305_cZ.lut_mask="3164";
defparam m305_cZ.synch_mode="off";
defparam m305_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m305_a_cZ (
	.combout(m305_a),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m296),
	.datad(m300),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m305_a_cZ.operation_mode="normal";
defparam m305_a_cZ.output_mode="comb_only";
defparam m305_a_cZ.lut_mask="10ba";
defparam m305_a_cZ.synch_mode="off";
defparam m305_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m347_cZ (
	.combout(m347),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m347_a),
	.datad(m343),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m347_cZ.operation_mode="normal";
defparam m347_cZ.output_mode="comb_only";
defparam m347_cZ.lut_mask="5702";
defparam m347_cZ.synch_mode="off";
defparam m347_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m347_a_cZ (
	.combout(m347_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m344),
	.datad(m340),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m347_a_cZ.operation_mode="normal";
defparam m347_a_cZ.output_mode="comb_only";
defparam m347_a_cZ.lut_mask="0c3f";
defparam m347_a_cZ.synch_mode="off";
defparam m347_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m360_cZ (
	.combout(m360),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m357),
	.datad(m360_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m360_cZ.operation_mode="normal";
defparam m360_cZ.output_mode="comb_only";
defparam m360_cZ.lut_mask="5072";
defparam m360_cZ.synch_mode="off";
defparam m360_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m360_a_cZ (
	.combout(m360_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m67),
	.datad(m354),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m360_a_cZ.operation_mode="normal";
defparam m360_a_cZ.output_mode="comb_only";
defparam m360_a_cZ.lut_mask="0c3f";
defparam m360_a_cZ.synch_mode="off";
defparam m360_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m371_cZ (
	.combout(m371),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m366),
	.datad(m371_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m371_cZ.operation_mode="normal";
defparam m371_cZ.output_mode="comb_only";
defparam m371_cZ.lut_mask="5432";
defparam m371_cZ.synch_mode="off";
defparam m371_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m371_a_cZ (
	.combout(m371_a),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m67),
	.datad(m71),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m371_a_cZ.operation_mode="normal";
defparam m371_a_cZ.output_mode="comb_only";
defparam m371_a_cZ.lut_mask="2615";
defparam m371_a_cZ.synch_mode="off";
defparam m371_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m382_cZ (
	.combout(m382),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m379),
	.datad(m382_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m382_cZ.operation_mode="normal";
defparam m382_cZ.output_mode="comb_only";
defparam m382_cZ.lut_mask="5072";
defparam m382_cZ.synch_mode="off";
defparam m382_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m382_a_cZ (
	.combout(m382_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m67),
	.datad(m116),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m382_a_cZ.operation_mode="normal";
defparam m382_a_cZ.output_mode="comb_only";
defparam m382_a_cZ.lut_mask="0c3f";
defparam m382_a_cZ.synch_mode="off";
defparam m382_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m393_cZ (
	.combout(m393),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m139),
	.datad(m393_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m393_cZ.operation_mode="normal";
defparam m393_cZ.output_mode="comb_only";
defparam m393_cZ.lut_mask="2055";
defparam m393_cZ.synch_mode="off";
defparam m393_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m393_a_cZ (
	.combout(m393_a),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m388),
	.datad(m391),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m393_a_cZ.operation_mode="normal";
defparam m393_a_cZ.output_mode="comb_only";
defparam m393_a_cZ.lut_mask="4567";
defparam m393_a_cZ.synch_mode="off";
defparam m393_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m415_cZ (
	.combout(m415),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m413),
	.datad(m412),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m415_cZ.operation_mode="normal";
defparam m415_cZ.output_mode="comb_only";
defparam m415_cZ.lut_mask="7520";
defparam m415_cZ.synch_mode="off";
defparam m415_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m426_cZ (
	.combout(m426),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m426_a),
	.datad(m423),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m426_cZ.operation_mode="normal";
defparam m426_cZ.output_mode="comb_only";
defparam m426_cZ.lut_mask="5702";
defparam m426_cZ.synch_mode="off";
defparam m426_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m426_a_cZ (
	.combout(m426_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m67),
	.datad(m209),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m426_a_cZ.operation_mode="normal";
defparam m426_a_cZ.output_mode="comb_only";
defparam m426_a_cZ.lut_mask="0c3f";
defparam m426_a_cZ.synch_mode="off";
defparam m426_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m437_cZ (
	.combout(m437),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m435),
	.datad(m434),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m437_cZ.operation_mode="normal";
defparam m437_cZ.output_mode="comb_only";
defparam m437_cZ.lut_mask="7520";
defparam m437_cZ.synch_mode="off";
defparam m437_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m481_cZ (
	.combout(m481),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m481_a),
	.datad(m478),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m481_cZ.operation_mode="normal";
defparam m481_cZ.output_mode="comb_only";
defparam m481_cZ.lut_mask="5702";
defparam m481_cZ.synch_mode="off";
defparam m481_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m481_a_cZ (
	.combout(m481_a),
	.dataa(VCC),
	.datab(m467_a),
	.datac(m67),
	.datad(m143),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m481_a_cZ.operation_mode="normal";
defparam m481_a_cZ.output_mode="comb_only";
defparam m481_a_cZ.lut_mask="03cf";
defparam m481_a_cZ.synch_mode="off";
defparam m481_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m514_cZ (
	.combout(m514),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m514_a),
	.datad(m511),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m514_cZ.operation_mode="normal";
defparam m514_cZ.output_mode="comb_only";
defparam m514_cZ.lut_mask="5702";
defparam m514_cZ.synch_mode="off";
defparam m514_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m514_a_cZ (
	.combout(m514_a),
	.dataa(VCC),
	.datab(m67),
	.datac(m107),
	.datad(G_116),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m514_a_cZ.operation_mode="normal";
defparam m514_a_cZ.output_mode="comb_only";
defparam m514_a_cZ.lut_mask="0f33";
defparam m514_a_cZ.synch_mode="off";
defparam m514_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m525_cZ (
	.combout(m525),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m525_a),
	.datad(m522),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m525_cZ.operation_mode="normal";
defparam m525_cZ.output_mode="comb_only";
defparam m525_cZ.lut_mask="5702";
defparam m525_cZ.synch_mode="off";
defparam m525_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m525_a_cZ (
	.combout(m525_a),
	.dataa(a_o_0),
	.datab(m66),
	.datac(m67),
	.datad(G_116),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m525_a_cZ.operation_mode="normal";
defparam m525_a_cZ.output_mode="comb_only";
defparam m525_a_cZ.lut_mask="1b0f";
defparam m525_a_cZ.synch_mode="off";
defparam m525_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m535_cZ (
	.combout(m535),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m67),
	.datad(m533),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m535_cZ.operation_mode="normal";
defparam m535_cZ.output_mode="comb_only";
defparam m535_cZ.lut_mask="7520";
defparam m535_cZ.synch_mode="off";
defparam m535_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m113_cZ (
	.combout(m113),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m113_a),
	.datad(m111),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m113_cZ.operation_mode="normal";
defparam m113_cZ.output_mode="comb_only";
defparam m113_cZ.lut_mask="9a12";
defparam m113_cZ.synch_mode="off";
defparam m113_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m113_a_cZ (
	.combout(m113_a),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(m79),
	.datad(m96),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m113_a_cZ.operation_mode="normal";
defparam m113_a_cZ.output_mode="comb_only";
defparam m113_a_cZ.lut_mask="10ba";
defparam m113_a_cZ.synch_mode="off";
defparam m113_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m141_cZ (
	.combout(m141),
	.dataa(alu_func_o_0),
	.datab(m141_a),
	.datac(m132),
	.datad(m139),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m141_cZ.operation_mode="normal";
defparam m141_cZ.output_mode="comb_only";
defparam m141_cZ.lut_mask="e6c4";
defparam m141_cZ.synch_mode="off";
defparam m141_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m141_a_cZ (
	.combout(m141_a),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(a_o_4),
	.datad(m124),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m141_a_cZ.operation_mode="normal";
defparam m141_a_cZ.output_mode="comb_only";
defparam m141_a_cZ.lut_mask="0f0c";
defparam m141_a_cZ.synch_mode="off";
defparam m141_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m169_cZ (
	.combout(m169),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m169_a),
	.datad(m167),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m169_cZ.operation_mode="normal";
defparam m169_cZ.output_mode="comb_only";
defparam m169_cZ.lut_mask="8b03";
defparam m169_cZ.synch_mode="off";
defparam m169_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m169_a_cZ (
	.combout(m169_a),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(m152),
	.datad(m160),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m169_a_cZ.operation_mode="normal";
defparam m169_a_cZ.output_mode="comb_only";
defparam m169_a_cZ.lut_mask="03cf";
defparam m169_a_cZ.synch_mode="off";
defparam m169_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m188_cZ (
	.combout(m188),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m188_a),
	.datad(m187),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m188_cZ.operation_mode="normal";
defparam m188_cZ.output_mode="comb_only";
defparam m188_cZ.lut_mask="ba10";
defparam m188_cZ.synch_mode="off";
defparam m188_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m188_a_cZ (
	.combout(m188_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m5),
	.datad(m177),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m188_a_cZ.operation_mode="normal";
defparam m188_a_cZ.output_mode="comb_only";
defparam m188_a_cZ.lut_mask="4051";
defparam m188_a_cZ.synch_mode="off";
defparam m188_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m192_cZ (
	.combout(m192),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m192_a),
	.datad(m190),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m192_cZ.operation_mode="normal";
defparam m192_cZ.output_mode="comb_only";
defparam m192_cZ.lut_mask="4501";
defparam m192_cZ.synch_mode="off";
defparam m192_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m192_a_cZ (
	.combout(m192_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m181),
	.datad(m182),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m192_a_cZ.operation_mode="normal";
defparam m192_a_cZ.output_mode="comb_only";
defparam m192_a_cZ.lut_mask="03cf";
defparam m192_a_cZ.synch_mode="off";
defparam m192_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m207_cZ (
	.combout(m207),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m205),
	.datad(m207_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m207_cZ.operation_mode="normal";
defparam m207_cZ.output_mode="comb_only";
defparam m207_cZ.lut_mask="91a2";
defparam m207_cZ.synch_mode="off";
defparam m207_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m207_a_cZ (
	.combout(m207_a),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(m197),
	.datad(m202),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m207_a_cZ.operation_mode="normal";
defparam m207_a_cZ.output_mode="comb_only";
defparam m207_a_cZ.lut_mask="10ba";
defparam m207_a_cZ.synch_mode="off";
defparam m207_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m226_cZ (
	.combout(m226),
	.dataa(alu_func_o_0),
	.datab(m226_a),
	.datac(m221),
	.datad(m224),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m226_cZ.operation_mode="normal";
defparam m226_cZ.output_mode="comb_only";
defparam m226_cZ.lut_mask="e6c4";
defparam m226_cZ.synch_mode="off";
defparam m226_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m226_a_cZ (
	.combout(m226_a),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(a_o_4),
	.datad(m216),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m226_a_cZ.operation_mode="normal";
defparam m226_a_cZ.output_mode="comb_only";
defparam m226_a_cZ.lut_mask="0b0a";
defparam m226_a_cZ.synch_mode="off";
defparam m226_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m245_cZ (
	.combout(m245),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m245_a),
	.datad(m243),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m245_cZ.operation_mode="normal";
defparam m245_cZ.output_mode="comb_only";
defparam m245_cZ.lut_mask="9a12";
defparam m245_cZ.synch_mode="off";
defparam m245_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m245_a_cZ (
	.combout(m245_a),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(m235),
	.datad(m240),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m245_a_cZ.operation_mode="normal";
defparam m245_a_cZ.output_mode="comb_only";
defparam m245_a_cZ.lut_mask="01ab";
defparam m245_a_cZ.synch_mode="off";
defparam m245_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m248_cZ (
	.combout(m248),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m240),
	.datad(m248_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m248_cZ.operation_mode="normal";
defparam m248_cZ.output_mode="comb_only";
defparam m248_cZ.lut_mask="1054";
defparam m248_cZ.synch_mode="off";
defparam m248_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m248_a_cZ (
	.combout(m248_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m67),
	.datad(m241),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m248_a_cZ.operation_mode="normal";
defparam m248_a_cZ.output_mode="comb_only";
defparam m248_a_cZ.lut_mask="0c3f";
defparam m248_a_cZ.synch_mode="off";
defparam m248_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m273_cZ (
	.combout(m273),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(m269),
	.datad(m273_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m273_cZ.operation_mode="normal";
defparam m273_cZ.output_mode="comb_only";
defparam m273_cZ.lut_mask="fc30";
defparam m273_cZ.synch_mode="off";
defparam m273_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m273_a_cZ (
	.combout(m273_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m270),
	.datad(m110),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m273_a_cZ.operation_mode="normal";
defparam m273_a_cZ.output_mode="comb_only";
defparam m273_a_cZ.lut_mask="7430";
defparam m273_a_cZ.synch_mode="off";
defparam m273_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m276_cZ (
	.combout(m276),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m270),
	.datad(m276_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m276_cZ.operation_mode="normal";
defparam m276_cZ.output_mode="comb_only";
defparam m276_cZ.lut_mask="1054";
defparam m276_cZ.synch_mode="off";
defparam m276_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m276_a_cZ (
	.combout(m276_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m67),
	.datad(m115),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m276_a_cZ.operation_mode="normal";
defparam m276_a_cZ.output_mode="comb_only";
defparam m276_a_cZ.lut_mask="0c3f";
defparam m276_a_cZ.synch_mode="off";
defparam m276_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m315_cZ (
	.combout(m315),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m312),
	.datad(m315_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m315_cZ.operation_mode="normal";
defparam m315_cZ.output_mode="comb_only";
defparam m315_cZ.lut_mask="a831";
defparam m315_cZ.synch_mode="off";
defparam m315_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m315_a_cZ (
	.combout(m315_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m310),
	.datad(m185),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m315_a_cZ.operation_mode="normal";
defparam m315_a_cZ.output_mode="comb_only";
defparam m315_a_cZ.lut_mask="4703";
defparam m315_a_cZ.synch_mode="off";
defparam m315_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m318_cZ (
	.combout(m318),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m316),
	.datad(m312),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m318_cZ.operation_mode="normal";
defparam m318_cZ.output_mode="comb_only";
defparam m318_cZ.lut_mask="5140";
defparam m318_cZ.synch_mode="off";
defparam m318_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m329_cZ (
	.combout(m329),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m327),
	.datad(m329_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m329_cZ.operation_mode="normal";
defparam m329_cZ.output_mode="comb_only";
defparam m329_cZ.lut_mask="80b3";
defparam m329_cZ.synch_mode="off";
defparam m329_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m329_a_cZ (
	.combout(m329_a),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(m324),
	.datad(m326),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m329_a_cZ.operation_mode="normal";
defparam m329_a_cZ.output_mode="comb_only";
defparam m329_a_cZ.lut_mask="03cf";
defparam m329_a_cZ.synch_mode="off";
defparam m329_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m332_cZ (
	.combout(m332),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m332_a),
	.datad(m326),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m332_cZ.operation_mode="normal";
defparam m332_cZ.output_mode="comb_only";
defparam m332_cZ.lut_mask="1504";
defparam m332_cZ.synch_mode="off";
defparam m332_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m332_a_cZ (
	.combout(m332_a),
	.dataa(a_o_1),
	.datab(G_23),
	.datac(m67),
	.datad(m107),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m332_a_cZ.operation_mode="normal";
defparam m332_a_cZ.output_mode="comb_only";
defparam m332_a_cZ.lut_mask="0b4f";
defparam m332_a_cZ.synch_mode="off";
defparam m332_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m343_cZ (
	.combout(m343),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m340),
	.datad(m343_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m343_cZ.operation_mode="normal";
defparam m343_cZ.output_mode="comb_only";
defparam m343_cZ.lut_mask="20b9";
defparam m343_cZ.synch_mode="off";
defparam m343_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m343_a_cZ (
	.combout(m343_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m341),
	.datad(m338),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m343_a_cZ.operation_mode="normal";
defparam m343_a_cZ.output_mode="comb_only";
defparam m343_a_cZ.lut_mask="0c3f";
defparam m343_a_cZ.synch_mode="off";
defparam m343_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m357_cZ (
	.combout(m357),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m357_a),
	.datad(m354),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m357_cZ.operation_mode="normal";
defparam m357_cZ.output_mode="comb_only";
defparam m357_cZ.lut_mask="3a18";
defparam m357_cZ.synch_mode="off";
defparam m357_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m357_a_cZ (
	.combout(m357_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m355),
	.datad(m352),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m357_a_cZ.operation_mode="normal";
defparam m357_a_cZ.output_mode="comb_only";
defparam m357_a_cZ.lut_mask="0c3f";
defparam m357_a_cZ.synch_mode="off";
defparam m357_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m379_cZ (
	.combout(m379),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m377),
	.datad(m111),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m379_cZ.operation_mode="normal";
defparam m379_cZ.output_mode="comb_only";
defparam m379_cZ.lut_mask="7250";
defparam m379_cZ.synch_mode="off";
defparam m379_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m403_cZ (
	.combout(m403),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m67),
	.datad(m171),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m403_cZ.operation_mode="normal";
defparam m403_cZ.output_mode="comb_only";
defparam m403_cZ.lut_mask="5140";
defparam m403_cZ.synch_mode="off";
defparam m403_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m412_cZ (
	.combout(m412),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m412_a),
	.datad(m410),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m412_cZ.operation_mode="normal";
defparam m412_cZ.output_mode="comb_only";
defparam m412_cZ.lut_mask="7520";
defparam m412_cZ.synch_mode="off";
defparam m412_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m412_a_cZ (
	.combout(m412_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m184),
	.datad(m69),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m412_a_cZ.operation_mode="normal";
defparam m412_a_cZ.output_mode="comb_only";
defparam m412_a_cZ.lut_mask="7250";
defparam m412_a_cZ.synch_mode="off";
defparam m412_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m423_cZ (
	.combout(m423),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m205),
	.datad(m421),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m423_cZ.operation_mode="normal";
defparam m423_cZ.output_mode="comb_only";
defparam m423_cZ.lut_mask="7520";
defparam m423_cZ.synch_mode="off";
defparam m423_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m434_cZ (
	.combout(m434),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m224),
	.datad(m434_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m434_cZ.operation_mode="normal";
defparam m434_cZ.output_mode="comb_only";
defparam m434_cZ.lut_mask="7520";
defparam m434_cZ.synch_mode="off";
defparam m434_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m434_a_cZ (
	.combout(m434_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m216),
	.datad(m431),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m434_a_cZ.operation_mode="normal";
defparam m434_a_cZ.output_mode="comb_only";
defparam m434_a_cZ.lut_mask="4073";
defparam m434_a_cZ.synch_mode="off";
defparam m434_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m456_cZ (
	.combout(m456),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(m456_a),
	.datad(m70),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m456_cZ.operation_mode="normal";
defparam m456_cZ.output_mode="comb_only";
defparam m456_cZ.lut_mask="2505";
defparam m456_cZ.synch_mode="off";
defparam m456_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m456_a_cZ (
	.combout(m456_a),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m254),
	.datad(m453),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m456_a_cZ.operation_mode="normal";
defparam m456_a_cZ.output_mode="comb_only";
defparam m456_a_cZ.lut_mask="3726";
defparam m456_a_cZ.synch_mode="off";
defparam m456_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m467_cZ (
	.combout(m467),
	.dataa(alu_func_o_0),
	.datab(m467_a),
	.datac(m110),
	.datad(m465),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m467_cZ.operation_mode="normal";
defparam m467_cZ.output_mode="comb_only";
defparam m467_cZ.lut_mask="d580";
defparam m467_cZ.synch_mode="off";
defparam m467_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m467_a_cZ (
	.combout(m467_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(a_o_3),
	.datad(a_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m467_a_cZ.operation_mode="normal";
defparam m467_a_cZ.output_mode="comb_only";
defparam m467_a_cZ.lut_mask="000f";
defparam m467_a_cZ.synch_mode="off";
defparam m467_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m478_cZ (
	.combout(m478),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(m138),
	.datad(m478_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m478_cZ.operation_mode="normal";
defparam m478_cZ.output_mode="comb_only";
defparam m478_cZ.lut_mask="2055";
defparam m478_cZ.synch_mode="off";
defparam m478_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m478_a_cZ (
	.combout(m478_a),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m475),
	.datad(m282),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m478_a_cZ.operation_mode="normal";
defparam m478_a_cZ.output_mode="comb_only";
defparam m478_a_cZ.lut_mask="3276";
defparam m478_a_cZ.synch_mode="off";
defparam m478_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m489_cZ (
	.combout(m489),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m489_a),
	.datad(m487),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m489_cZ.operation_mode="normal";
defparam m489_cZ.output_mode="comb_only";
defparam m489_cZ.lut_mask="7520";
defparam m489_cZ.synch_mode="off";
defparam m489_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m489_a_cZ (
	.combout(m489_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m165),
	.datad(m164),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m489_a_cZ.operation_mode="normal";
defparam m489_a_cZ.output_mode="comb_only";
defparam m489_a_cZ.lut_mask="5140";
defparam m489_a_cZ.synch_mode="off";
defparam m489_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m500_cZ (
	.combout(m500),
	.dataa(alu_func_o_0),
	.datab(a_o_3),
	.datac(m185),
	.datad(m500_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m500_cZ.operation_mode="normal";
defparam m500_cZ.output_mode="comb_only";
defparam m500_cZ.lut_mask="2055";
defparam m500_cZ.synch_mode="off";
defparam m500_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m500_a_cZ (
	.combout(m500_a),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m310),
	.datad(m497),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m500_a_cZ.operation_mode="normal";
defparam m500_a_cZ.output_mode="comb_only";
defparam m500_a_cZ.lut_mask="3726";
defparam m500_a_cZ.synch_mode="off";
defparam m500_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m511_cZ (
	.combout(m511),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m327),
	.datad(m511_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m511_cZ.operation_mode="normal";
defparam m511_cZ.output_mode="comb_only";
defparam m511_cZ.lut_mask="3164";
defparam m511_cZ.synch_mode="off";
defparam m511_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m511_a_cZ (
	.combout(m511_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m508),
	.datad(m324),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m511_a_cZ.operation_mode="normal";
defparam m511_a_cZ.output_mode="comb_only";
defparam m511_a_cZ.lut_mask="03cf";
defparam m511_a_cZ.synch_mode="off";
defparam m511_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m522_cZ (
	.combout(m522),
	.dataa(alu_func_o_0),
	.datab(m519),
	.datac(m522_a),
	.datad(m338),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m522_cZ.operation_mode="normal";
defparam m522_cZ.output_mode="comb_only";
defparam m522_cZ.lut_mask="b5b0";
defparam m522_cZ.synch_mode="off";
defparam m522_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m522_a_cZ (
	.combout(m522_a),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(a_o_4),
	.datad(m341),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m522_a_cZ.operation_mode="normal";
defparam m522_a_cZ.output_mode="comb_only";
defparam m522_a_cZ.lut_mask="0f03";
defparam m522_a_cZ.synch_mode="off";
defparam m522_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m533_cZ (
	.combout(m533),
	.dataa(alu_func_o_0),
	.datab(m530),
	.datac(m533_a),
	.datad(m352),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m533_cZ.operation_mode="normal";
defparam m533_cZ.output_mode="comb_only";
defparam m533_cZ.lut_mask="b0b5";
defparam m533_cZ.synch_mode="off";
defparam m533_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m533_a_cZ (
	.combout(m533_a),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(a_o_4),
	.datad(m355),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m533_a_cZ.operation_mode="normal";
defparam m533_a_cZ.output_mode="comb_only";
defparam m533_a_cZ.lut_mask="0f03";
defparam m533_a_cZ.synch_mode="off";
defparam m533_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m75_cZ (
	.combout(m75),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m73),
	.datad(m75_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m75_cZ.operation_mode="normal";
defparam m75_cZ.output_mode="comb_only";
defparam m75_cZ.lut_mask="90f6";
defparam m75_cZ.synch_mode="off";
defparam m75_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m75_a_cZ (
	.combout(m75_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m40),
	.datad(m71),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m75_a_cZ.operation_mode="normal";
defparam m75_a_cZ.output_mode="comb_only";
defparam m75_a_cZ.lut_mask="03cf";
defparam m75_a_cZ.synch_mode="off";
defparam m75_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m73_cZ (
	.combout(m73),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(a_o_1),
	.datad(m73_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m73_cZ.operation_mode="normal";
defparam m73_cZ.output_mode="comb_only";
defparam m73_cZ.lut_mask="0100";
defparam m73_cZ.synch_mode="off";
defparam m73_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m73_a_cZ (
	.combout(m73_a),
	.dataa(alu_func_o_2),
	.datab(a_o_0),
	.datac(a_o_4),
	.datad(m3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m73_a_cZ.operation_mode="normal";
defparam m73_a_cZ.output_mode="comb_only";
defparam m73_a_cZ.lut_mask="0100";
defparam m73_a_cZ.synch_mode="off";
defparam m73_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m145_cZ (
	.combout(m145),
	.dataa(a_o_4),
	.datab(m135),
	.datac(m145_a),
	.datad(m143),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m145_cZ.operation_mode="normal";
defparam m145_cZ.output_mode="comb_only";
defparam m145_cZ.lut_mask="8f85";
defparam m145_cZ.synch_mode="off";
defparam m145_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m145_a_cZ (
	.combout(m145_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m128),
	.datad(m131),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m145_a_cZ.operation_mode="normal";
defparam m145_a_cZ.output_mode="comb_only";
defparam m145_a_cZ.lut_mask="4567";
defparam m145_a_cZ.synch_mode="off";
defparam m145_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m187_cZ (
	.combout(m187),
	.dataa(a_o_4),
	.datab(m184),
	.datac(m187_a),
	.datad(m185),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m187_cZ.operation_mode="normal";
defparam m187_cZ.output_mode="comb_only";
defparam m187_cZ.lut_mask="8f85";
defparam m187_cZ.synch_mode="off";
defparam m187_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m187_a_cZ (
	.combout(m187_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m181),
	.datad(m182),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m187_a_cZ.operation_mode="normal";
defparam m187_a_cZ.output_mode="comb_only";
defparam m187_a_cZ.lut_mask="4567";
defparam m187_a_cZ.synch_mode="off";
defparam m187_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m229_cZ (
	.combout(m229),
	.dataa(a_o_4),
	.datab(m227),
	.datac(m222),
	.datad(m229_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m229_cZ.operation_mode="normal";
defparam m229_cZ.output_mode="comb_only";
defparam m229_cZ.lut_mask="a0dd";
defparam m229_cZ.synch_mode="off";
defparam m229_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m229_a_cZ (
	.combout(m229_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m219),
	.datad(m220),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m229_a_cZ.operation_mode="normal";
defparam m229_a_cZ.output_mode="comb_only";
defparam m229_a_cZ.lut_mask="4567";
defparam m229_a_cZ.synch_mode="off";
defparam m229_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m258_cZ (
	.combout(m258),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m258_a),
	.datad(m70),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m258_cZ.operation_mode="normal";
defparam m258_cZ.output_mode="comb_only";
defparam m258_cZ.lut_mask="4703";
defparam m258_cZ.synch_mode="off";
defparam m258_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m258_a_cZ (
	.combout(m258_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m55),
	.datad(m39),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m258_a_cZ.operation_mode="normal";
defparam m258_a_cZ.output_mode="comb_only";
defparam m258_a_cZ.lut_mask="0c3f";
defparam m258_a_cZ.synch_mode="off";
defparam m258_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m261_cZ (
	.combout(m261),
	.dataa(a_o_4),
	.datab(m67),
	.datac(m261_a),
	.datad(m70),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m261_cZ.operation_mode="normal";
defparam m261_cZ.output_mode="comb_only";
defparam m261_cZ.lut_mask="ad0d";
defparam m261_cZ.synch_mode="off";
defparam m261_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m261_a_cZ (
	.combout(m261_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m55),
	.datad(m39),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m261_a_cZ.operation_mode="normal";
defparam m261_a_cZ.output_mode="comb_only";
defparam m261_a_cZ.lut_mask="4657";
defparam m261_a_cZ.synch_mode="off";
defparam m261_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m269_cZ (
	.combout(m269),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m79),
	.datad(m267),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m269_cZ.operation_mode="normal";
defparam m269_cZ.output_mode="comb_only";
defparam m269_cZ.lut_mask="2031";
defparam m269_cZ.synch_mode="off";
defparam m269_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m286_cZ (
	.combout(m286),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m135),
	.datad(m286_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m286_cZ.operation_mode="normal";
defparam m286_cZ.output_mode="comb_only";
defparam m286_cZ.lut_mask="2075";
defparam m286_cZ.synch_mode="off";
defparam m286_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m286_a_cZ (
	.combout(m286_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m131),
	.datad(m138),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m286_a_cZ.operation_mode="normal";
defparam m286_a_cZ.output_mode="comb_only";
defparam m286_a_cZ.lut_mask="03cf";
defparam m286_a_cZ.synch_mode="off";
defparam m286_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m289_cZ (
	.combout(m289),
	.dataa(a_o_4),
	.datab(m67),
	.datac(m143),
	.datad(m289_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m289_cZ.operation_mode="normal";
defparam m289_cZ.output_mode="comb_only";
defparam m289_cZ.lut_mask="a0dd";
defparam m289_cZ.synch_mode="off";
defparam m289_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m289_a_cZ (
	.combout(m289_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m131),
	.datad(m135),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m289_a_cZ.operation_mode="normal";
defparam m289_a_cZ.output_mode="comb_only";
defparam m289_a_cZ.lut_mask="4567";
defparam m289_a_cZ.synch_mode="off";
defparam m289_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m300_cZ (
	.combout(m300),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m298),
	.datad(m300_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m300_cZ.operation_mode="normal";
defparam m300_cZ.output_mode="comb_only";
defparam m300_cZ.lut_mask="3074";
defparam m300_cZ.synch_mode="off";
defparam m300_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m300_a_cZ (
	.combout(m300_a),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m165),
	.datad(m164),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m300_a_cZ.operation_mode="normal";
defparam m300_a_cZ.output_mode="comb_only";
defparam m300_a_cZ.lut_mask="0c3f";
defparam m300_a_cZ.synch_mode="off";
defparam m300_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m303_cZ (
	.combout(m303),
	.dataa(a_o_4),
	.datab(G_23),
	.datac(m164),
	.datad(m303_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m303_cZ.operation_mode="normal";
defparam m303_cZ.output_mode="comb_only";
defparam m303_cZ.lut_mask="80f7";
defparam m303_cZ.synch_mode="off";
defparam m303_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m303_a_cZ (
	.combout(m303_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m67),
	.datad(m298),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m303_a_cZ.operation_mode="normal";
defparam m303_a_cZ.output_mode="comb_only";
defparam m303_a_cZ.lut_mask="0c3f";
defparam m303_a_cZ.synch_mode="off";
defparam m303_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m377_cZ (
	.combout(m377),
	.dataa(a_o_4),
	.datab(m377_a),
	.datac(m375),
	.datad(m267),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m377_cZ.operation_mode="normal";
defparam m377_cZ.output_mode="comb_only";
defparam m377_cZ.lut_mask="8c9d";
defparam m377_cZ.synch_mode="off";
defparam m377_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m377_a_cZ (
	.combout(m377_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(a_o_4),
	.datad(m78),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m377_a_cZ.operation_mode="normal";
defparam m377_a_cZ.output_mode="comb_only";
defparam m377_a_cZ.lut_mask="1505";
defparam m377_a_cZ.synch_mode="off";
defparam m377_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m388_cZ (
	.combout(m388),
	.dataa(a_o_4),
	.datab(m388_a),
	.datac(m281),
	.datad(m386),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m388_cZ.operation_mode="normal";
defparam m388_cZ.output_mode="comb_only";
defparam m388_cZ.lut_mask="89cd";
defparam m388_cZ.synch_mode="off";
defparam m388_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m388_a_cZ (
	.combout(m388_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(a_o_4),
	.datad(m122),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m388_a_cZ.operation_mode="normal";
defparam m388_a_cZ.output_mode="comb_only";
defparam m388_a_cZ.lut_mask="1505";
defparam m388_a_cZ.synch_mode="off";
defparam m388_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m391_cZ (
	.combout(m391),
	.dataa(a_o_4),
	.datab(m391_a),
	.datac(m135),
	.datad(m143),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m391_cZ.operation_mode="normal";
defparam m391_cZ.output_mode="comb_only";
defparam m391_cZ.lut_mask="7362";
defparam m391_cZ.synch_mode="off";
defparam m391_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m391_a_cZ (
	.combout(m391_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(a_o_4),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m391_a_cZ.operation_mode="normal";
defparam m391_a_cZ.output_mode="comb_only";
defparam m391_a_cZ.lut_mask="03f3";
defparam m391_a_cZ.synch_mode="off";
defparam m391_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m399_cZ (
	.combout(m399),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m152),
	.datad(m398),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m399_cZ.operation_mode="normal";
defparam m399_cZ.output_mode="comb_only";
defparam m399_cZ.lut_mask="c0f3";
defparam m399_cZ.synch_mode="off";
defparam m399_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m410_cZ (
	.combout(m410),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m410_a),
	.datad(m409),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m410_cZ.operation_mode="normal";
defparam m410_cZ.output_mode="comb_only";
defparam m410_cZ.lut_mask="0437";
defparam m410_cZ.synch_mode="off";
defparam m410_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m410_a_cZ (
	.combout(m410_a),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m5),
	.datad(m177),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m410_a_cZ.operation_mode="normal";
defparam m410_a_cZ.output_mode="comb_only";
defparam m410_a_cZ.lut_mask="3f0c";
defparam m410_a_cZ.synch_mode="off";
defparam m410_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m413_cZ (
	.combout(m413),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m184),
	.datad(m413_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m413_cZ.operation_mode="normal";
defparam m413_cZ.output_mode="comb_only";
defparam m413_cZ.lut_mask="10fe";
defparam m413_cZ.synch_mode="off";
defparam m413_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m413_a_cZ (
	.combout(m413_a),
	.dataa(a_o_2),
	.datab(a_o_4),
	.datac(m67),
	.datad(m69),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m413_a_cZ.operation_mode="normal";
defparam m413_a_cZ.output_mode="comb_only";
defparam m413_a_cZ.lut_mask="0e1f";
defparam m413_a_cZ.synch_mode="off";
defparam m413_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m421_cZ (
	.combout(m421),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m323),
	.datad(m421_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m421_cZ.operation_mode="normal";
defparam m421_cZ.output_mode="comb_only";
defparam m421_cZ.lut_mask="1346";
defparam m421_cZ.synch_mode="off";
defparam m421_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m421_a_cZ (
	.combout(m421_a),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m419),
	.datad(m197),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m421_a_cZ.operation_mode="normal";
defparam m421_a_cZ.output_mode="comb_only";
defparam m421_a_cZ.lut_mask="03cf";
defparam m421_a_cZ.synch_mode="off";
defparam m421_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m435_cZ (
	.combout(m435),
	.dataa(a_o_4),
	.datab(m227),
	.datac(m391_a),
	.datad(m222),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m435_cZ.operation_mode="normal";
defparam m435_cZ.output_mode="comb_only";
defparam m435_cZ.lut_mask="5e0e";
defparam m435_cZ.synch_mode="off";
defparam m435_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m443_cZ (
	.combout(m443),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m441),
	.datad(m443_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m443_cZ.operation_mode="normal";
defparam m443_cZ.output_mode="comb_only";
defparam m443_cZ.lut_mask="6701";
defparam m443_cZ.synch_mode="off";
defparam m443_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m443_a_cZ (
	.combout(m443_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m351),
	.datad(m235),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m443_a_cZ.operation_mode="normal";
defparam m443_a_cZ.output_mode="comb_only";
defparam m443_a_cZ.lut_mask="0c3f";
defparam m443_a_cZ.synch_mode="off";
defparam m443_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m447_cZ (
	.combout(m447),
	.dataa(alu_func_o_0),
	.datab(m467_a),
	.datac(m67),
	.datad(m241),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m447_cZ.operation_mode="normal";
defparam m447_cZ.output_mode="comb_only";
defparam m447_cZ.lut_mask="5410";
defparam m447_cZ.synch_mode="off";
defparam m447_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m465_cZ (
	.combout(m465),
	.dataa(a_o_4),
	.datab(m463),
	.datac(m375),
	.datad(m465_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m465_cZ.operation_mode="normal";
defparam m465_cZ.output_mode="comb_only";
defparam m465_cZ.lut_mask="11af";
defparam m465_cZ.synch_mode="off";
defparam m465_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m465_a_cZ (
	.combout(m465_a),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m79),
	.datad(m267),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m465_a_cZ.operation_mode="normal";
defparam m465_a_cZ.output_mode="comb_only";
defparam m465_a_cZ.lut_mask="5d19";
defparam m465_a_cZ.synch_mode="off";
defparam m465_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m487_cZ (
	.combout(m487),
	.dataa(VCC),
	.datab(a_o_4),
	.datac(m486),
	.datad(m296),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m487_cZ.operation_mode="normal";
defparam m487_cZ.output_mode="comb_only";
defparam m487_cZ.lut_mask="cf03";
defparam m487_cZ.synch_mode="off";
defparam m487_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m366_cZ (
	.combout(m366),
	.dataa(a_o_3),
	.datab(a_o_4),
	.datac(m366_a),
	.datad(m365),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m366_cZ.operation_mode="normal";
defparam m366_cZ.output_mode="comb_only";
defparam m366_cZ.lut_mask="4073";
defparam m366_cZ.synch_mode="off";
defparam m366_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m366_a_cZ (
	.combout(m366_a),
	.dataa(a_o_0),
	.datab(a_o_2),
	.datac(a_o_1),
	.datad(m3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m366_a_cZ.operation_mode="normal";
defparam m366_a_cZ.output_mode="comb_only";
defparam m366_a_cZ.lut_mask="0100";
defparam m366_a_cZ.synch_mode="off";
defparam m366_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m71_cZ (
	.combout(m71),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m55),
	.datad(m70),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m71_cZ.operation_mode="normal";
defparam m71_cZ.output_mode="comb_only";
defparam m71_cZ.lut_mask="fc30";
defparam m71_cZ.synch_mode="off";
defparam m71_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m96_cZ (
	.combout(m96),
	.dataa(a_o_3),
	.datab(m84),
	.datac(m87),
	.datad(m96_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m96_cZ.operation_mode="normal";
defparam m96_cZ.output_mode="comb_only";
defparam m96_cZ.lut_mask="44fa";
defparam m96_cZ.synch_mode="off";
defparam m96_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m96_a_cZ (
	.combout(m96_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m91),
	.datad(m94),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m96_a_cZ.operation_mode="normal";
defparam m96_a_cZ.output_mode="comb_only";
defparam m96_a_cZ.lut_mask="139b";
defparam m96_a_cZ.synch_mode="off";
defparam m96_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m111_cZ (
	.combout(m111),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m111_a),
	.datad(m110),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m111_cZ.operation_mode="normal";
defparam m111_cZ.output_mode="comb_only";
defparam m111_cZ.lut_mask="cf03";
defparam m111_cZ.synch_mode="off";
defparam m111_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m111_a_cZ (
	.combout(m111_a),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m102),
	.datad(m99),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m111_a_cZ.operation_mode="normal";
defparam m111_a_cZ.output_mode="comb_only";
defparam m111_a_cZ.lut_mask="0c3f";
defparam m111_a_cZ.synch_mode="off";
defparam m111_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m116_cZ (
	.combout(m116),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m111_a),
	.datad(m115),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m116_cZ.operation_mode="normal";
defparam m116_cZ.output_mode="comb_only";
defparam m116_cZ.lut_mask="cf03";
defparam m116_cZ.synch_mode="off";
defparam m116_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m124_cZ (
	.combout(m124),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(a_o_2),
	.datad(m122),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m124_cZ.operation_mode="normal";
defparam m124_cZ.output_mode="comb_only";
defparam m124_cZ.lut_mask="0300";
defparam m124_cZ.synch_mode="off";
defparam m124_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m132_cZ (
	.combout(m132),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m128),
	.datad(m131),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m132_cZ.operation_mode="normal";
defparam m132_cZ.output_mode="comb_only";
defparam m132_cZ.lut_mask="fc30";
defparam m132_cZ.synch_mode="off";
defparam m132_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m139_cZ (
	.combout(m139),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m135),
	.datad(m138),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m139_cZ.operation_mode="normal";
defparam m139_cZ.output_mode="comb_only";
defparam m139_cZ.lut_mask="fc30";
defparam m139_cZ.synch_mode="off";
defparam m139_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m152_cZ (
	.combout(m152),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(a_o_2),
	.datad(m150),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m152_cZ.operation_mode="normal";
defparam m152_cZ.output_mode="comb_only";
defparam m152_cZ.lut_mask="0003";
defparam m152_cZ.synch_mode="off";
defparam m152_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m160_cZ (
	.combout(m160),
	.dataa(a_o_3),
	.datab(m154),
	.datac(m155),
	.datad(m160_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m160_cZ.operation_mode="normal";
defparam m160_cZ.output_mode="comb_only";
defparam m160_cZ.lut_mask="44fa";
defparam m160_cZ.synch_mode="off";
defparam m160_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m160_a_cZ (
	.combout(m160_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m157),
	.datad(m158),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m160_a_cZ.operation_mode="normal";
defparam m160_a_cZ.output_mode="comb_only";
defparam m160_a_cZ.lut_mask="139b";
defparam m160_a_cZ.synch_mode="off";
defparam m160_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m167_cZ (
	.combout(m167),
	.dataa(a_o_3),
	.datab(m167_a),
	.datac(m165),
	.datad(m164),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m167_cZ.operation_mode="normal";
defparam m167_cZ.output_mode="comb_only";
defparam m167_cZ.lut_mask="b931";
defparam m167_cZ.synch_mode="off";
defparam m167_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m167_a_cZ (
	.combout(m167_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m162),
	.datad(m161),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m167_a_cZ.operation_mode="normal";
defparam m167_a_cZ.output_mode="comb_only";
defparam m167_a_cZ.lut_mask="2637";
defparam m167_a_cZ.synch_mode="off";
defparam m167_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m171_cZ (
	.combout(m171),
	.dataa(a_o_3),
	.datab(m67),
	.datac(m167_a),
	.datad(m164),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m171_cZ.operation_mode="normal";
defparam m171_cZ.output_mode="comb_only";
defparam m171_cZ.lut_mask="ad0d";
defparam m171_cZ.synch_mode="off";
defparam m171_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m190_cZ (
	.combout(m190),
	.dataa(a_o_3),
	.datab(m67),
	.datac(m190_a),
	.datad(m69),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m190_cZ.operation_mode="normal";
defparam m190_cZ.output_mode="comb_only";
defparam m190_cZ.lut_mask="ad0d";
defparam m190_cZ.synch_mode="off";
defparam m190_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m190_a_cZ (
	.combout(m190_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m54),
	.datad(m62),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m190_a_cZ.operation_mode="normal";
defparam m190_a_cZ.output_mode="comb_only";
defparam m190_a_cZ.lut_mask="2367";
defparam m190_a_cZ.synch_mode="off";
defparam m190_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m202_cZ (
	.combout(m202),
	.dataa(a_o_3),
	.datab(m87),
	.datac(m91),
	.datad(m202_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m202_cZ.operation_mode="normal";
defparam m202_cZ.output_mode="comb_only";
defparam m202_cZ.lut_mask="44fa";
defparam m202_cZ.synch_mode="off";
defparam m202_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m202_a_cZ (
	.combout(m202_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m94),
	.datad(m99),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m202_a_cZ.operation_mode="normal";
defparam m202_a_cZ.output_mode="comb_only";
defparam m202_a_cZ.lut_mask="139b";
defparam m202_a_cZ.synch_mode="off";
defparam m202_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m205_cZ (
	.combout(m205),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m205_a),
	.datad(m203),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m205_cZ.operation_mode="normal";
defparam m205_cZ.output_mode="comb_only";
defparam m205_cZ.lut_mask="7520";
defparam m205_cZ.synch_mode="off";
defparam m205_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m205_a_cZ (
	.combout(m205_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m67),
	.datad(m107),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m205_a_cZ.operation_mode="normal";
defparam m205_a_cZ.output_mode="comb_only";
defparam m205_a_cZ.lut_mask="7340";
defparam m205_a_cZ.synch_mode="off";
defparam m205_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m209_cZ (
	.combout(m209),
	.dataa(a_o_3),
	.datab(m67),
	.datac(m107),
	.datad(m209_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m209_cZ.operation_mode="normal";
defparam m209_cZ.output_mode="comb_only";
defparam m209_cZ.lut_mask="a0dd";
defparam m209_cZ.synch_mode="off";
defparam m209_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m209_a_cZ (
	.combout(m209_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(a_o_1),
	.datad(m203),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m209_a_cZ.operation_mode="normal";
defparam m209_a_cZ.output_mode="comb_only";
defparam m209_a_cZ.lut_mask="0257";
defparam m209_a_cZ.synch_mode="off";
defparam m209_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m221_cZ (
	.combout(m221),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m219),
	.datad(m220),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m221_cZ.operation_mode="normal";
defparam m221_cZ.output_mode="comb_only";
defparam m221_cZ.lut_mask="fc30";
defparam m221_cZ.synch_mode="off";
defparam m221_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m224_cZ (
	.combout(m224),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m224_a),
	.datad(m222),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m224_cZ.operation_mode="normal";
defparam m224_cZ.output_mode="comb_only";
defparam m224_cZ.lut_mask="7520";
defparam m224_cZ.synch_mode="off";
defparam m224_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m224_a_cZ (
	.combout(m224_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m66),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m224_a_cZ.operation_mode="normal";
defparam m224_a_cZ.output_mode="comb_only";
defparam m224_a_cZ.lut_mask="3210";
defparam m224_a_cZ.synch_mode="off";
defparam m224_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m240_cZ (
	.combout(m240),
	.dataa(a_o_3),
	.datab(m155),
	.datac(m157),
	.datad(m240_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m240_cZ.operation_mode="normal";
defparam m240_cZ.output_mode="comb_only";
defparam m240_cZ.lut_mask="44fa";
defparam m240_cZ.synch_mode="off";
defparam m240_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m240_a_cZ (
	.combout(m240_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m158),
	.datad(m161),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m240_a_cZ.operation_mode="normal";
defparam m240_a_cZ.output_mode="comb_only";
defparam m240_a_cZ.lut_mask="139b";
defparam m240_a_cZ.synch_mode="off";
defparam m240_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m243_cZ (
	.combout(m243),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m165),
	.datad(m241),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m243_cZ.operation_mode="normal";
defparam m243_cZ.output_mode="comb_only";
defparam m243_cZ.lut_mask="7520";
defparam m243_cZ.synch_mode="off";
defparam m243_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m254_cZ (
	.combout(m254),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m177),
	.datad(m254_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m254_cZ.operation_mode="normal";
defparam m254_cZ.output_mode="comb_only";
defparam m254_cZ.lut_mask="1526";
defparam m254_cZ.synch_mode="off";
defparam m254_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m254_a_cZ (
	.combout(m254_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m5),
	.datad(m252),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m254_a_cZ.operation_mode="normal";
defparam m254_a_cZ.output_mode="comb_only";
defparam m254_a_cZ.lut_mask="0c3f";
defparam m254_a_cZ.synch_mode="off";
defparam m254_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m270_cZ (
	.combout(m270),
	.dataa(a_o_3),
	.datab(m91),
	.datac(m94),
	.datad(m270_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m270_cZ.operation_mode="normal";
defparam m270_cZ.output_mode="comb_only";
defparam m270_cZ.lut_mask="44fa";
defparam m270_cZ.synch_mode="off";
defparam m270_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m270_a_cZ (
	.combout(m270_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m102),
	.datad(m99),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m270_a_cZ.operation_mode="normal";
defparam m270_a_cZ.output_mode="comb_only";
defparam m270_a_cZ.lut_mask="193b";
defparam m270_a_cZ.synch_mode="off";
defparam m270_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m282_cZ (
	.combout(m282),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m122),
	.datad(m281),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m282_cZ.operation_mode="normal";
defparam m282_cZ.output_mode="comb_only";
defparam m282_cZ.lut_mask="2075";
defparam m282_cZ.synch_mode="off";
defparam m282_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m296_cZ (
	.combout(m296),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m234),
	.datad(m296_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m296_cZ.operation_mode="normal";
defparam m296_cZ.output_mode="comb_only";
defparam m296_cZ.lut_mask="3704";
defparam m296_cZ.synch_mode="off";
defparam m296_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m296_a_cZ (
	.combout(m296_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m294),
	.datad(m150),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m296_a_cZ.operation_mode="normal";
defparam m296_a_cZ.output_mode="comb_only";
defparam m296_a_cZ.lut_mask="03cf";
defparam m296_a_cZ.synch_mode="off";
defparam m296_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m298_cZ (
	.combout(m298),
	.dataa(a_o_3),
	.datab(m157),
	.datac(m158),
	.datad(m298_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m298_cZ.operation_mode="normal";
defparam m298_cZ.output_mode="comb_only";
defparam m298_cZ.lut_mask="44fa";
defparam m298_cZ.synch_mode="off";
defparam m298_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m298_a_cZ (
	.combout(m298_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m162),
	.datad(m161),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m298_a_cZ.operation_mode="normal";
defparam m298_a_cZ.output_mode="comb_only";
defparam m298_a_cZ.lut_mask="193b";
defparam m298_a_cZ.synch_mode="off";
defparam m298_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m310_cZ (
	.combout(m310),
	.dataa(a_o_3),
	.datab(m252),
	.datac(m308),
	.datad(m310_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m310_cZ.operation_mode="normal";
defparam m310_cZ.output_mode="comb_only";
defparam m310_cZ.lut_mask="05bb";
defparam m310_cZ.synch_mode="off";
defparam m310_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m310_a_cZ (
	.combout(m310_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m5),
	.datad(m177),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m310_a_cZ.operation_mode="normal";
defparam m310_a_cZ.output_mode="comb_only";
defparam m310_a_cZ.lut_mask="3b19";
defparam m310_a_cZ.synch_mode="off";
defparam m310_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m312_cZ (
	.combout(m312),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m182),
	.datad(m184),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m312_cZ.operation_mode="normal";
defparam m312_cZ.output_mode="comb_only";
defparam m312_cZ.lut_mask="fc30";
defparam m312_cZ.synch_mode="off";
defparam m312_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m324_cZ (
	.combout(m324),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m323),
	.datad(m197),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m324_cZ.operation_mode="normal";
defparam m324_cZ.output_mode="comb_only";
defparam m324_cZ.lut_mask="cf03";
defparam m324_cZ.synch_mode="off";
defparam m324_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m326_cZ (
	.combout(m326),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m203),
	.datad(m201),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m326_cZ.operation_mode="normal";
defparam m326_cZ.output_mode="comb_only";
defparam m326_cZ.lut_mask="f3c0";
defparam m326_cZ.synch_mode="off";
defparam m326_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m327_cZ (
	.combout(m327),
	.dataa(a_o_3),
	.datab(a_o_1),
	.datac(m107),
	.datad(m327_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m327_cZ.operation_mode="normal";
defparam m327_cZ.output_mode="comb_only";
defparam m327_cZ.lut_mask="5400";
defparam m327_cZ.synch_mode="off";
defparam m327_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m327_a_cZ (
	.combout(m327_a),
	.dataa(a_o_0),
	.datab(a_o_2),
	.datac(a_o_1),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m327_a_cZ.operation_mode="normal";
defparam m327_a_cZ.output_mode="comb_only";
defparam m327_a_cZ.lut_mask="1303";
defparam m327_a_cZ.synch_mode="off";
defparam m327_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m338_cZ (
	.combout(m338),
	.dataa(a_o_3),
	.datab(m215),
	.datac(m122),
	.datad(m338_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m338_cZ.operation_mode="normal";
defparam m338_cZ.output_mode="comb_only";
defparam m338_cZ.lut_mask="77a0";
defparam m338_cZ.synch_mode="off";
defparam m338_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m338_a_cZ (
	.combout(m338_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m280),
	.datad(m336),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m338_a_cZ.operation_mode="normal";
defparam m338_a_cZ.output_mode="comb_only";
defparam m338_a_cZ.lut_mask="2637";
defparam m338_a_cZ.synch_mode="off";
defparam m338_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m340_cZ (
	.combout(m340),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m220),
	.datad(m222),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m340_cZ.operation_mode="normal";
defparam m340_cZ.output_mode="comb_only";
defparam m340_cZ.lut_mask="fc30";
defparam m340_cZ.synch_mode="off";
defparam m340_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m341_cZ (
	.combout(m341),
	.dataa(a_o_0),
	.datab(m341_a),
	.datac(m66),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m341_cZ.operation_mode="normal";
defparam m341_cZ.output_mode="comb_only";
defparam m341_cZ.lut_mask="c840";
defparam m341_cZ.synch_mode="off";
defparam m341_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m341_a_cZ (
	.combout(m341_a),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(a_o_2),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m341_a_cZ.operation_mode="normal";
defparam m341_a_cZ.output_mode="comb_only";
defparam m341_a_cZ.lut_mask="0003";
defparam m341_a_cZ.synch_mode="off";
defparam m341_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m352_cZ (
	.combout(m352),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m351),
	.datad(m235),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m352_cZ.operation_mode="normal";
defparam m352_cZ.output_mode="comb_only";
defparam m352_cZ.lut_mask="fc30";
defparam m352_cZ.synch_mode="off";
defparam m352_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m354_cZ (
	.combout(m354),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m239),
	.datad(m241),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m354_cZ.operation_mode="normal";
defparam m354_cZ.output_mode="comb_only";
defparam m354_cZ.lut_mask="fc30";
defparam m354_cZ.synch_mode="off";
defparam m354_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m355_cZ (
	.combout(m355),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m355_a),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m355_cZ.operation_mode="normal";
defparam m355_cZ.output_mode="comb_only";
defparam m355_cZ.lut_mask="1000";
defparam m355_cZ.synch_mode="off";
defparam m355_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m355_a_cZ (
	.combout(m355_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(a_o_0),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m355_a_cZ.operation_mode="normal";
defparam m355_a_cZ.output_mode="comb_only";
defparam m355_a_cZ.lut_mask="000f";
defparam m355_a_cZ.synch_mode="off";
defparam m355_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m365_cZ (
	.combout(m365),
	.dataa(a_o_3),
	.datab(m308),
	.datac(m363),
	.datad(m365_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m365_cZ.operation_mode="normal";
defparam m365_cZ.output_mode="comb_only";
defparam m365_cZ.lut_mask="50ee";
defparam m365_cZ.synch_mode="off";
defparam m365_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m365_a_cZ (
	.combout(m365_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m252),
	.datad(m177),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m365_a_cZ.operation_mode="normal";
defparam m365_a_cZ.output_mode="comb_only";
defparam m365_a_cZ.lut_mask="139b";
defparam m365_a_cZ.synch_mode="off";
defparam m365_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m398_cZ (
	.combout(m398),
	.dataa(a_o_3),
	.datab(m350),
	.datac(m396),
	.datad(m398_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m398_cZ.operation_mode="normal";
defparam m398_cZ.output_mode="comb_only";
defparam m398_cZ.lut_mask="50ee";
defparam m398_cZ.synch_mode="off";
defparam m398_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m398_a_cZ (
	.combout(m398_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m294),
	.datad(m234),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m398_a_cZ.operation_mode="normal";
defparam m398_a_cZ.output_mode="comb_only";
defparam m398_a_cZ.lut_mask="139b";
defparam m398_a_cZ.synch_mode="off";
defparam m398_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m409_cZ (
	.combout(m409),
	.dataa(a_o_3),
	.datab(m407),
	.datac(m363),
	.datad(m409_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m409_cZ.operation_mode="normal";
defparam m409_cZ.output_mode="comb_only";
defparam m409_cZ.lut_mask="44fa";
defparam m409_cZ.synch_mode="off";
defparam m409_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m409_a_cZ (
	.combout(m409_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m308),
	.datad(m252),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m409_a_cZ.operation_mode="normal";
defparam m409_a_cZ.output_mode="comb_only";
defparam m409_a_cZ.lut_mask="139b";
defparam m409_a_cZ.synch_mode="off";
defparam m409_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m431_cZ (
	.combout(m431),
	.dataa(a_o_3),
	.datab(m429),
	.datac(m385),
	.datad(m431_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m431_cZ.operation_mode="normal";
defparam m431_cZ.output_mode="comb_only";
defparam m431_cZ.lut_mask="44fa";
defparam m431_cZ.synch_mode="off";
defparam m431_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m431_a_cZ (
	.combout(m431_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m280),
	.datad(m336),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m431_a_cZ.operation_mode="normal";
defparam m431_a_cZ.output_mode="comb_only";
defparam m431_a_cZ.lut_mask="193b";
defparam m431_a_cZ.synch_mode="off";
defparam m431_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m453_cZ (
	.combout(m453),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m452),
	.datad(m364),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m453_cZ.operation_mode="normal";
defparam m453_cZ.output_mode="comb_only";
defparam m453_cZ.lut_mask="fc30";
defparam m453_cZ.synch_mode="off";
defparam m453_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m475_cZ (
	.combout(m475),
	.dataa(a_o_3),
	.datab(m473),
	.datac(m429),
	.datad(m475_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m475_cZ.operation_mode="normal";
defparam m475_cZ.output_mode="comb_only";
defparam m475_cZ.lut_mask="44fa";
defparam m475_cZ.synch_mode="off";
defparam m475_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m475_a_cZ (
	.combout(m475_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m385),
	.datad(m336),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m475_a_cZ.operation_mode="normal";
defparam m475_a_cZ.output_mode="comb_only";
defparam m475_a_cZ.lut_mask="139b";
defparam m475_a_cZ.synch_mode="off";
defparam m475_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m486_cZ (
	.combout(m486),
	.dataa(a_o_3),
	.datab(m484),
	.datac(m440),
	.datad(m486_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m486_cZ.operation_mode="normal";
defparam m486_cZ.output_mode="comb_only";
defparam m486_cZ.lut_mask="44fa";
defparam m486_cZ.synch_mode="off";
defparam m486_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m486_a_cZ (
	.combout(m486_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m350),
	.datad(m396),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m486_a_cZ.operation_mode="normal";
defparam m486_a_cZ.output_mode="comb_only";
defparam m486_a_cZ.lut_mask="193b";
defparam m486_a_cZ.synch_mode="off";
defparam m486_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m491_cZ (
	.combout(m491),
	.dataa(alu_func_o_0),
	.datab(m67),
	.datac(m491_a),
	.datad(m164),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m491_cZ.operation_mode="normal";
defparam m491_cZ.output_mode="comb_only";
defparam m491_cZ.lut_mask="5404";
defparam m491_cZ.synch_mode="off";
defparam m491_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m491_a_cZ (
	.combout(m491_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(a_o_2),
	.datad(m467_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m491_a_cZ.operation_mode="normal";
defparam m491_a_cZ.output_mode="comb_only";
defparam m491_a_cZ.lut_mask="0f00";
defparam m491_a_cZ.synch_mode="off";
defparam m491_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m497_cZ (
	.combout(m497),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m496),
	.datad(m497_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m497_cZ.operation_mode="normal";
defparam m497_cZ.output_mode="comb_only";
defparam m497_cZ.lut_mask="30fc";
defparam m497_cZ.synch_mode="off";
defparam m497_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m497_a_cZ (
	.combout(m497_a),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m407),
	.datad(m363),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m497_a_cZ.operation_mode="normal";
defparam m497_a_cZ.output_mode="comb_only";
defparam m497_a_cZ.lut_mask="03cf";
defparam m497_a_cZ.synch_mode="off";
defparam m497_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m508_cZ (
	.combout(m508),
	.dataa(a_o_3),
	.datab(m506),
	.datac(m462),
	.datad(m508_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m508_cZ.operation_mode="normal";
defparam m508_cZ.output_mode="comb_only";
defparam m508_cZ.lut_mask="44fa";
defparam m508_cZ.synch_mode="off";
defparam m508_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m508_a_cZ (
	.combout(m508_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m418),
	.datad(m374),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m508_a_cZ.operation_mode="normal";
defparam m508_a_cZ.output_mode="comb_only";
defparam m508_a_cZ.lut_mask="139b";
defparam m508_a_cZ.synch_mode="off";
defparam m508_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m519_cZ (
	.combout(m519),
	.dataa(a_o_3),
	.datab(m517),
	.datac(m473),
	.datad(m519_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m519_cZ.operation_mode="normal";
defparam m519_cZ.output_mode="comb_only";
defparam m519_cZ.lut_mask="44fa";
defparam m519_cZ.synch_mode="off";
defparam m519_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m519_a_cZ (
	.combout(m519_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m429),
	.datad(m385),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m519_a_cZ.operation_mode="normal";
defparam m519_a_cZ.output_mode="comb_only";
defparam m519_a_cZ.lut_mask="139b";
defparam m519_a_cZ.synch_mode="off";
defparam m519_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m530_cZ (
	.combout(m530),
	.dataa(a_o_3),
	.datab(m528),
	.datac(m484),
	.datad(m530_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m530_cZ.operation_mode="normal";
defparam m530_cZ.output_mode="comb_only";
defparam m530_cZ.lut_mask="44fa";
defparam m530_cZ.synch_mode="off";
defparam m530_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m530_a_cZ (
	.combout(m530_a),
	.dataa(a_o_3),
	.datab(a_o_2),
	.datac(m440),
	.datad(m396),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m530_a_cZ.operation_mode="normal";
defparam m530_a_cZ.output_mode="comb_only";
defparam m530_a_cZ.lut_mask="139b";
defparam m530_a_cZ.synch_mode="off";
defparam m530_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m40_cZ (
	.combout(m40),
	.dataa(VCC),
	.datab(a_o_3),
	.datac(m24),
	.datad(m39),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m40_cZ.operation_mode="normal";
defparam m40_cZ.output_mode="comb_only";
defparam m40_cZ.lut_mask="fc30";
defparam m40_cZ.synch_mode="off";
defparam m40_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m39_cZ (
	.combout(m39),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m38),
	.datad(m31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m39_cZ.operation_mode="normal";
defparam m39_cZ.output_mode="comb_only";
defparam m39_cZ.lut_mask="f3c0";
defparam m39_cZ.synch_mode="off";
defparam m39_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m55_cZ (
	.combout(m55),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m47),
	.datad(m54),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m55_cZ.operation_mode="normal";
defparam m55_cZ.output_mode="comb_only";
defparam m55_cZ.lut_mask="fc30";
defparam m55_cZ.synch_mode="off";
defparam m55_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m70_cZ (
	.combout(m70),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m62),
	.datad(m69),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m70_cZ.operation_mode="normal";
defparam m70_cZ.output_mode="comb_only";
defparam m70_cZ.lut_mask="fc30";
defparam m70_cZ.synch_mode="off";
defparam m70_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m79_cZ (
	.combout(m79),
	.dataa(VCC),
	.datab(VCC),
	.datac(a_o_2),
	.datad(m78),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m79_cZ.operation_mode="normal";
defparam m79_cZ.output_mode="comb_only";
defparam m79_cZ.lut_mask="0f00";
defparam m79_cZ.synch_mode="off";
defparam m79_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m110_cZ (
	.combout(m110),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m107),
	.datad(m110_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m110_cZ.operation_mode="normal";
defparam m110_cZ.output_mode="comb_only";
defparam m110_cZ.lut_mask="a875";
defparam m110_cZ.synch_mode="off";
defparam m110_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m110_a_cZ (
	.combout(m110_a),
	.dataa(a_o_0),
	.datab(a_o_2),
	.datac(m106),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m110_a_cZ.operation_mode="normal";
defparam m110_a_cZ.output_mode="comb_only";
defparam m110_a_cZ.lut_mask="4703";
defparam m110_a_cZ.synch_mode="off";
defparam m110_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m115_cZ (
	.combout(m115),
	.dataa(a_o_2),
	.datab(m115_a),
	.datac(m67),
	.datad(m107),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m115_cZ.operation_mode="normal";
defparam m115_cZ.output_mode="comb_only";
defparam m115_cZ.lut_mask="b931";
defparam m115_cZ.synch_mode="off";
defparam m115_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m115_a_cZ (
	.combout(m115_a),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m105),
	.datad(m104),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m115_a_cZ.operation_mode="normal";
defparam m115_a_cZ.output_mode="comb_only";
defparam m115_a_cZ.lut_mask="2637";
defparam m115_a_cZ.synch_mode="off";
defparam m115_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m128_cZ (
	.combout(m128),
	.dataa(a_o_2),
	.datab(m15),
	.datac(m19),
	.datad(m128_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m128_cZ.operation_mode="normal";
defparam m128_cZ.output_mode="comb_only";
defparam m128_cZ.lut_mask="44fa";
defparam m128_cZ.synch_mode="off";
defparam m128_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m128_a_cZ (
	.combout(m128_a),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m22),
	.datad(m27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m128_a_cZ.operation_mode="normal";
defparam m128_a_cZ.output_mode="comb_only";
defparam m128_a_cZ.lut_mask="139b";
defparam m128_a_cZ.synch_mode="off";
defparam m128_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m131_cZ (
	.combout(m131),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m130),
	.datad(m129),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m131_cZ.operation_mode="normal";
defparam m131_cZ.output_mode="comb_only";
defparam m131_cZ.lut_mask="f3c0";
defparam m131_cZ.synch_mode="off";
defparam m131_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m135_cZ (
	.combout(m135),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m133),
	.datad(m134),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m135_cZ.operation_mode="normal";
defparam m135_cZ.output_mode="comb_only";
defparam m135_cZ.lut_mask="fc30";
defparam m135_cZ.synch_mode="off";
defparam m135_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m138_cZ (
	.combout(m138),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m136),
	.datad(m138_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m138_cZ.operation_mode="normal";
defparam m138_cZ.output_mode="comb_only";
defparam m138_cZ.lut_mask="5072";
defparam m138_cZ.synch_mode="off";
defparam m138_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m138_a_cZ (
	.combout(m138_a),
	.dataa(VCC),
	.datab(a_o_0),
	.datac(m66),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m138_a_cZ.operation_mode="normal";
defparam m138_a_cZ.output_mode="comb_only";
defparam m138_a_cZ.lut_mask="03cf";
defparam m138_a_cZ.synch_mode="off";
defparam m138_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m143_cZ (
	.combout(m143),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m136),
	.datad(m143_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m143_cZ.operation_mode="normal";
defparam m143_cZ.output_mode="comb_only";
defparam m143_cZ.lut_mask="30fc";
defparam m143_cZ.synch_mode="off";
defparam m143_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m143_a_cZ (
	.combout(m143_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m66),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m143_a_cZ.operation_mode="normal";
defparam m143_a_cZ.output_mode="comb_only";
defparam m143_a_cZ.lut_mask="01ef";
defparam m143_a_cZ.synch_mode="off";
defparam m143_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m181_cZ (
	.combout(m181),
	.dataa(a_o_2),
	.datab(m19),
	.datac(m22),
	.datad(m181_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m181_cZ.operation_mode="normal";
defparam m181_cZ.output_mode="comb_only";
defparam m181_cZ.lut_mask="44fa";
defparam m181_cZ.synch_mode="off";
defparam m181_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m181_a_cZ (
	.combout(m181_a),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m27),
	.datad(m30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m181_a_cZ.operation_mode="normal";
defparam m181_a_cZ.output_mode="comb_only";
defparam m181_a_cZ.lut_mask="139b";
defparam m181_a_cZ.synch_mode="off";
defparam m181_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m182_cZ (
	.combout(m182),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m47),
	.datad(m38),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m182_cZ.operation_mode="normal";
defparam m182_cZ.output_mode="comb_only";
defparam m182_cZ.lut_mask="f3c0";
defparam m182_cZ.synch_mode="off";
defparam m182_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m184_cZ (
	.combout(m184),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m54),
	.datad(m62),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m184_cZ.operation_mode="normal";
defparam m184_cZ.output_mode="comb_only";
defparam m184_cZ.lut_mask="fc30";
defparam m184_cZ.synch_mode="off";
defparam m184_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m185_cZ (
	.combout(m185),
	.dataa(VCC),
	.datab(VCC),
	.datac(a_o_2),
	.datad(m69),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m185_cZ.operation_mode="normal";
defparam m185_cZ.output_mode="comb_only";
defparam m185_cZ.lut_mask="0f00";
defparam m185_cZ.synch_mode="off";
defparam m185_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m197_cZ (
	.combout(m197),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m78),
	.datad(m196),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m197_cZ.operation_mode="normal";
defparam m197_cZ.output_mode="comb_only";
defparam m197_cZ.lut_mask="c0f3";
defparam m197_cZ.synch_mode="off";
defparam m197_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m201_cZ (
	.combout(m201),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m94),
	.datad(m99),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m201_cZ.operation_mode="normal";
defparam m201_cZ.output_mode="comb_only";
defparam m201_cZ.lut_mask="fc30";
defparam m201_cZ.synch_mode="off";
defparam m201_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m203_cZ (
	.combout(m203),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m106),
	.datad(m102),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m203_cZ.operation_mode="normal";
defparam m203_cZ.output_mode="comb_only";
defparam m203_cZ.lut_mask="f3c0";
defparam m203_cZ.synch_mode="off";
defparam m203_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m216_cZ (
	.combout(m216),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m215),
	.datad(m122),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m216_cZ.operation_mode="normal";
defparam m216_cZ.output_mode="comb_only";
defparam m216_cZ.lut_mask="cf03";
defparam m216_cZ.synch_mode="off";
defparam m216_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m219_cZ (
	.combout(m219),
	.dataa(a_o_2),
	.datab(m27),
	.datac(m22),
	.datad(m219_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m219_cZ.operation_mode="normal";
defparam m219_cZ.output_mode="comb_only";
defparam m219_cZ.lut_mask="50ee";
defparam m219_cZ.synch_mode="off";
defparam m219_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m219_a_cZ (
	.combout(m219_a),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m34),
	.datad(m30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m219_a_cZ.operation_mode="normal";
defparam m219_a_cZ.output_mode="comb_only";
defparam m219_a_cZ.lut_mask="193b";
defparam m219_a_cZ.synch_mode="off";
defparam m219_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m220_cZ (
	.combout(m220),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m130),
	.datad(m133),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m220_cZ.operation_mode="normal";
defparam m220_cZ.output_mode="comb_only";
defparam m220_cZ.lut_mask="fc30";
defparam m220_cZ.synch_mode="off";
defparam m220_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m222_cZ (
	.combout(m222),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m134),
	.datad(m136),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m222_cZ.operation_mode="normal";
defparam m222_cZ.output_mode="comb_only";
defparam m222_cZ.lut_mask="fc30";
defparam m222_cZ.synch_mode="off";
defparam m222_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m227_cZ (
	.combout(m227),
	.dataa(a_o_0),
	.datab(m227_a),
	.datac(m66),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m227_cZ.operation_mode="normal";
defparam m227_cZ.output_mode="comb_only";
defparam m227_cZ.lut_mask="fb40";
defparam m227_cZ.synch_mode="off";
defparam m227_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m227_a_cZ (
	.combout(m227_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(a_o_2),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m227_a_cZ.operation_mode="normal";
defparam m227_a_cZ.output_mode="comb_only";
defparam m227_a_cZ.lut_mask="000f";
defparam m227_a_cZ.synch_mode="off";
defparam m227_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m235_cZ (
	.combout(m235),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m234),
	.datad(m150),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m235_cZ.operation_mode="normal";
defparam m235_cZ.output_mode="comb_only";
defparam m235_cZ.lut_mask="fc30";
defparam m235_cZ.synch_mode="off";
defparam m235_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m239_cZ (
	.combout(m239),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m158),
	.datad(m161),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m239_cZ.operation_mode="normal";
defparam m239_cZ.output_mode="comb_only";
defparam m239_cZ.lut_mask="fc30";
defparam m239_cZ.synch_mode="off";
defparam m239_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m241_cZ (
	.combout(m241),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m162),
	.datad(m164),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m241_cZ.operation_mode="normal";
defparam m241_cZ.output_mode="comb_only";
defparam m241_cZ.lut_mask="fc30";
defparam m241_cZ.synch_mode="off";
defparam m241_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m267_cZ (
	.combout(m267),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m266),
	.datad(m196),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m267_cZ.operation_mode="normal";
defparam m267_cZ.output_mode="comb_only";
defparam m267_cZ.lut_mask="fc30";
defparam m267_cZ.synch_mode="off";
defparam m267_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m281_cZ (
	.combout(m281),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m280),
	.datad(m215),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m281_cZ.operation_mode="normal";
defparam m281_cZ.output_mode="comb_only";
defparam m281_cZ.lut_mask="fc30";
defparam m281_cZ.synch_mode="off";
defparam m281_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m316_cZ (
	.combout(m316),
	.dataa(a_o_1),
	.datab(m65),
	.datac(G_23),
	.datad(m316_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m316_cZ.operation_mode="normal";
defparam m316_cZ.output_mode="comb_only";
defparam m316_cZ.lut_mask="40ef";
defparam m316_cZ.synch_mode="off";
defparam m316_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m316_a_cZ (
	.combout(m316_a),
	.dataa(a_o_0),
	.datab(m66),
	.datac(G_23),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m316_a_cZ.operation_mode="normal";
defparam m316_a_cZ.output_mode="comb_only";
defparam m316_a_cZ.lut_mask="10bf";
defparam m316_a_cZ.synch_mode="off";
defparam m316_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m323_cZ (
	.combout(m323),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m266),
	.datad(m322),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m323_cZ.operation_mode="normal";
defparam m323_cZ.output_mode="comb_only";
defparam m323_cZ.lut_mask="f3c0";
defparam m323_cZ.synch_mode="off";
defparam m323_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m344_cZ (
	.combout(m344),
	.dataa(m355_a),
	.datab(m66),
	.datac(G_23),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m344_cZ.operation_mode="normal";
defparam m344_cZ.output_mode="comb_only";
defparam m344_cZ.lut_mask="df80";
defparam m344_cZ.synch_mode="off";
defparam m344_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m351_cZ (
	.combout(m351),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m294),
	.datad(m350),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m351_cZ.operation_mode="normal";
defparam m351_cZ.output_mode="comb_only";
defparam m351_cZ.lut_mask="f3c0";
defparam m351_cZ.synch_mode="off";
defparam m351_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m364_cZ (
	.combout(m364),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m308),
	.datad(m363),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m364_cZ.operation_mode="normal";
defparam m364_cZ.output_mode="comb_only";
defparam m364_cZ.lut_mask="f3c0";
defparam m364_cZ.synch_mode="off";
defparam m364_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m375_cZ (
	.combout(m375),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m322),
	.datad(m374),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m375_cZ.operation_mode="normal";
defparam m375_cZ.output_mode="comb_only";
defparam m375_cZ.lut_mask="f3c0";
defparam m375_cZ.synch_mode="off";
defparam m375_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m386_cZ (
	.combout(m386),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m336),
	.datad(m385),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m386_cZ.operation_mode="normal";
defparam m386_cZ.output_mode="comb_only";
defparam m386_cZ.lut_mask="f3c0";
defparam m386_cZ.synch_mode="off";
defparam m386_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m419_cZ (
	.combout(m419),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m418),
	.datad(m374),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m419_cZ.operation_mode="normal";
defparam m419_cZ.output_mode="comb_only";
defparam m419_cZ.lut_mask="fc30";
defparam m419_cZ.synch_mode="off";
defparam m419_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m441_cZ (
	.combout(m441),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m440),
	.datad(m396),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m441_cZ.operation_mode="normal";
defparam m441_cZ.output_mode="comb_only";
defparam m441_cZ.lut_mask="fc30";
defparam m441_cZ.synch_mode="off";
defparam m441_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m452_cZ (
	.combout(m452),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m452_a),
	.datad(m407),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m452_cZ.operation_mode="normal";
defparam m452_cZ.output_mode="comb_only";
defparam m452_cZ.lut_mask="cf03";
defparam m452_cZ.synch_mode="off";
defparam m452_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m452_a_cZ (
	.combout(m452_a),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m450),
	.datad(m428),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m452_a_cZ.operation_mode="normal";
defparam m452_a_cZ.output_mode="comb_only";
defparam m452_a_cZ.lut_mask="03cf";
defparam m452_a_cZ.synch_mode="off";
defparam m452_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m463_cZ (
	.combout(m463),
	.dataa(VCC),
	.datab(a_o_2),
	.datac(m462),
	.datad(m418),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m463_cZ.operation_mode="normal";
defparam m463_cZ.output_mode="comb_only";
defparam m463_cZ.lut_mask="fc30";
defparam m463_cZ.synch_mode="off";
defparam m463_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m496_cZ (
	.combout(m496),
	.dataa(a_o_2),
	.datab(m472),
	.datac(m494),
	.datad(m496_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m496_cZ.operation_mode="normal";
defparam m496_cZ.output_mode="comb_only";
defparam m496_cZ.lut_mask="50ee";
defparam m496_cZ.synch_mode="off";
defparam m496_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m496_a_cZ (
	.combout(m496_a),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m450),
	.datad(m428),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m496_a_cZ.operation_mode="normal";
defparam m496_a_cZ.output_mode="comb_only";
defparam m496_a_cZ.lut_mask="139b";
defparam m496_a_cZ.synch_mode="off";
defparam m496_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m501_cZ (
	.combout(m501),
	.dataa(a_o_2),
	.datab(m467_a),
	.datac(m67),
	.datad(m69),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m501_cZ.operation_mode="normal";
defparam m501_cZ.output_mode="comb_only";
defparam m501_cZ.lut_mask="f4b0";
defparam m501_cZ.synch_mode="off";
defparam m501_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m24_cZ (
	.combout(m24),
	.dataa(a_o_2),
	.datab(m12),
	.datac(m15),
	.datad(m24_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m24_cZ.operation_mode="normal";
defparam m24_cZ.output_mode="comb_only";
defparam m24_cZ.lut_mask="44fa";
defparam m24_cZ.synch_mode="off";
defparam m24_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m24_a_cZ (
	.combout(m24_a),
	.dataa(a_o_2),
	.datab(a_o_1),
	.datac(m19),
	.datad(m22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m24_a_cZ.operation_mode="normal";
defparam m24_a_cZ.output_mode="comb_only";
defparam m24_a_cZ.lut_mask="139b";
defparam m24_a_cZ.synch_mode="off";
defparam m24_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m5_cZ (
	.combout(m5),
	.dataa(m2),
	.datab(b_o_iv_0_0),
	.datac(a_o_0),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m5_cZ.operation_mode="normal";
defparam m5_cZ.output_mode="comb_only";
defparam m5_cZ.lut_mask="0008";
defparam m5_cZ.synch_mode="off";
defparam m5_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m31_cZ (
	.combout(m31),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m30),
	.datad(m27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m31_cZ.operation_mode="normal";
defparam m31_cZ.output_mode="comb_only";
defparam m31_cZ.lut_mask="f3c0";
defparam m31_cZ.synch_mode="off";
defparam m31_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m38_cZ (
	.combout(m38),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m37),
	.datad(m34),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m38_cZ.operation_mode="normal";
defparam m38_cZ.output_mode="comb_only";
defparam m38_cZ.lut_mask="f3c0";
defparam m38_cZ.synch_mode="off";
defparam m38_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m47_cZ (
	.combout(m47),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m46),
	.datad(m43),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m47_cZ.operation_mode="normal";
defparam m47_cZ.output_mode="comb_only";
defparam m47_cZ.lut_mask="f3c0";
defparam m47_cZ.synch_mode="off";
defparam m47_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m54_cZ (
	.combout(m54),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m53),
	.datad(m50),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m54_cZ.operation_mode="normal";
defparam m54_cZ.output_mode="comb_only";
defparam m54_cZ.lut_mask="f3c0";
defparam m54_cZ.synch_mode="off";
defparam m54_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m62_cZ (
	.combout(m62),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m58),
	.datad(m61),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m62_cZ.operation_mode="normal";
defparam m62_cZ.output_mode="comb_only";
defparam m62_cZ.lut_mask="fc30";
defparam m62_cZ.synch_mode="off";
defparam m62_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m69_cZ (
	.combout(m69),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m69_a),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m69_cZ.operation_mode="normal";
defparam m69_cZ.output_mode="comb_only";
defparam m69_cZ.lut_mask="8f07";
defparam m69_cZ.synch_mode="off";
defparam m69_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m69_a_cZ (
	.combout(m69_a),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m65),
	.datad(m66),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m69_a_cZ.operation_mode="normal";
defparam m69_a_cZ.output_mode="comb_only";
defparam m69_a_cZ.lut_mask="03cf";
defparam m69_a_cZ.synch_mode="off";
defparam m69_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m78_cZ (
	.combout(m78),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m76),
	.datad(m3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m78_cZ.operation_mode="normal";
defparam m78_cZ.output_mode="comb_only";
defparam m78_cZ.lut_mask="3210";
defparam m78_cZ.synch_mode="off";
defparam m78_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m84_cZ (
	.combout(m84),
	.dataa(m9),
	.datab(a_o_1),
	.datac(m82),
	.datad(m84_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m84_cZ.operation_mode="normal";
defparam m84_cZ.output_mode="comb_only";
defparam m84_cZ.lut_mask="30b8";
defparam m84_cZ.synch_mode="off";
defparam m84_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m84_a_cZ (
	.combout(m84_a),
	.dataa(VCC),
	.datab(b_o_iv_0),
	.datac(b_o_iv_1),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m84_a_cZ.operation_mode="normal";
defparam m84_a_cZ.output_mode="comb_only";
defparam m84_a_cZ.lut_mask="0f33";
defparam m84_a_cZ.synch_mode="off";
defparam m84_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m87_cZ (
	.combout(m87),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m86),
	.datad(m85),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m87_cZ.operation_mode="normal";
defparam m87_cZ.output_mode="comb_only";
defparam m87_cZ.lut_mask="f3c0";
defparam m87_cZ.synch_mode="off";
defparam m87_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m91_cZ (
	.combout(m91),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m90),
	.datad(m89),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m91_cZ.operation_mode="normal";
defparam m91_cZ.output_mode="comb_only";
defparam m91_cZ.lut_mask="f3c0";
defparam m91_cZ.synch_mode="off";
defparam m91_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m94_cZ (
	.combout(m94),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m93),
	.datad(m92),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m94_cZ.operation_mode="normal";
defparam m94_cZ.output_mode="comb_only";
defparam m94_cZ.lut_mask="f3c0";
defparam m94_cZ.synch_mode="off";
defparam m94_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m99_cZ (
	.combout(m99),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m97),
	.datad(m98),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m99_cZ.operation_mode="normal";
defparam m99_cZ.output_mode="comb_only";
defparam m99_cZ.lut_mask="fc30";
defparam m99_cZ.synch_mode="off";
defparam m99_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m102_cZ (
	.combout(m102),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m101),
	.datad(m100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m102_cZ.operation_mode="normal";
defparam m102_cZ.output_mode="comb_only";
defparam m102_cZ.lut_mask="f3c0";
defparam m102_cZ.synch_mode="off";
defparam m102_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m106_cZ (
	.combout(m106),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m105),
	.datad(m104),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m106_cZ.operation_mode="normal";
defparam m106_cZ.output_mode="comb_only";
defparam m106_cZ.lut_mask="f3c0";
defparam m106_cZ.synch_mode="off";
defparam m106_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m122_cZ (
	.combout(m122),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m120),
	.datad(m122_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m122_cZ.operation_mode="normal";
defparam m122_cZ.output_mode="comb_only";
defparam m122_cZ.lut_mask="1076";
defparam m122_cZ.synch_mode="off";
defparam m122_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m122_a_cZ (
	.combout(m122_a),
	.dataa(m2),
	.datab(b_o_iv_0_0),
	.datac(a_o_0),
	.datad(m76),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m122_a_cZ.operation_mode="normal";
defparam m122_a_cZ.output_mode="comb_only";
defparam m122_a_cZ.lut_mask="07f7";
defparam m122_a_cZ.synch_mode="off";
defparam m122_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m129_cZ (
	.combout(m129),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m34),
	.datad(m30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m129_cZ.operation_mode="normal";
defparam m129_cZ.output_mode="comb_only";
defparam m129_cZ.lut_mask="f3c0";
defparam m129_cZ.synch_mode="off";
defparam m129_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m130_cZ (
	.combout(m130),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m43),
	.datad(m37),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m130_cZ.operation_mode="normal";
defparam m130_cZ.output_mode="comb_only";
defparam m130_cZ.lut_mask="f3c0";
defparam m130_cZ.synch_mode="off";
defparam m130_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m133_cZ (
	.combout(m133),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m46),
	.datad(m50),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m133_cZ.operation_mode="normal";
defparam m133_cZ.output_mode="comb_only";
defparam m133_cZ.lut_mask="fc30";
defparam m133_cZ.synch_mode="off";
defparam m133_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m134_cZ (
	.combout(m134),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m58),
	.datad(m53),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m134_cZ.operation_mode="normal";
defparam m134_cZ.output_mode="comb_only";
defparam m134_cZ.lut_mask="f3c0";
defparam m134_cZ.synch_mode="off";
defparam m134_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m136_cZ (
	.combout(m136),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m61),
	.datad(m65),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m136_cZ.operation_mode="normal";
defparam m136_cZ.output_mode="comb_only";
defparam m136_cZ.lut_mask="fc30";
defparam m136_cZ.synch_mode="off";
defparam m136_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m150_cZ (
	.combout(m150),
	.dataa(a_o_0),
	.datab(m120),
	.datac(m3),
	.datad(m150_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m150_cZ.operation_mode="normal";
defparam m150_cZ.output_mode="comb_only";
defparam m150_cZ.lut_mask="770a";
defparam m150_cZ.synch_mode="off";
defparam m150_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m150_a_cZ (
	.combout(m150_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m76),
	.datad(m148),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m150_a_cZ.operation_mode="normal";
defparam m150_a_cZ.output_mode="comb_only";
defparam m150_a_cZ.lut_mask="2637";
defparam m150_a_cZ.synch_mode="off";
defparam m150_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m154_cZ (
	.combout(m154),
	.dataa(m9),
	.datab(a_o_1),
	.datac(m85),
	.datad(m84_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m154_cZ.operation_mode="normal";
defparam m154_cZ.output_mode="comb_only";
defparam m154_cZ.lut_mask="c0e2";
defparam m154_cZ.synch_mode="off";
defparam m154_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m155_cZ (
	.combout(m155),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m89),
	.datad(m86),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m155_cZ.operation_mode="normal";
defparam m155_cZ.output_mode="comb_only";
defparam m155_cZ.lut_mask="f3c0";
defparam m155_cZ.synch_mode="off";
defparam m155_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m157_cZ (
	.combout(m157),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m92),
	.datad(m90),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m157_cZ.operation_mode="normal";
defparam m157_cZ.output_mode="comb_only";
defparam m157_cZ.lut_mask="f3c0";
defparam m157_cZ.synch_mode="off";
defparam m157_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m158_cZ (
	.combout(m158),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m97),
	.datad(m93),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m158_cZ.operation_mode="normal";
defparam m158_cZ.output_mode="comb_only";
defparam m158_cZ.lut_mask="f3c0";
defparam m158_cZ.synch_mode="off";
defparam m158_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m161_cZ (
	.combout(m161),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m98),
	.datad(m100),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m161_cZ.operation_mode="normal";
defparam m161_cZ.output_mode="comb_only";
defparam m161_cZ.lut_mask="fc30";
defparam m161_cZ.synch_mode="off";
defparam m161_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m162_cZ (
	.combout(m162),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m101),
	.datad(m104),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m162_cZ.operation_mode="normal";
defparam m162_cZ.output_mode="comb_only";
defparam m162_cZ.lut_mask="fc30";
defparam m162_cZ.synch_mode="off";
defparam m162_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m164_cZ (
	.combout(m164),
	.dataa(m9),
	.datab(a_o_1),
	.datac(m164_a),
	.datad(m107),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m164_cZ.operation_mode="normal";
defparam m164_cZ.output_mode="comb_only";
defparam m164_cZ.lut_mask="ce02";
defparam m164_cZ.synch_mode="off";
defparam m164_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m164_a_cZ (
	.combout(m164_a),
	.dataa(VCC),
	.datab(b_o_iv_24),
	.datac(a_o_0),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m164_a_cZ.operation_mode="normal";
defparam m164_a_cZ.output_mode="comb_only";
defparam m164_a_cZ.lut_mask="03f3";
defparam m164_a_cZ.synch_mode="off";
defparam m164_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m165_cZ (
	.combout(m165),
	.dataa(VCC),
	.datab(a_o_0),
	.datac(a_o_1),
	.datad(m67),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m165_cZ.operation_mode="normal";
defparam m165_cZ.output_mode="comb_only";
defparam m165_cZ.lut_mask="0300";
defparam m165_cZ.synch_mode="off";
defparam m165_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m177_cZ (
	.combout(m177),
	.dataa(a_o_0),
	.datab(m76),
	.datac(m148),
	.datad(m177_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m177_cZ.operation_mode="normal";
defparam m177_cZ.output_mode="comb_only";
defparam m177_cZ.lut_mask="5f22";
defparam m177_cZ.synch_mode="off";
defparam m177_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m177_a_cZ (
	.combout(m177_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m120),
	.datad(m175),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m177_a_cZ.operation_mode="normal";
defparam m177_a_cZ.output_mode="comb_only";
defparam m177_a_cZ.lut_mask="2637";
defparam m177_a_cZ.synch_mode="off";
defparam m177_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m196_cZ (
	.combout(m196),
	.dataa(a_o_0),
	.datab(m120),
	.datac(m175),
	.datad(m196_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m196_cZ.operation_mode="normal";
defparam m196_cZ.output_mode="comb_only";
defparam m196_cZ.lut_mask="5f22";
defparam m196_cZ.synch_mode="off";
defparam m196_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m196_a_cZ (
	.combout(m196_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m148),
	.datad(m194),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m196_a_cZ.operation_mode="normal";
defparam m196_a_cZ.output_mode="comb_only";
defparam m196_a_cZ.lut_mask="2637";
defparam m196_a_cZ.synch_mode="off";
defparam m196_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m215_cZ (
	.combout(m215),
	.dataa(a_o_0),
	.datab(m194),
	.datac(m148),
	.datad(m215_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m215_cZ.operation_mode="normal";
defparam m215_cZ.output_mode="comb_only";
defparam m215_cZ.lut_mask="770a";
defparam m215_cZ.synch_mode="off";
defparam m215_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m215_a_cZ (
	.combout(m215_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m175),
	.datad(m213),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m215_a_cZ.operation_mode="normal";
defparam m215_a_cZ.output_mode="comb_only";
defparam m215_a_cZ.lut_mask="2637";
defparam m215_a_cZ.synch_mode="off";
defparam m215_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m234_cZ (
	.combout(m234),
	.dataa(a_o_0),
	.datab(m213),
	.datac(m175),
	.datad(m234_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m234_cZ.operation_mode="normal";
defparam m234_cZ.output_mode="comb_only";
defparam m234_cZ.lut_mask="770a";
defparam m234_cZ.synch_mode="off";
defparam m234_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m234_a_cZ (
	.combout(m234_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m232),
	.datad(m194),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m234_a_cZ.operation_mode="normal";
defparam m234_a_cZ.output_mode="comb_only";
defparam m234_a_cZ.lut_mask="2367";
defparam m234_a_cZ.synch_mode="off";
defparam m234_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m252_cZ (
	.combout(m252),
	.dataa(a_o_0),
	.datab(m232),
	.datac(m194),
	.datad(m252_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m252_cZ.operation_mode="normal";
defparam m252_cZ.output_mode="comb_only";
defparam m252_cZ.lut_mask="770a";
defparam m252_cZ.synch_mode="off";
defparam m252_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m252_a_cZ (
	.combout(m252_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m250),
	.datad(m213),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m252_a_cZ.operation_mode="normal";
defparam m252_a_cZ.output_mode="comb_only";
defparam m252_a_cZ.lut_mask="2367";
defparam m252_a_cZ.synch_mode="off";
defparam m252_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m266_cZ (
	.combout(m266),
	.dataa(a_o_0),
	.datab(m250),
	.datac(m213),
	.datad(m266_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m266_cZ.operation_mode="normal";
defparam m266_cZ.output_mode="comb_only";
defparam m266_cZ.lut_mask="770a";
defparam m266_cZ.synch_mode="off";
defparam m266_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m266_a_cZ (
	.combout(m266_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m232),
	.datad(m264),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m266_a_cZ.operation_mode="normal";
defparam m266_a_cZ.output_mode="comb_only";
defparam m266_a_cZ.lut_mask="2637";
defparam m266_a_cZ.synch_mode="off";
defparam m266_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m280_cZ (
	.combout(m280),
	.dataa(a_o_0),
	.datab(m264),
	.datac(m232),
	.datad(m280_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m280_cZ.operation_mode="normal";
defparam m280_cZ.output_mode="comb_only";
defparam m280_cZ.lut_mask="770a";
defparam m280_cZ.synch_mode="off";
defparam m280_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m280_a_cZ (
	.combout(m280_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m250),
	.datad(m278),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m280_a_cZ.operation_mode="normal";
defparam m280_a_cZ.output_mode="comb_only";
defparam m280_a_cZ.lut_mask="2637";
defparam m280_a_cZ.synch_mode="off";
defparam m280_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m294_cZ (
	.combout(m294),
	.dataa(a_o_0),
	.datab(m250),
	.datac(m278),
	.datad(m294_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m294_cZ.operation_mode="normal";
defparam m294_cZ.output_mode="comb_only";
defparam m294_cZ.lut_mask="5f22";
defparam m294_cZ.synch_mode="off";
defparam m294_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m294_a_cZ (
	.combout(m294_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m264),
	.datad(m292),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m294_a_cZ.operation_mode="normal";
defparam m294_a_cZ.output_mode="comb_only";
defparam m294_a_cZ.lut_mask="2637";
defparam m294_a_cZ.synch_mode="off";
defparam m294_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m308_cZ (
	.combout(m308),
	.dataa(a_o_0),
	.datab(m292),
	.datac(m264),
	.datad(m308_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m308_cZ.operation_mode="normal";
defparam m308_cZ.output_mode="comb_only";
defparam m308_cZ.lut_mask="770a";
defparam m308_cZ.synch_mode="off";
defparam m308_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m308_a_cZ (
	.combout(m308_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m306),
	.datad(m278),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m308_a_cZ.operation_mode="normal";
defparam m308_a_cZ.output_mode="comb_only";
defparam m308_a_cZ.lut_mask="2367";
defparam m308_a_cZ.synch_mode="off";
defparam m308_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m322_cZ (
	.combout(m322),
	.dataa(a_o_0),
	.datab(m306),
	.datac(m278),
	.datad(m322_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m322_cZ.operation_mode="normal";
defparam m322_cZ.output_mode="comb_only";
defparam m322_cZ.lut_mask="770a";
defparam m322_cZ.synch_mode="off";
defparam m322_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m322_a_cZ (
	.combout(m322_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m292),
	.datad(m320),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m322_a_cZ.operation_mode="normal";
defparam m322_a_cZ.output_mode="comb_only";
defparam m322_a_cZ.lut_mask="2637";
defparam m322_a_cZ.synch_mode="off";
defparam m322_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m336_cZ (
	.combout(m336),
	.dataa(a_o_0),
	.datab(m320),
	.datac(m292),
	.datad(m336_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m336_cZ.operation_mode="normal";
defparam m336_cZ.output_mode="comb_only";
defparam m336_cZ.lut_mask="770a";
defparam m336_cZ.synch_mode="off";
defparam m336_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m336_a_cZ (
	.combout(m336_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m306),
	.datad(m334),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m336_a_cZ.operation_mode="normal";
defparam m336_a_cZ.output_mode="comb_only";
defparam m336_a_cZ.lut_mask="2637";
defparam m336_a_cZ.synch_mode="off";
defparam m336_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m350_cZ (
	.combout(m350),
	.dataa(a_o_0),
	.datab(m334),
	.datac(m306),
	.datad(m350_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m350_cZ.operation_mode="normal";
defparam m350_cZ.output_mode="comb_only";
defparam m350_cZ.lut_mask="770a";
defparam m350_cZ.synch_mode="off";
defparam m350_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m350_a_cZ (
	.combout(m350_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m320),
	.datad(m348),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m350_a_cZ.operation_mode="normal";
defparam m350_a_cZ.output_mode="comb_only";
defparam m350_a_cZ.lut_mask="2637";
defparam m350_a_cZ.synch_mode="off";
defparam m350_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m363_cZ (
	.combout(m363),
	.dataa(a_o_0),
	.datab(m348),
	.datac(m320),
	.datad(m363_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m363_cZ.operation_mode="normal";
defparam m363_cZ.output_mode="comb_only";
defparam m363_cZ.lut_mask="770a";
defparam m363_cZ.synch_mode="off";
defparam m363_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m363_a_cZ (
	.combout(m363_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m334),
	.datad(m361),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m363_a_cZ.operation_mode="normal";
defparam m363_a_cZ.output_mode="comb_only";
defparam m363_a_cZ.lut_mask="2637";
defparam m363_a_cZ.synch_mode="off";
defparam m363_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m374_cZ (
	.combout(m374),
	.dataa(a_o_0),
	.datab(m361),
	.datac(m334),
	.datad(m374_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m374_cZ.operation_mode="normal";
defparam m374_cZ.output_mode="comb_only";
defparam m374_cZ.lut_mask="770a";
defparam m374_cZ.synch_mode="off";
defparam m374_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m374_a_cZ (
	.combout(m374_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m348),
	.datad(m372),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m374_a_cZ.operation_mode="normal";
defparam m374_a_cZ.output_mode="comb_only";
defparam m374_a_cZ.lut_mask="2637";
defparam m374_a_cZ.synch_mode="off";
defparam m374_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m385_cZ (
	.combout(m385),
	.dataa(a_o_0),
	.datab(m372),
	.datac(m348),
	.datad(m385_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m385_cZ.operation_mode="normal";
defparam m385_cZ.output_mode="comb_only";
defparam m385_cZ.lut_mask="770a";
defparam m385_cZ.synch_mode="off";
defparam m385_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m385_a_cZ (
	.combout(m385_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m361),
	.datad(m383),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m385_a_cZ.operation_mode="normal";
defparam m385_a_cZ.output_mode="comb_only";
defparam m385_a_cZ.lut_mask="2637";
defparam m385_a_cZ.synch_mode="off";
defparam m385_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m396_cZ (
	.combout(m396),
	.dataa(a_o_0),
	.datab(m383),
	.datac(m361),
	.datad(m396_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m396_cZ.operation_mode="normal";
defparam m396_cZ.output_mode="comb_only";
defparam m396_cZ.lut_mask="770a";
defparam m396_cZ.synch_mode="off";
defparam m396_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m396_a_cZ (
	.combout(m396_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m372),
	.datad(m394),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m396_a_cZ.operation_mode="normal";
defparam m396_a_cZ.output_mode="comb_only";
defparam m396_a_cZ.lut_mask="2637";
defparam m396_a_cZ.synch_mode="off";
defparam m396_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m407_cZ (
	.combout(m407),
	.dataa(a_o_0),
	.datab(m394),
	.datac(m372),
	.datad(m407_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m407_cZ.operation_mode="normal";
defparam m407_cZ.output_mode="comb_only";
defparam m407_cZ.lut_mask="770a";
defparam m407_cZ.synch_mode="off";
defparam m407_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m407_a_cZ (
	.combout(m407_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m405),
	.datad(m383),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m407_a_cZ.operation_mode="normal";
defparam m407_a_cZ.output_mode="comb_only";
defparam m407_a_cZ.lut_mask="2367";
defparam m407_a_cZ.synch_mode="off";
defparam m407_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m418_cZ (
	.combout(m418),
	.dataa(a_o_0),
	.datab(m405),
	.datac(m383),
	.datad(m418_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m418_cZ.operation_mode="normal";
defparam m418_cZ.output_mode="comb_only";
defparam m418_cZ.lut_mask="770a";
defparam m418_cZ.synch_mode="off";
defparam m418_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m418_a_cZ (
	.combout(m418_a),
	.dataa(a_o_0),
	.datab(a_o_1),
	.datac(m416),
	.datad(m394),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m418_a_cZ.operation_mode="normal";
defparam m418_a_cZ.output_mode="comb_only";
defparam m418_a_cZ.lut_mask="2367";
defparam m418_a_cZ.synch_mode="off";
defparam m418_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m429_cZ (
	.combout(m429),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m428),
	.datad(m429_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m429_cZ.operation_mode="normal";
defparam m429_cZ.output_mode="comb_only";
defparam m429_cZ.lut_mask="fc30";
defparam m429_cZ.synch_mode="off";
defparam m429_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m429_a_cZ (
	.combout(m429_a),
	.dataa(m2),
	.datab(b_o_iv_17),
	.datac(a_o_0),
	.datad(m394),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m429_a_cZ.operation_mode="normal";
defparam m429_a_cZ.output_mode="comb_only";
defparam m429_a_cZ.lut_mask="07f7";
defparam m429_a_cZ.synch_mode="off";
defparam m429_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m440_cZ (
	.combout(m440),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m439),
	.datad(m440_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m440_cZ.operation_mode="normal";
defparam m440_cZ.output_mode="comb_only";
defparam m440_cZ.lut_mask="fc30";
defparam m440_cZ.synch_mode="off";
defparam m440_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m440_a_cZ (
	.combout(m440_a),
	.dataa(m2),
	.datab(b_o_iv_18),
	.datac(a_o_0),
	.datad(m405),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m440_a_cZ.operation_mode="normal";
defparam m440_a_cZ.output_mode="comb_only";
defparam m440_a_cZ.lut_mask="07f7";
defparam m440_a_cZ.synch_mode="off";
defparam m440_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m462_cZ (
	.combout(m462),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m439),
	.datad(m461),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m462_cZ.operation_mode="normal";
defparam m462_cZ.output_mode="comb_only";
defparam m462_cZ.lut_mask="f3c0";
defparam m462_cZ.synch_mode="off";
defparam m462_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m473_cZ (
	.combout(m473),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m472),
	.datad(m450),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m473_cZ.operation_mode="normal";
defparam m473_cZ.output_mode="comb_only";
defparam m473_cZ.lut_mask="fc30";
defparam m473_cZ.synch_mode="off";
defparam m473_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m484_cZ (
	.combout(m484),
	.dataa(VCC),
	.datab(a_o_1),
	.datac(m483),
	.datad(m461),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m484_cZ.operation_mode="normal";
defparam m484_cZ.output_mode="comb_only";
defparam m484_cZ.lut_mask="fc30";
defparam m484_cZ.synch_mode="off";
defparam m484_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m506_cZ (
	.combout(m506),
	.dataa(m2),
	.datab(a_o_1),
	.datac(m505),
	.datad(m506_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m506_cZ.operation_mode="normal";
defparam m506_cZ.output_mode="comb_only";
defparam m506_cZ.lut_mask="fc74";
defparam m506_cZ.synch_mode="off";
defparam m506_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m506_a_cZ (
	.combout(m506_a),
	.dataa(VCC),
	.datab(b_o_iv_23),
	.datac(b_o_iv_24),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m506_a_cZ.operation_mode="normal";
defparam m506_a_cZ.output_mode="comb_only";
defparam m506_a_cZ.lut_mask="330f";
defparam m506_a_cZ.synch_mode="off";
defparam m506_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m517_cZ (
	.combout(m517),
	.dataa(m2),
	.datab(a_o_1),
	.datac(m494),
	.datad(m517_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m517_cZ.operation_mode="normal";
defparam m517_cZ.output_mode="comb_only";
defparam m517_cZ.lut_mask="f3d1";
defparam m517_cZ.synch_mode="off";
defparam m517_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m517_a_cZ (
	.combout(m517_a),
	.dataa(VCC),
	.datab(b_o_iv_27),
	.datac(b_o_iv_26),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m517_a_cZ.operation_mode="normal";
defparam m517_a_cZ.output_mode="comb_only";
defparam m517_a_cZ.lut_mask="0f33";
defparam m517_a_cZ.synch_mode="off";
defparam m517_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m528_cZ (
	.combout(m528),
	.dataa(m2),
	.datab(a_o_1),
	.datac(m505),
	.datad(m528_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m528_cZ.operation_mode="normal";
defparam m528_cZ.output_mode="comb_only";
defparam m528_cZ.lut_mask="f3d1";
defparam m528_cZ.synch_mode="off";
defparam m528_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m528_a_cZ (
	.combout(m528_a),
	.dataa(VCC),
	.datab(b_o_iv_27),
	.datac(b_o_iv_28),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m528_a_cZ.operation_mode="normal";
defparam m528_a_cZ.output_mode="comb_only";
defparam m528_a_cZ.lut_mask="330f";
defparam m528_a_cZ.synch_mode="off";
defparam m528_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m12_cZ (
	.combout(m12),
	.dataa(m9),
	.datab(b_o_iv_0_1),
	.datac(b_o_iv_0_0),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m12_cZ.operation_mode="normal";
defparam m12_cZ.output_mode="comb_only";
defparam m12_cZ.lut_mask="88a0";
defparam m12_cZ.synch_mode="off";
defparam m12_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m15_cZ (
	.combout(m15),
	.dataa(m9),
	.datab(b_o_iv_0_2),
	.datac(b_o_iv_0),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m15_cZ.operation_mode="normal";
defparam m15_cZ.output_mode="comb_only";
defparam m15_cZ.lut_mask="a088";
defparam m15_cZ.synch_mode="off";
defparam m15_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m19_cZ (
	.combout(m19),
	.dataa(m9),
	.datab(b_o_iv_2),
	.datac(b_o_iv_1),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m19_cZ.operation_mode="normal";
defparam m19_cZ.output_mode="comb_only";
defparam m19_cZ.lut_mask="88a0";
defparam m19_cZ.synch_mode="off";
defparam m19_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m22_cZ (
	.combout(m22),
	.dataa(m9),
	.datab(b_o_iv_4),
	.datac(b_o_iv_3),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m22_cZ.operation_mode="normal";
defparam m22_cZ.output_mode="comb_only";
defparam m22_cZ.lut_mask="88a0";
defparam m22_cZ.synch_mode="off";
defparam m22_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m27_cZ (
	.combout(m27),
	.dataa(m9),
	.datab(b_o_iv_6),
	.datac(b_o_iv_5),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m27_cZ.operation_mode="normal";
defparam m27_cZ.output_mode="comb_only";
defparam m27_cZ.lut_mask="88a0";
defparam m27_cZ.synch_mode="off";
defparam m27_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m30_cZ (
	.combout(m30),
	.dataa(m9),
	.datab(b_o_iv_8),
	.datac(b_o_iv_7),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m30_cZ.operation_mode="normal";
defparam m30_cZ.output_mode="comb_only";
defparam m30_cZ.lut_mask="88a0";
defparam m30_cZ.synch_mode="off";
defparam m30_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m34_cZ (
	.combout(m34),
	.dataa(m9),
	.datab(b_o_iv_10),
	.datac(b_o_iv_9),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m34_cZ.operation_mode="normal";
defparam m34_cZ.output_mode="comb_only";
defparam m34_cZ.lut_mask="88a0";
defparam m34_cZ.synch_mode="off";
defparam m34_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m37_cZ (
	.combout(m37),
	.dataa(m9),
	.datab(b_o_iv_12),
	.datac(b_o_iv_11),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m37_cZ.operation_mode="normal";
defparam m37_cZ.output_mode="comb_only";
defparam m37_cZ.lut_mask="88a0";
defparam m37_cZ.synch_mode="off";
defparam m37_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m43_cZ (
	.combout(m43),
	.dataa(m9),
	.datab(b_o_iv_14),
	.datac(b_o_iv_13),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m43_cZ.operation_mode="normal";
defparam m43_cZ.output_mode="comb_only";
defparam m43_cZ.lut_mask="88a0";
defparam m43_cZ.synch_mode="off";
defparam m43_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m46_cZ (
	.combout(m46),
	.dataa(m9),
	.datab(b_o_iv_16),
	.datac(b_o_iv_15),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m46_cZ.operation_mode="normal";
defparam m46_cZ.output_mode="comb_only";
defparam m46_cZ.lut_mask="88a0";
defparam m46_cZ.synch_mode="off";
defparam m46_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m50_cZ (
	.combout(m50),
	.dataa(m9),
	.datab(b_o_iv_17),
	.datac(b_o_iv_18),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m50_cZ.operation_mode="normal";
defparam m50_cZ.output_mode="comb_only";
defparam m50_cZ.lut_mask="a088";
defparam m50_cZ.synch_mode="off";
defparam m50_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m53_cZ (
	.combout(m53),
	.dataa(m9),
	.datab(b_o_iv_20),
	.datac(b_o_iv_19),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m53_cZ.operation_mode="normal";
defparam m53_cZ.output_mode="comb_only";
defparam m53_cZ.lut_mask="88a0";
defparam m53_cZ.synch_mode="off";
defparam m53_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m58_cZ (
	.combout(m58),
	.dataa(m9),
	.datab(b_o_iv_22),
	.datac(b_o_iv_21),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m58_cZ.operation_mode="normal";
defparam m58_cZ.output_mode="comb_only";
defparam m58_cZ.lut_mask="88a0";
defparam m58_cZ.synch_mode="off";
defparam m58_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m61_cZ (
	.combout(m61),
	.dataa(m9),
	.datab(b_o_iv_23),
	.datac(b_o_iv_24),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m61_cZ.operation_mode="normal";
defparam m61_cZ.output_mode="comb_only";
defparam m61_cZ.lut_mask="a088";
defparam m61_cZ.synch_mode="off";
defparam m61_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m65_cZ (
	.combout(m65),
	.dataa(m9),
	.datab(b_o_iv_26),
	.datac(a_o_0),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m65_cZ.operation_mode="normal";
defparam m65_cZ.output_mode="comb_only";
defparam m65_cZ.lut_mask="8a80";
defparam m65_cZ.synch_mode="off";
defparam m65_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m82_cZ (
	.combout(m82),
	.dataa(m9),
	.datab(b_o_iv_0_2),
	.datac(b_o_iv_0_1),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m82_cZ.operation_mode="normal";
defparam m82_cZ.output_mode="comb_only";
defparam m82_cZ.lut_mask="88a0";
defparam m82_cZ.synch_mode="off";
defparam m82_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m85_cZ (
	.combout(m85),
	.dataa(m9),
	.datab(b_o_iv_3),
	.datac(b_o_iv_2),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m85_cZ.operation_mode="normal";
defparam m85_cZ.output_mode="comb_only";
defparam m85_cZ.lut_mask="88a0";
defparam m85_cZ.synch_mode="off";
defparam m85_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m86_cZ (
	.combout(m86),
	.dataa(m9),
	.datab(b_o_iv_5),
	.datac(b_o_iv_4),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m86_cZ.operation_mode="normal";
defparam m86_cZ.output_mode="comb_only";
defparam m86_cZ.lut_mask="88a0";
defparam m86_cZ.synch_mode="off";
defparam m86_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m89_cZ (
	.combout(m89),
	.dataa(m9),
	.datab(b_o_iv_6),
	.datac(b_o_iv_7),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m89_cZ.operation_mode="normal";
defparam m89_cZ.output_mode="comb_only";
defparam m89_cZ.lut_mask="a088";
defparam m89_cZ.synch_mode="off";
defparam m89_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m90_cZ (
	.combout(m90),
	.dataa(m9),
	.datab(b_o_iv_9),
	.datac(b_o_iv_8),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m90_cZ.operation_mode="normal";
defparam m90_cZ.output_mode="comb_only";
defparam m90_cZ.lut_mask="88a0";
defparam m90_cZ.synch_mode="off";
defparam m90_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m92_cZ (
	.combout(m92),
	.dataa(m9),
	.datab(b_o_iv_11),
	.datac(b_o_iv_10),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m92_cZ.operation_mode="normal";
defparam m92_cZ.output_mode="comb_only";
defparam m92_cZ.lut_mask="88a0";
defparam m92_cZ.synch_mode="off";
defparam m92_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m93_cZ (
	.combout(m93),
	.dataa(m9),
	.datab(b_o_iv_13),
	.datac(b_o_iv_12),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m93_cZ.operation_mode="normal";
defparam m93_cZ.output_mode="comb_only";
defparam m93_cZ.lut_mask="88a0";
defparam m93_cZ.synch_mode="off";
defparam m93_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m97_cZ (
	.combout(m97),
	.dataa(m9),
	.datab(b_o_iv_15),
	.datac(b_o_iv_14),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m97_cZ.operation_mode="normal";
defparam m97_cZ.output_mode="comb_only";
defparam m97_cZ.lut_mask="88a0";
defparam m97_cZ.synch_mode="off";
defparam m97_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m98_cZ (
	.combout(m98),
	.dataa(m9),
	.datab(b_o_iv_16),
	.datac(b_o_iv_17),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m98_cZ.operation_mode="normal";
defparam m98_cZ.output_mode="comb_only";
defparam m98_cZ.lut_mask="a088";
defparam m98_cZ.synch_mode="off";
defparam m98_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m100_cZ (
	.combout(m100),
	.dataa(m9),
	.datab(b_o_iv_19),
	.datac(b_o_iv_18),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m100_cZ.operation_mode="normal";
defparam m100_cZ.output_mode="comb_only";
defparam m100_cZ.lut_mask="88a0";
defparam m100_cZ.synch_mode="off";
defparam m100_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m101_cZ (
	.combout(m101),
	.dataa(m9),
	.datab(b_o_iv_21),
	.datac(b_o_iv_20),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m101_cZ.operation_mode="normal";
defparam m101_cZ.output_mode="comb_only";
defparam m101_cZ.lut_mask="88a0";
defparam m101_cZ.synch_mode="off";
defparam m101_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m104_cZ (
	.combout(m104),
	.dataa(m9),
	.datab(b_o_iv_22),
	.datac(b_o_iv_23),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m104_cZ.operation_mode="normal";
defparam m104_cZ.output_mode="comb_only";
defparam m104_cZ.lut_mask="a088";
defparam m104_cZ.synch_mode="off";
defparam m104_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m105_cZ (
	.combout(m105),
	.dataa(m9),
	.datab(b_o_iv_24),
	.datac(a_o_0),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m105_cZ.operation_mode="normal";
defparam m105_cZ.output_mode="comb_only";
defparam m105_cZ.lut_mask="a808";
defparam m105_cZ.synch_mode="off";
defparam m105_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m107_cZ (
	.combout(m107),
	.dataa(m9),
	.datab(b_o_iv_26),
	.datac(a_o_0),
	.datad(m66),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m107_cZ.operation_mode="normal";
defparam m107_cZ.output_mode="comb_only";
defparam m107_cZ.lut_mask="f808";
defparam m107_cZ.synch_mode="off";
defparam m107_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m428_cZ (
	.combout(m428),
	.dataa(m2),
	.datab(b_o_iv_19),
	.datac(b_o_iv_18),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m428_cZ.operation_mode="normal";
defparam m428_cZ.output_mode="comb_only";
defparam m428_cZ.lut_mask="5f77";
defparam m428_cZ.synch_mode="off";
defparam m428_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m439_cZ (
	.combout(m439),
	.dataa(m2),
	.datab(b_o_iv_19),
	.datac(b_o_iv_20),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m439_cZ.operation_mode="normal";
defparam m439_cZ.output_mode="comb_only";
defparam m439_cZ.lut_mask="775f";
defparam m439_cZ.synch_mode="off";
defparam m439_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m450_cZ (
	.combout(m450),
	.dataa(m2),
	.datab(b_o_iv_20),
	.datac(b_o_iv_21),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m450_cZ.operation_mode="normal";
defparam m450_cZ.output_mode="comb_only";
defparam m450_cZ.lut_mask="775f";
defparam m450_cZ.synch_mode="off";
defparam m450_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m461_cZ (
	.combout(m461),
	.dataa(m2),
	.datab(b_o_iv_21),
	.datac(b_o_iv_22),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m461_cZ.operation_mode="normal";
defparam m461_cZ.output_mode="comb_only";
defparam m461_cZ.lut_mask="775f";
defparam m461_cZ.synch_mode="off";
defparam m461_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m472_cZ (
	.combout(m472),
	.dataa(m2),
	.datab(b_o_iv_22),
	.datac(b_o_iv_23),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m472_cZ.operation_mode="normal";
defparam m472_cZ.output_mode="comb_only";
defparam m472_cZ.lut_mask="775f";
defparam m472_cZ.synch_mode="off";
defparam m472_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m483_cZ (
	.combout(m483),
	.dataa(m2),
	.datab(b_o_iv_23),
	.datac(b_o_iv_24),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m483_cZ.operation_mode="normal";
defparam m483_cZ.output_mode="comb_only";
defparam m483_cZ.lut_mask="775f";
defparam m483_cZ.synch_mode="off";
defparam m483_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m494_cZ (
	.combout(m494),
	.dataa(m2),
	.datab(b_o_iv_24),
	.datac(a_o_0),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m494_cZ.operation_mode="normal";
defparam m494_cZ.output_mode="comb_only";
defparam m494_cZ.lut_mask="757f";
defparam m494_cZ.synch_mode="off";
defparam m494_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m505_cZ (
	.combout(m505),
	.dataa(m2),
	.datab(b_o_iv_26),
	.datac(a_o_0),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m505_cZ.operation_mode="normal";
defparam m505_cZ.output_mode="comb_only";
defparam m505_cZ.lut_mask="57f7";
defparam m505_cZ.synch_mode="off";
defparam m505_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m66_cZ (
	.combout(m66),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m66_cZ.operation_mode="normal";
defparam m66_cZ.output_mode="comb_only";
defparam m66_cZ.lut_mask="0100";
defparam m66_cZ.synch_mode="off";
defparam m66_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m67_cZ (
	.combout(m67),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m67_cZ.operation_mode="normal";
defparam m67_cZ.output_mode="comb_only";
defparam m67_cZ.lut_mask="0100";
defparam m67_cZ.synch_mode="off";
defparam m67_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m76_cZ (
	.combout(m76),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m76_cZ.operation_mode="normal";
defparam m76_cZ.output_mode="comb_only";
defparam m76_cZ.lut_mask="0400";
defparam m76_cZ.synch_mode="off";
defparam m76_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m120_cZ (
	.combout(m120),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m120_cZ.operation_mode="normal";
defparam m120_cZ.output_mode="comb_only";
defparam m120_cZ.lut_mask="0400";
defparam m120_cZ.synch_mode="off";
defparam m120_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m148_cZ (
	.combout(m148),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m148_cZ.operation_mode="normal";
defparam m148_cZ.output_mode="comb_only";
defparam m148_cZ.lut_mask="0400";
defparam m148_cZ.synch_mode="off";
defparam m148_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m175_cZ (
	.combout(m175),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m175_cZ.operation_mode="normal";
defparam m175_cZ.output_mode="comb_only";
defparam m175_cZ.lut_mask="0400";
defparam m175_cZ.synch_mode="off";
defparam m175_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m194_cZ (
	.combout(m194),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m194_cZ.operation_mode="normal";
defparam m194_cZ.output_mode="comb_only";
defparam m194_cZ.lut_mask="0400";
defparam m194_cZ.synch_mode="off";
defparam m194_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m213_cZ (
	.combout(m213),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m213_cZ.operation_mode="normal";
defparam m213_cZ.output_mode="comb_only";
defparam m213_cZ.lut_mask="0400";
defparam m213_cZ.synch_mode="off";
defparam m213_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m232_cZ (
	.combout(m232),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m232_cZ.operation_mode="normal";
defparam m232_cZ.output_mode="comb_only";
defparam m232_cZ.lut_mask="0400";
defparam m232_cZ.synch_mode="off";
defparam m232_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m250_cZ (
	.combout(m250),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m250_cZ.operation_mode="normal";
defparam m250_cZ.output_mode="comb_only";
defparam m250_cZ.lut_mask="0400";
defparam m250_cZ.synch_mode="off";
defparam m250_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m264_cZ (
	.combout(m264),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m264_cZ.operation_mode="normal";
defparam m264_cZ.output_mode="comb_only";
defparam m264_cZ.lut_mask="0400";
defparam m264_cZ.synch_mode="off";
defparam m264_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m278_cZ (
	.combout(m278),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m278_cZ.operation_mode="normal";
defparam m278_cZ.output_mode="comb_only";
defparam m278_cZ.lut_mask="0400";
defparam m278_cZ.synch_mode="off";
defparam m278_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m292_cZ (
	.combout(m292),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m292_cZ.operation_mode="normal";
defparam m292_cZ.output_mode="comb_only";
defparam m292_cZ.lut_mask="0400";
defparam m292_cZ.synch_mode="off";
defparam m292_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m306_cZ (
	.combout(m306),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m306_cZ.operation_mode="normal";
defparam m306_cZ.output_mode="comb_only";
defparam m306_cZ.lut_mask="0400";
defparam m306_cZ.synch_mode="off";
defparam m306_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m320_cZ (
	.combout(m320),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m320_cZ.operation_mode="normal";
defparam m320_cZ.output_mode="comb_only";
defparam m320_cZ.lut_mask="0400";
defparam m320_cZ.synch_mode="off";
defparam m320_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m334_cZ (
	.combout(m334),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m334_cZ.operation_mode="normal";
defparam m334_cZ.output_mode="comb_only";
defparam m334_cZ.lut_mask="0400";
defparam m334_cZ.synch_mode="off";
defparam m334_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m348_cZ (
	.combout(m348),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m348_cZ.operation_mode="normal";
defparam m348_cZ.output_mode="comb_only";
defparam m348_cZ.lut_mask="0400";
defparam m348_cZ.synch_mode="off";
defparam m348_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m361_cZ (
	.combout(m361),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m361_cZ.operation_mode="normal";
defparam m361_cZ.output_mode="comb_only";
defparam m361_cZ.lut_mask="0400";
defparam m361_cZ.synch_mode="off";
defparam m361_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m372_cZ (
	.combout(m372),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m372_cZ.operation_mode="normal";
defparam m372_cZ.output_mode="comb_only";
defparam m372_cZ.lut_mask="0400";
defparam m372_cZ.synch_mode="off";
defparam m372_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m383_cZ (
	.combout(m383),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m383_cZ.operation_mode="normal";
defparam m383_cZ.output_mode="comb_only";
defparam m383_cZ.lut_mask="0400";
defparam m383_cZ.synch_mode="off";
defparam m383_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m394_cZ (
	.combout(m394),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m394_cZ.operation_mode="normal";
defparam m394_cZ.output_mode="comb_only";
defparam m394_cZ.lut_mask="0400";
defparam m394_cZ.synch_mode="off";
defparam m394_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m405_cZ (
	.combout(m405),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m405_cZ.operation_mode="normal";
defparam m405_cZ.output_mode="comb_only";
defparam m405_cZ.lut_mask="0400";
defparam m405_cZ.synch_mode="off";
defparam m405_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m416_cZ (
	.combout(m416),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m416_cZ.operation_mode="normal";
defparam m416_cZ.output_mode="comb_only";
defparam m416_cZ.lut_mask="0400";
defparam m416_cZ.synch_mode="off";
defparam m416_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m3_cZ (
	.combout(m3),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m3_cZ.operation_mode="normal";
defparam m3_cZ.output_mode="comb_only";
defparam m3_cZ.lut_mask="0400";
defparam m3_cZ.synch_mode="off";
defparam m3_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m9_cZ (
	.combout(m9),
	.dataa(VCC),
	.datab(alu_func_o_3),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m9_cZ.operation_mode="normal";
defparam m9_cZ.output_mode="comb_only";
defparam m9_cZ.lut_mask="0003";
defparam m9_cZ.synch_mode="off";
defparam m9_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell m2_cZ (
	.combout(m2),
	.dataa(VCC),
	.datab(alu_func_o_3),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m2_cZ.operation_mode="normal";
defparam m2_cZ.output_mode="comb_only";
defparam m2_cZ.lut_mask="0030";
defparam m2_cZ.synch_mode="off";
defparam m2_cZ.sum_lutc_input="datac";
endmodule /* shifter_tak */

// VQM4.1+ 
module alu (
  alu_out_9_a2_1_1_0,
  alu_out_0_a3_0_0,
  alu_out_0_a2_1_0,
  alu_out_9_a2_0,
  res_2_0_a2_0_0_a2_0_0_o2_i_o3_0,
  alu_out_7_0_0_m2_0,
  alu_out_7_0_0_m2_2,
  alu_out_7_0_0_m2_3,
  alu_out_7_0_0_m2_7,
  alu_out_0_a2_0_0,
  b_o_iv_18,
  b_o_iv_10,
  b_o_iv_9,
  b_o_iv_6,
  b_o_iv_28,
  b_o_iv_27,
  b_o_iv_26,
  b_o_iv_24,
  b_o_iv_23,
  b_o_iv_22,
  b_o_iv_21,
  b_o_iv_20,
  b_o_iv_19,
  b_o_iv_17,
  b_o_iv_16,
  b_o_iv_15,
  b_o_iv_14,
  b_o_iv_13,
  b_o_iv_12,
  b_o_iv_11,
  b_o_iv_8,
  b_o_iv_5,
  b_o_iv_4,
  b_o_iv_0,
  b_o_iv_2,
  b_o_iv_3,
  b_o_iv_7,
  b_o_iv_25,
  b_o_iv_1,
  a_o_0,
  a_o_21,
  a_o_13,
  a_o_12,
  a_o_9,
  a_o_2,
  a_o_31,
  a_o_30,
  a_o_29,
  a_o_27,
  a_o_26,
  a_o_25,
  a_o_24,
  a_o_23,
  a_o_22,
  a_o_20,
  a_o_19,
  a_o_18,
  a_o_17,
  a_o_16,
  a_o_15,
  a_o_14,
  a_o_11,
  a_o_8,
  a_o_7,
  a_o_3,
  a_o_5,
  a_o_6,
  a_o_10,
  a_o_28,
  a_o_4,
  a_o_1,
  b_o_iv_0_0,
  b_o_iv_0_2,
  b_o_iv_0_1,
  alu_func_o_3,
  alu_func_o_0,
  alu_func_o_2,
  alu_func_o_1,
  alu_func_o_4,
  alu_out_0_a2_3,
  alu_out_0_a2_0_d0,
  un1_a_add0,
  un1_a_add3,
  un1_a_add4,
  un1_a_add5,
  un1_a_add6,
  un1_a_add10,
  un1_a_add28,
  un1_a_add31,
  m83,
  m73,
  m68,
  m63,
  m3,
  alu_out_sn_m14_0_0_a4_0,
  m101,
  m86,
  m76,
  m71,
  m66,
  m7_e,
  alu_out_sn_m14_0_0_a4,
  m133,
  m128,
  m123,
  m118,
  m113,
  m97,
  m92,
  m82,
  m62,
  m57,
  m52,
  m47,
  m42,
  m37,
  m32,
  m27,
  m22,
  m17,
  m12,
  alu_out_sn_m14_0_0
);
output alu_out_9_a2_1_1_0 ;
output alu_out_0_a3_0_0 ;
output alu_out_0_a2_1_0 ;
output alu_out_9_a2_0 ;
input res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
output alu_out_7_0_0_m2_0 ;
output alu_out_7_0_0_m2_2 ;
output alu_out_7_0_0_m2_3 ;
output alu_out_7_0_0_m2_7 ;
output alu_out_0_a2_0_0 ;
input b_o_iv_18 ;
input b_o_iv_10 ;
input b_o_iv_9 ;
input b_o_iv_6 ;
input b_o_iv_28 ;
input b_o_iv_27 ;
input b_o_iv_26 ;
input b_o_iv_24 ;
input b_o_iv_23 ;
input b_o_iv_22 ;
input b_o_iv_21 ;
input b_o_iv_20 ;
input b_o_iv_19 ;
input b_o_iv_17 ;
input b_o_iv_16 ;
input b_o_iv_15 ;
input b_o_iv_14 ;
input b_o_iv_13 ;
input b_o_iv_12 ;
input b_o_iv_11 ;
input b_o_iv_8 ;
input b_o_iv_5 ;
input b_o_iv_4 ;
input b_o_iv_0 ;
input b_o_iv_2 ;
input b_o_iv_3 ;
input b_o_iv_7 ;
input b_o_iv_25 ;
input b_o_iv_1 ;
input a_o_0 ;
input a_o_21 ;
input a_o_13 ;
input a_o_12 ;
input a_o_9 ;
input a_o_2 ;
input a_o_31 ;
input a_o_30 ;
input a_o_29 ;
input a_o_27 ;
input a_o_26 ;
input a_o_25 ;
input a_o_24 ;
input a_o_23 ;
input a_o_22 ;
input a_o_20 ;
input a_o_19 ;
input a_o_18 ;
input a_o_17 ;
input a_o_16 ;
input a_o_15 ;
input a_o_14 ;
input a_o_11 ;
input a_o_8 ;
input a_o_7 ;
input a_o_3 ;
input a_o_5 ;
input a_o_6 ;
input a_o_10 ;
input a_o_28 ;
input a_o_4 ;
input a_o_1 ;
input b_o_iv_0_0 ;
input b_o_iv_0_2 ;
input b_o_iv_0_1 ;
input alu_func_o_3 ;
input alu_func_o_0 ;
input alu_func_o_2 ;
input alu_func_o_1 ;
input alu_func_o_4 ;
output alu_out_0_a2_3 ;
output alu_out_0_a2_0_d0 ;
output un1_a_add0 ;
output un1_a_add3 ;
output un1_a_add4 ;
output un1_a_add5 ;
output un1_a_add6 ;
output un1_a_add10 ;
output un1_a_add28 ;
output un1_a_add31 ;
output m83 ;
output m73 ;
output m68 ;
output m63 ;
output m3 ;
output alu_out_sn_m14_0_0_a4_0 ;
output m101 ;
output m86 ;
output m76 ;
output m71 ;
output m66 ;
output m7_e ;
output alu_out_sn_m14_0_0_a4 ;
output m133 ;
output m128 ;
output m123 ;
output m118 ;
output m113 ;
output m97 ;
output m92 ;
output m82 ;
output m62 ;
output m57 ;
output m52 ;
output m47 ;
output m42 ;
output m37 ;
output m32 ;
output m27 ;
output m22 ;
output m17 ;
output m12 ;
output alu_out_sn_m14_0_0 ;
wire alu_out_9_a2_1_1_0 ;
wire alu_out_0_a3_0_0 ;
wire alu_out_0_a2_1_0 ;
wire alu_out_9_a2_0 ;
wire res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
wire alu_out_7_0_0_m2_0 ;
wire alu_out_7_0_0_m2_2 ;
wire alu_out_7_0_0_m2_3 ;
wire alu_out_7_0_0_m2_7 ;
wire alu_out_0_a2_0_0 ;
wire b_o_iv_18 ;
wire b_o_iv_10 ;
wire b_o_iv_9 ;
wire b_o_iv_6 ;
wire b_o_iv_28 ;
wire b_o_iv_27 ;
wire b_o_iv_26 ;
wire b_o_iv_24 ;
wire b_o_iv_23 ;
wire b_o_iv_22 ;
wire b_o_iv_21 ;
wire b_o_iv_20 ;
wire b_o_iv_19 ;
wire b_o_iv_17 ;
wire b_o_iv_16 ;
wire b_o_iv_15 ;
wire b_o_iv_14 ;
wire b_o_iv_13 ;
wire b_o_iv_12 ;
wire b_o_iv_11 ;
wire b_o_iv_8 ;
wire b_o_iv_5 ;
wire b_o_iv_4 ;
wire b_o_iv_0 ;
wire b_o_iv_2 ;
wire b_o_iv_3 ;
wire b_o_iv_7 ;
wire b_o_iv_25 ;
wire b_o_iv_1 ;
wire a_o_0 ;
wire a_o_21 ;
wire a_o_13 ;
wire a_o_12 ;
wire a_o_9 ;
wire a_o_2 ;
wire a_o_31 ;
wire a_o_30 ;
wire a_o_29 ;
wire a_o_27 ;
wire a_o_26 ;
wire a_o_25 ;
wire a_o_24 ;
wire a_o_23 ;
wire a_o_22 ;
wire a_o_20 ;
wire a_o_19 ;
wire a_o_18 ;
wire a_o_17 ;
wire a_o_16 ;
wire a_o_15 ;
wire a_o_14 ;
wire a_o_11 ;
wire a_o_8 ;
wire a_o_7 ;
wire a_o_3 ;
wire a_o_5 ;
wire a_o_6 ;
wire a_o_10 ;
wire a_o_28 ;
wire a_o_4 ;
wire a_o_1 ;
wire b_o_iv_0_0 ;
wire b_o_iv_0_2 ;
wire b_o_iv_0_1 ;
wire alu_func_o_3 ;
wire alu_func_o_0 ;
wire alu_func_o_2 ;
wire alu_func_o_1 ;
wire alu_func_o_4 ;
wire alu_out_0_a2_3 ;
wire alu_out_0_a2_0_d0 ;
wire un1_a_add0 ;
wire un1_a_add3 ;
wire un1_a_add4 ;
wire un1_a_add5 ;
wire un1_a_add6 ;
wire un1_a_add10 ;
wire un1_a_add28 ;
wire un1_a_add31 ;
wire m83 ;
wire m73 ;
wire m68 ;
wire m63 ;
wire m3 ;
wire alu_out_sn_m14_0_0_a4_0 ;
wire m101 ;
wire m86 ;
wire m76 ;
wire m71 ;
wire m66 ;
wire m7_e ;
wire alu_out_sn_m14_0_0_a4 ;
wire m133 ;
wire m128 ;
wire m123 ;
wire m118 ;
wire m113 ;
wire m97 ;
wire m92 ;
wire m82 ;
wire m62 ;
wire m57 ;
wire m52 ;
wire m47 ;
wire m42 ;
wire m37 ;
wire m32 ;
wire m27 ;
wire m22 ;
wire m17 ;
wire m12 ;
wire alu_out_sn_m14_0_0 ;
wire [4:1] alu_out_0_a2_a;
wire [1:1] alu_out_5_i;
wire [1:1] alu_out_2;
wire [4:4] alu_out_7_0_0_m4_0;
wire [10:3] alu_out_7_0_0_m4;
wire [10:3] alu_out_7_0_0_m2_a;
wire [0:0] alu_out_9_a2_a;
wire [4:4] alu_out_7_0_0_m4_0_a;
wire [31:0] un1_b_1_combout;
wire [28:28] alu_out_0_a3;
wire un1_a_add0_start_cout ;
wire sum13_0_a2 ;
wire un1_a_add1 ;
wire m11 ;
wire un1_a_add7 ;
wire m16 ;
wire un1_a_add8 ;
wire m21 ;
wire un1_a_add11 ;
wire m26 ;
wire un1_a_add14 ;
wire m31 ;
wire un1_a_add15 ;
wire m36 ;
wire un1_a_add16 ;
wire m41 ;
wire un1_a_add17 ;
wire m46 ;
wire un1_a_add18 ;
wire m51 ;
wire un1_a_add19 ;
wire m56 ;
wire un1_a_add20 ;
wire m61 ;
wire un1_a_add22 ;
wire m81 ;
wire un1_a_add26 ;
wire m91 ;
wire un1_a_add29 ;
wire m96 ;
wire un1_a_add30 ;
wire m112 ;
wire un1_a_add2 ;
wire m117 ;
wire un1_a_add9 ;
wire m122 ;
wire un1_a_add12 ;
wire m127 ;
wire un1_a_add13 ;
wire m132 ;
wire un1_a_add21 ;
wire m7 ;
wire m4 ;
wire m11_a ;
wire m9 ;
wire m5 ;
wire m16_a ;
wire m21_a ;
wire m26_a ;
wire m31_a ;
wire m36_a ;
wire m41_a ;
wire m46_a ;
wire m51_a ;
wire m56_a ;
wire m61_a ;
wire m66_a ;
wire m71_a ;
wire m76_a ;
wire m81_a ;
wire m86_a ;
wire m91_a ;
wire m96_a ;
wire m101_a ;
wire m112_a ;
wire m117_a ;
wire m122_a ;
wire m127_a ;
wire m132_a ;
wire lt31 ;
wire sum_add32 ;
wire alu_out_sn_m14_0_0_o3 ;
wire un1_a_add23 ;
wire un1_a_add24 ;
wire un1_a_add25 ;
wire un1_a_add27 ;
wire un1_a_carry_30 ;
wire un1_a_carry_29 ;
wire un1_a_carry_28 ;
wire un1_a_carry_27 ;
wire un1_a_carry_26 ;
wire un1_a_carry_25 ;
wire un1_a_carry_24 ;
wire un1_a_carry_23 ;
wire un1_a_carry_22 ;
wire un1_a_carry_21 ;
wire un1_a_carry_20 ;
wire un1_a_carry_19 ;
wire un1_a_carry_18 ;
wire un1_a_carry_17 ;
wire un1_a_carry_16 ;
wire un1_a_carry_15 ;
wire un1_a_carry_14 ;
wire un1_a_carry_13 ;
wire un1_a_carry_12 ;
wire un1_a_carry_11 ;
wire un1_a_carry_10 ;
wire un1_a_carry_9 ;
wire un1_a_carry_8 ;
wire un1_a_carry_7 ;
wire un1_a_carry_6 ;
wire un1_a_carry_5 ;
wire un1_a_carry_4 ;
wire un1_a_carry_3 ;
wire un1_a_carry_2 ;
wire un1_a_carry_1 ;
wire un1_a_carry_0 ;
wire sum_carry_31 ;
wire sum_carry_30 ;
wire sum_carry_29 ;
wire sum_carry_28 ;
wire sum_carry_27 ;
wire sum_carry_26 ;
wire sum_carry_25 ;
wire sum_carry_24 ;
wire sum_carry_23 ;
wire sum_carry_22 ;
wire sum_carry_21 ;
wire sum_carry_20 ;
wire sum_carry_19 ;
wire sum_carry_18 ;
wire sum_carry_17 ;
wire sum_carry_16 ;
wire sum_carry_15 ;
wire sum_carry_14 ;
wire sum_carry_13 ;
wire sum_carry_12 ;
wire sum_carry_11 ;
wire sum_carry_10 ;
wire sum_carry_9 ;
wire sum_carry_8 ;
wire sum_carry_7 ;
wire sum_carry_6 ;
wire sum_carry_5 ;
wire sum_carry_4 ;
wire sum_carry_3 ;
wire sum_carry_2 ;
wire sum_carry_1 ;
wire sum_carry_0 ;
wire lt_30 ;
wire lt_29 ;
wire lt_28 ;
wire lt_27 ;
wire lt_26 ;
wire lt_25 ;
wire lt_24 ;
wire lt_23 ;
wire lt_22 ;
wire lt_21 ;
wire lt_20 ;
wire lt_19 ;
wire lt_18 ;
wire lt_17 ;
wire lt_16 ;
wire lt_15 ;
wire lt_14 ;
wire lt_13 ;
wire lt_12 ;
wire lt_11 ;
wire lt_10 ;
wire lt_9 ;
wire lt_8 ;
wire lt_7 ;
wire lt_6 ;
wire lt_5 ;
wire lt_4 ;
wire lt_3 ;
wire lt_2 ;
wire lt_1 ;
wire lt_0 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_12 ;
wire N_13 ;
wire N_14 ;
wire N_15 ;
wire N_16 ;
wire N_17 ;
wire N_18 ;
wire N_19 ;
wire N_20 ;
wire N_21 ;
wire N_22 ;
wire N_23 ;
wire N_24 ;
wire N_25 ;
wire N_26 ;
wire N_27 ;
wire N_28 ;
wire N_29 ;
wire N_30 ;
wire N_31 ;
wire N_32 ;
wire N_33 ;
wire N_34 ;
wire N_35 ;
wire N_36 ;
wire N_37 ;
wire N_38 ;
wire N_39 ;
wire N_40 ;
wire N_41 ;
wire N_42 ;
wire N_43 ;
wire N_44 ;
wire N_45 ;
wire N_46 ;
wire N_47 ;
wire N_48 ;
wire N_49 ;
wire N_50 ;
wire N_51 ;
wire N_52 ;
wire N_53 ;
wire N_54 ;
wire N_55 ;
wire N_56 ;
wire N_57 ;
wire N_58 ;
wire N_59 ;
wire N_60 ;
wire N_61 ;
wire N_62 ;
wire N_63 ;
wire N_64 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
  cyclone_lcell un1_a_add0_start (
	.combout(N_1),
	.cout(un1_a_add0_start_cout),
	.dataa(sum13_0_a2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add0_start.operation_mode="arithmetic";
defparam un1_a_add0_start.output_mode="comb_only";
defparam un1_a_add0_start.lut_mask="00aa";
defparam un1_a_add0_start.synch_mode="off";
defparam un1_a_add0_start.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a2_1_ (
	.combout(alu_out_0_a2_0_d0),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(alu_out_0_a2_a[1]),
	.datad(un1_a_add1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a2_1_.operation_mode="normal";
defparam alu_out_0_a2_1_.output_mode="comb_only";
defparam alu_out_0_a2_1_.lut_mask="c480";
defparam alu_out_0_a2_1_.synch_mode="off";
defparam alu_out_0_a2_1_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a2_a_1_ (
	.combout(alu_out_0_a2_a[1]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_5_i[1]),
	.datad(alu_out_2[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a2_a_1_.operation_mode="normal";
defparam alu_out_0_a2_a_1_.output_mode="comb_only";
defparam alu_out_0_a2_a_1_.lut_mask="3f0c";
defparam alu_out_0_a2_a_1_.synch_mode="off";
defparam alu_out_0_a2_a_1_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_5_i_1_ (
	.combout(alu_out_5_i[1]),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(b_o_iv_0_1),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_5_i_1_.operation_mode="normal";
defparam alu_out_5_i_1_.output_mode="comb_only";
defparam alu_out_5_i_1_.lut_mask="0c6f";
defparam alu_out_5_i_1_.synch_mode="off";
defparam alu_out_5_i_1_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_2_1_ (
	.combout(alu_out_2[1]),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(b_o_iv_0_1),
	.datad(a_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_2_1_.operation_mode="normal";
defparam alu_out_2_1_.output_mode="comb_only";
defparam alu_out_2_1_.lut_mask="033c";
defparam alu_out_2_1_.synch_mode="off";
defparam alu_out_2_1_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a2_4_ (
	.combout(alu_out_0_a2_3),
	.dataa(alu_out_sn_m14_0_0),
	.datab(a_o_4),
	.datac(alu_out_7_0_0_m4_0[4]),
	.datad(alu_out_0_a2_a[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a2_4_.operation_mode="normal";
defparam alu_out_0_a2_4_.output_mode="comb_only";
defparam alu_out_0_a2_4_.lut_mask="20a8";
defparam alu_out_0_a2_4_.synch_mode="off";
defparam alu_out_0_a2_4_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a2_a_4_ (
	.combout(alu_out_0_a2_a[4]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_1),
	.datac(alu_func_o_4),
	.datad(b_o_iv_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a2_a_4_.operation_mode="normal";
defparam alu_out_0_a2_a_4_.output_mode="comb_only";
defparam alu_out_0_a2_a_4_.lut_mask="3faf";
defparam alu_out_0_a2_a_4_.synch_mode="off";
defparam alu_out_0_a2_a_4_.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m12_cZ (
	.combout(m12),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m11),
	.datad(un1_a_add7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m12_cZ.operation_mode="normal";
defparam m12_cZ.output_mode="comb_only";
defparam m12_cZ.lut_mask="b1f5";
defparam m12_cZ.synch_mode="off";
defparam m12_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m17_cZ (
	.combout(m17),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m16),
	.datad(un1_a_add8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m17_cZ.operation_mode="normal";
defparam m17_cZ.output_mode="comb_only";
defparam m17_cZ.lut_mask="b1f5";
defparam m17_cZ.synch_mode="off";
defparam m17_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m22_cZ (
	.combout(m22),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m21),
	.datad(un1_a_add11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m22_cZ.operation_mode="normal";
defparam m22_cZ.output_mode="comb_only";
defparam m22_cZ.lut_mask="b1f5";
defparam m22_cZ.synch_mode="off";
defparam m22_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m27_cZ (
	.combout(m27),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m26),
	.datad(un1_a_add14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m27_cZ.operation_mode="normal";
defparam m27_cZ.output_mode="comb_only";
defparam m27_cZ.lut_mask="b1f5";
defparam m27_cZ.synch_mode="off";
defparam m27_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m32_cZ (
	.combout(m32),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m31),
	.datad(un1_a_add15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m32_cZ.operation_mode="normal";
defparam m32_cZ.output_mode="comb_only";
defparam m32_cZ.lut_mask="b1f5";
defparam m32_cZ.synch_mode="off";
defparam m32_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m37_cZ (
	.combout(m37),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m36),
	.datad(un1_a_add16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m37_cZ.operation_mode="normal";
defparam m37_cZ.output_mode="comb_only";
defparam m37_cZ.lut_mask="b1f5";
defparam m37_cZ.synch_mode="off";
defparam m37_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m42_cZ (
	.combout(m42),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m41),
	.datad(un1_a_add17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m42_cZ.operation_mode="normal";
defparam m42_cZ.output_mode="comb_only";
defparam m42_cZ.lut_mask="b1f5";
defparam m42_cZ.synch_mode="off";
defparam m42_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m47_cZ (
	.combout(m47),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m46),
	.datad(un1_a_add18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m47_cZ.operation_mode="normal";
defparam m47_cZ.output_mode="comb_only";
defparam m47_cZ.lut_mask="b1f5";
defparam m47_cZ.synch_mode="off";
defparam m47_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m52_cZ (
	.combout(m52),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m51),
	.datad(un1_a_add19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m52_cZ.operation_mode="normal";
defparam m52_cZ.output_mode="comb_only";
defparam m52_cZ.lut_mask="b1f5";
defparam m52_cZ.synch_mode="off";
defparam m52_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m57_cZ (
	.combout(m57),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m56),
	.datad(un1_a_add20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m57_cZ.operation_mode="normal";
defparam m57_cZ.output_mode="comb_only";
defparam m57_cZ.lut_mask="b1f5";
defparam m57_cZ.synch_mode="off";
defparam m57_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m62_cZ (
	.combout(m62),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m61),
	.datad(un1_a_add22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m62_cZ.operation_mode="normal";
defparam m62_cZ.output_mode="comb_only";
defparam m62_cZ.lut_mask="b1f5";
defparam m62_cZ.synch_mode="off";
defparam m62_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m82_cZ (
	.combout(m82),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m81),
	.datad(un1_a_add26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m82_cZ.operation_mode="normal";
defparam m82_cZ.output_mode="comb_only";
defparam m82_cZ.lut_mask="b1f5";
defparam m82_cZ.synch_mode="off";
defparam m82_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m92_cZ (
	.combout(m92),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m91),
	.datad(un1_a_add29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m92_cZ.operation_mode="normal";
defparam m92_cZ.output_mode="comb_only";
defparam m92_cZ.lut_mask="b1f5";
defparam m92_cZ.synch_mode="off";
defparam m92_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m97_cZ (
	.combout(m97),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m96),
	.datad(un1_a_add30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m97_cZ.operation_mode="normal";
defparam m97_cZ.output_mode="comb_only";
defparam m97_cZ.lut_mask="b1f5";
defparam m97_cZ.synch_mode="off";
defparam m97_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m113_cZ (
	.combout(m113),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m112),
	.datad(un1_a_add2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m113_cZ.operation_mode="normal";
defparam m113_cZ.output_mode="comb_only";
defparam m113_cZ.lut_mask="b1f5";
defparam m113_cZ.synch_mode="off";
defparam m113_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m118_cZ (
	.combout(m118),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m117),
	.datad(un1_a_add9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m118_cZ.operation_mode="normal";
defparam m118_cZ.output_mode="comb_only";
defparam m118_cZ.lut_mask="b1f5";
defparam m118_cZ.synch_mode="off";
defparam m118_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m123_cZ (
	.combout(m123),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m122),
	.datad(un1_a_add12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m123_cZ.operation_mode="normal";
defparam m123_cZ.output_mode="comb_only";
defparam m123_cZ.lut_mask="b1f5";
defparam m123_cZ.synch_mode="off";
defparam m123_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m128_cZ (
	.combout(m128),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m127),
	.datad(un1_a_add13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m128_cZ.operation_mode="normal";
defparam m128_cZ.output_mode="comb_only";
defparam m128_cZ.lut_mask="b1f5";
defparam m128_cZ.synch_mode="off";
defparam m128_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m133_cZ (
	.combout(m133),
	.dataa(alu_func_o_4),
	.datab(alu_out_sn_m14_0_0),
	.datac(m132),
	.datad(un1_a_add21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m133_cZ.operation_mode="normal";
defparam m133_cZ.output_mode="comb_only";
defparam m133_cZ.lut_mask="b1f5";
defparam m133_cZ.synch_mode="off";
defparam m133_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a2_0_28_ (
	.combout(alu_out_0_a2_0_0),
	.dataa(alu_func_o_0),
	.datab(alu_out_sn_m14_0_0_a4),
	.datac(a_o_28),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a2_0_28_.operation_mode="normal";
defparam alu_out_0_a2_0_28_.output_mode="comb_only";
defparam alu_out_0_a2_0_28_.lut_mask="c040";
defparam alu_out_0_a2_0_28_.synch_mode="off";
defparam alu_out_0_a2_0_28_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_10_ (
	.combout(alu_out_7_0_0_m2_7),
	.dataa(alu_func_o_4),
	.datab(a_o_10),
	.datac(alu_out_7_0_0_m4[10]),
	.datad(alu_out_7_0_0_m2_a[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_10_.operation_mode="normal";
defparam alu_out_7_0_0_m2_10_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_10_.lut_mask="e2c0";
defparam alu_out_7_0_0_m2_10_.synch_mode="off";
defparam alu_out_7_0_0_m2_10_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_a_10_ (
	.combout(alu_out_7_0_0_m2_a[10]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_1),
	.datac(m7_e),
	.datad(b_o_iv_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_a_10_.operation_mode="normal";
defparam alu_out_7_0_0_m2_a_10_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_a_10_.lut_mask="0522";
defparam alu_out_7_0_0_m2_a_10_.synch_mode="off";
defparam alu_out_7_0_0_m2_a_10_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_6_ (
	.combout(alu_out_7_0_0_m2_3),
	.dataa(alu_func_o_4),
	.datab(a_o_6),
	.datac(alu_out_7_0_0_m4[6]),
	.datad(alu_out_7_0_0_m2_a[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_6_.operation_mode="normal";
defparam alu_out_7_0_0_m2_6_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_6_.lut_mask="e2c0";
defparam alu_out_7_0_0_m2_6_.synch_mode="off";
defparam alu_out_7_0_0_m2_6_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_a_6_ (
	.combout(alu_out_7_0_0_m2_a[6]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_1),
	.datac(m7_e),
	.datad(b_o_iv_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_a_6_.operation_mode="normal";
defparam alu_out_7_0_0_m2_a_6_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_a_6_.lut_mask="0522";
defparam alu_out_7_0_0_m2_a_6_.synch_mode="off";
defparam alu_out_7_0_0_m2_a_6_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_5_ (
	.combout(alu_out_7_0_0_m2_2),
	.dataa(alu_func_o_4),
	.datab(a_o_5),
	.datac(alu_out_7_0_0_m4[5]),
	.datad(alu_out_7_0_0_m2_a[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_5_.operation_mode="normal";
defparam alu_out_7_0_0_m2_5_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_5_.lut_mask="e2c0";
defparam alu_out_7_0_0_m2_5_.synch_mode="off";
defparam alu_out_7_0_0_m2_5_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_a_5_ (
	.combout(alu_out_7_0_0_m2_a[5]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_1),
	.datac(m7_e),
	.datad(b_o_iv_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_a_5_.operation_mode="normal";
defparam alu_out_7_0_0_m2_a_5_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_a_5_.lut_mask="0522";
defparam alu_out_7_0_0_m2_a_5_.synch_mode="off";
defparam alu_out_7_0_0_m2_a_5_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_3_ (
	.combout(alu_out_7_0_0_m2_0),
	.dataa(alu_func_o_4),
	.datab(a_o_3),
	.datac(alu_out_7_0_0_m4[3]),
	.datad(alu_out_7_0_0_m2_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_3_.operation_mode="normal";
defparam alu_out_7_0_0_m2_3_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_3_.lut_mask="e2c0";
defparam alu_out_7_0_0_m2_3_.synch_mode="off";
defparam alu_out_7_0_0_m2_3_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m2_a_3_ (
	.combout(alu_out_7_0_0_m2_a[3]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_1),
	.datac(m7_e),
	.datad(b_o_iv_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m2_a_3_.operation_mode="normal";
defparam alu_out_7_0_0_m2_a_3_.output_mode="comb_only";
defparam alu_out_7_0_0_m2_a_3_.lut_mask="0522";
defparam alu_out_7_0_0_m2_a_3_.synch_mode="off";
defparam alu_out_7_0_0_m2_a_3_.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m11_cZ (
	.combout(m11),
	.dataa(m7),
	.datab(a_o_7),
	.datac(m4),
	.datad(m11_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m11_cZ.operation_mode="normal";
defparam m11_cZ.output_mode="comb_only";
defparam m11_cZ.lut_mask="cf22";
defparam m11_cZ.synch_mode="off";
defparam m11_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m11_a_cZ (
	.combout(m11_a),
	.dataa(a_o_7),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m11_a_cZ.operation_mode="normal";
defparam m11_a_cZ.output_mode="comb_only";
defparam m11_a_cZ.lut_mask="225f";
defparam m11_a_cZ.synch_mode="off";
defparam m11_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m16_cZ (
	.combout(m16),
	.dataa(m7),
	.datab(a_o_8),
	.datac(m4),
	.datad(m16_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m16_cZ.operation_mode="normal";
defparam m16_cZ.output_mode="comb_only";
defparam m16_cZ.lut_mask="cf22";
defparam m16_cZ.synch_mode="off";
defparam m16_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m16_a_cZ (
	.combout(m16_a),
	.dataa(a_o_8),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m16_a_cZ.operation_mode="normal";
defparam m16_a_cZ.output_mode="comb_only";
defparam m16_a_cZ.lut_mask="225f";
defparam m16_a_cZ.synch_mode="off";
defparam m16_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m21_cZ (
	.combout(m21),
	.dataa(m7),
	.datab(a_o_11),
	.datac(m4),
	.datad(m21_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m21_cZ.operation_mode="normal";
defparam m21_cZ.output_mode="comb_only";
defparam m21_cZ.lut_mask="cf22";
defparam m21_cZ.synch_mode="off";
defparam m21_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m21_a_cZ (
	.combout(m21_a),
	.dataa(a_o_11),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m21_a_cZ.operation_mode="normal";
defparam m21_a_cZ.output_mode="comb_only";
defparam m21_a_cZ.lut_mask="225f";
defparam m21_a_cZ.synch_mode="off";
defparam m21_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m26_cZ (
	.combout(m26),
	.dataa(m7),
	.datab(a_o_14),
	.datac(m4),
	.datad(m26_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m26_cZ.operation_mode="normal";
defparam m26_cZ.output_mode="comb_only";
defparam m26_cZ.lut_mask="cf22";
defparam m26_cZ.synch_mode="off";
defparam m26_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m26_a_cZ (
	.combout(m26_a),
	.dataa(a_o_14),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m26_a_cZ.operation_mode="normal";
defparam m26_a_cZ.output_mode="comb_only";
defparam m26_a_cZ.lut_mask="225f";
defparam m26_a_cZ.synch_mode="off";
defparam m26_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m31_cZ (
	.combout(m31),
	.dataa(m7),
	.datab(a_o_15),
	.datac(m4),
	.datad(m31_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m31_cZ.operation_mode="normal";
defparam m31_cZ.output_mode="comb_only";
defparam m31_cZ.lut_mask="cf22";
defparam m31_cZ.synch_mode="off";
defparam m31_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m31_a_cZ (
	.combout(m31_a),
	.dataa(a_o_15),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m31_a_cZ.operation_mode="normal";
defparam m31_a_cZ.output_mode="comb_only";
defparam m31_a_cZ.lut_mask="225f";
defparam m31_a_cZ.synch_mode="off";
defparam m31_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m36_cZ (
	.combout(m36),
	.dataa(m7),
	.datab(a_o_16),
	.datac(m4),
	.datad(m36_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m36_cZ.operation_mode="normal";
defparam m36_cZ.output_mode="comb_only";
defparam m36_cZ.lut_mask="cf22";
defparam m36_cZ.synch_mode="off";
defparam m36_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m36_a_cZ (
	.combout(m36_a),
	.dataa(a_o_16),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m36_a_cZ.operation_mode="normal";
defparam m36_a_cZ.output_mode="comb_only";
defparam m36_a_cZ.lut_mask="225f";
defparam m36_a_cZ.synch_mode="off";
defparam m36_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m41_cZ (
	.combout(m41),
	.dataa(m7),
	.datab(a_o_17),
	.datac(m4),
	.datad(m41_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m41_cZ.operation_mode="normal";
defparam m41_cZ.output_mode="comb_only";
defparam m41_cZ.lut_mask="cf22";
defparam m41_cZ.synch_mode="off";
defparam m41_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m41_a_cZ (
	.combout(m41_a),
	.dataa(a_o_17),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m41_a_cZ.operation_mode="normal";
defparam m41_a_cZ.output_mode="comb_only";
defparam m41_a_cZ.lut_mask="225f";
defparam m41_a_cZ.synch_mode="off";
defparam m41_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m46_cZ (
	.combout(m46),
	.dataa(m7),
	.datab(a_o_18),
	.datac(m4),
	.datad(m46_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m46_cZ.operation_mode="normal";
defparam m46_cZ.output_mode="comb_only";
defparam m46_cZ.lut_mask="cf22";
defparam m46_cZ.synch_mode="off";
defparam m46_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m46_a_cZ (
	.combout(m46_a),
	.dataa(a_o_18),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m46_a_cZ.operation_mode="normal";
defparam m46_a_cZ.output_mode="comb_only";
defparam m46_a_cZ.lut_mask="225f";
defparam m46_a_cZ.synch_mode="off";
defparam m46_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m51_cZ (
	.combout(m51),
	.dataa(m7),
	.datab(a_o_19),
	.datac(m4),
	.datad(m51_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m51_cZ.operation_mode="normal";
defparam m51_cZ.output_mode="comb_only";
defparam m51_cZ.lut_mask="cf22";
defparam m51_cZ.synch_mode="off";
defparam m51_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m51_a_cZ (
	.combout(m51_a),
	.dataa(a_o_19),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m51_a_cZ.operation_mode="normal";
defparam m51_a_cZ.output_mode="comb_only";
defparam m51_a_cZ.lut_mask="225f";
defparam m51_a_cZ.synch_mode="off";
defparam m51_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m56_cZ (
	.combout(m56),
	.dataa(m7),
	.datab(a_o_20),
	.datac(m4),
	.datad(m56_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m56_cZ.operation_mode="normal";
defparam m56_cZ.output_mode="comb_only";
defparam m56_cZ.lut_mask="cf22";
defparam m56_cZ.synch_mode="off";
defparam m56_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m56_a_cZ (
	.combout(m56_a),
	.dataa(a_o_20),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m56_a_cZ.operation_mode="normal";
defparam m56_a_cZ.output_mode="comb_only";
defparam m56_a_cZ.lut_mask="225f";
defparam m56_a_cZ.synch_mode="off";
defparam m56_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m61_cZ (
	.combout(m61),
	.dataa(m7),
	.datab(a_o_22),
	.datac(m4),
	.datad(m61_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m61_cZ.operation_mode="normal";
defparam m61_cZ.output_mode="comb_only";
defparam m61_cZ.lut_mask="cf22";
defparam m61_cZ.synch_mode="off";
defparam m61_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m61_a_cZ (
	.combout(m61_a),
	.dataa(a_o_22),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m61_a_cZ.operation_mode="normal";
defparam m61_a_cZ.output_mode="comb_only";
defparam m61_a_cZ.lut_mask="225f";
defparam m61_a_cZ.synch_mode="off";
defparam m61_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m66_cZ (
	.combout(m66),
	.dataa(m7),
	.datab(a_o_23),
	.datac(m4),
	.datad(m66_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m66_cZ.operation_mode="normal";
defparam m66_cZ.output_mode="comb_only";
defparam m66_cZ.lut_mask="cf22";
defparam m66_cZ.synch_mode="off";
defparam m66_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m66_a_cZ (
	.combout(m66_a),
	.dataa(a_o_23),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m66_a_cZ.operation_mode="normal";
defparam m66_a_cZ.output_mode="comb_only";
defparam m66_a_cZ.lut_mask="225f";
defparam m66_a_cZ.synch_mode="off";
defparam m66_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m71_cZ (
	.combout(m71),
	.dataa(m7),
	.datab(a_o_24),
	.datac(m4),
	.datad(m71_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m71_cZ.operation_mode="normal";
defparam m71_cZ.output_mode="comb_only";
defparam m71_cZ.lut_mask="cf22";
defparam m71_cZ.synch_mode="off";
defparam m71_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m71_a_cZ (
	.combout(m71_a),
	.dataa(a_o_24),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m71_a_cZ.operation_mode="normal";
defparam m71_a_cZ.output_mode="comb_only";
defparam m71_a_cZ.lut_mask="225f";
defparam m71_a_cZ.synch_mode="off";
defparam m71_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m76_cZ (
	.combout(m76),
	.dataa(m7),
	.datab(a_o_25),
	.datac(m4),
	.datad(m76_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m76_cZ.operation_mode="normal";
defparam m76_cZ.output_mode="comb_only";
defparam m76_cZ.lut_mask="cf22";
defparam m76_cZ.synch_mode="off";
defparam m76_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m76_a_cZ (
	.combout(m76_a),
	.dataa(a_o_25),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m76_a_cZ.operation_mode="normal";
defparam m76_a_cZ.output_mode="comb_only";
defparam m76_a_cZ.lut_mask="225f";
defparam m76_a_cZ.synch_mode="off";
defparam m76_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m81_cZ (
	.combout(m81),
	.dataa(m7),
	.datab(a_o_26),
	.datac(m4),
	.datad(m81_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m81_cZ.operation_mode="normal";
defparam m81_cZ.output_mode="comb_only";
defparam m81_cZ.lut_mask="cf22";
defparam m81_cZ.synch_mode="off";
defparam m81_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m81_a_cZ (
	.combout(m81_a),
	.dataa(a_o_26),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m81_a_cZ.operation_mode="normal";
defparam m81_a_cZ.output_mode="comb_only";
defparam m81_a_cZ.lut_mask="225f";
defparam m81_a_cZ.synch_mode="off";
defparam m81_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m86_cZ (
	.combout(m86),
	.dataa(m7),
	.datab(a_o_27),
	.datac(m4),
	.datad(m86_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m86_cZ.operation_mode="normal";
defparam m86_cZ.output_mode="comb_only";
defparam m86_cZ.lut_mask="cf22";
defparam m86_cZ.synch_mode="off";
defparam m86_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m86_a_cZ (
	.combout(m86_a),
	.dataa(a_o_27),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m86_a_cZ.operation_mode="normal";
defparam m86_a_cZ.output_mode="comb_only";
defparam m86_a_cZ.lut_mask="225f";
defparam m86_a_cZ.synch_mode="off";
defparam m86_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m91_cZ (
	.combout(m91),
	.dataa(m7),
	.datab(a_o_29),
	.datac(m4),
	.datad(m91_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m91_cZ.operation_mode="normal";
defparam m91_cZ.output_mode="comb_only";
defparam m91_cZ.lut_mask="cf22";
defparam m91_cZ.synch_mode="off";
defparam m91_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m91_a_cZ (
	.combout(m91_a),
	.dataa(a_o_29),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m91_a_cZ.operation_mode="normal";
defparam m91_a_cZ.output_mode="comb_only";
defparam m91_a_cZ.lut_mask="225f";
defparam m91_a_cZ.synch_mode="off";
defparam m91_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m96_cZ (
	.combout(m96),
	.dataa(m7),
	.datab(a_o_30),
	.datac(m4),
	.datad(m96_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m96_cZ.operation_mode="normal";
defparam m96_cZ.output_mode="comb_only";
defparam m96_cZ.lut_mask="cf22";
defparam m96_cZ.synch_mode="off";
defparam m96_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m96_a_cZ (
	.combout(m96_a),
	.dataa(a_o_30),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m96_a_cZ.operation_mode="normal";
defparam m96_a_cZ.output_mode="comb_only";
defparam m96_a_cZ.lut_mask="225f";
defparam m96_a_cZ.synch_mode="off";
defparam m96_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m101_cZ (
	.combout(m101),
	.dataa(m7),
	.datab(m4),
	.datac(a_o_31),
	.datad(m101_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m101_cZ.operation_mode="normal";
defparam m101_cZ.output_mode="comb_only";
defparam m101_cZ.lut_mask="f30a";
defparam m101_cZ.synch_mode="off";
defparam m101_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m101_a_cZ (
	.combout(m101_a),
	.dataa(a_o_31),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m101_a_cZ.operation_mode="normal";
defparam m101_a_cZ.output_mode="comb_only";
defparam m101_a_cZ.lut_mask="225f";
defparam m101_a_cZ.synch_mode="off";
defparam m101_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m112_cZ (
	.combout(m112),
	.dataa(m7),
	.datab(m4),
	.datac(a_o_2),
	.datad(m112_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m112_cZ.operation_mode="normal";
defparam m112_cZ.output_mode="comb_only";
defparam m112_cZ.lut_mask="f30a";
defparam m112_cZ.synch_mode="off";
defparam m112_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m112_a_cZ (
	.combout(m112_a),
	.dataa(m9),
	.datab(m5),
	.datac(b_o_iv_0_2),
	.datad(a_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m112_a_cZ.operation_mode="normal";
defparam m112_a_cZ.output_mode="comb_only";
defparam m112_a_cZ.lut_mask="530f";
defparam m112_a_cZ.synch_mode="off";
defparam m112_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m117_cZ (
	.combout(m117),
	.dataa(m7),
	.datab(a_o_9),
	.datac(m4),
	.datad(m117_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m117_cZ.operation_mode="normal";
defparam m117_cZ.output_mode="comb_only";
defparam m117_cZ.lut_mask="cf22";
defparam m117_cZ.synch_mode="off";
defparam m117_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m117_a_cZ (
	.combout(m117_a),
	.dataa(a_o_9),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m117_a_cZ.operation_mode="normal";
defparam m117_a_cZ.output_mode="comb_only";
defparam m117_a_cZ.lut_mask="225f";
defparam m117_a_cZ.synch_mode="off";
defparam m117_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m122_cZ (
	.combout(m122),
	.dataa(m7),
	.datab(a_o_12),
	.datac(m4),
	.datad(m122_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m122_cZ.operation_mode="normal";
defparam m122_cZ.output_mode="comb_only";
defparam m122_cZ.lut_mask="cf22";
defparam m122_cZ.synch_mode="off";
defparam m122_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m122_a_cZ (
	.combout(m122_a),
	.dataa(a_o_12),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m122_a_cZ.operation_mode="normal";
defparam m122_a_cZ.output_mode="comb_only";
defparam m122_a_cZ.lut_mask="225f";
defparam m122_a_cZ.synch_mode="off";
defparam m122_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m127_cZ (
	.combout(m127),
	.dataa(m7),
	.datab(a_o_13),
	.datac(m4),
	.datad(m127_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m127_cZ.operation_mode="normal";
defparam m127_cZ.output_mode="comb_only";
defparam m127_cZ.lut_mask="cf22";
defparam m127_cZ.synch_mode="off";
defparam m127_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m127_a_cZ (
	.combout(m127_a),
	.dataa(a_o_13),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m127_a_cZ.operation_mode="normal";
defparam m127_a_cZ.output_mode="comb_only";
defparam m127_a_cZ.lut_mask="225f";
defparam m127_a_cZ.synch_mode="off";
defparam m127_a_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m132_cZ (
	.combout(m132),
	.dataa(m7),
	.datab(a_o_21),
	.datac(m4),
	.datad(m132_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m132_cZ.operation_mode="normal";
defparam m132_cZ.output_mode="comb_only";
defparam m132_cZ.lut_mask="cf22";
defparam m132_cZ.synch_mode="off";
defparam m132_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m132_a_cZ (
	.combout(m132_a),
	.dataa(a_o_21),
	.datab(m9),
	.datac(m5),
	.datad(b_o_iv_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m132_a_cZ.operation_mode="normal";
defparam m132_a_cZ.output_mode="comb_only";
defparam m132_a_cZ.lut_mask="225f";
defparam m132_a_cZ.synch_mode="off";
defparam m132_a_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_sn_m14_0_0_cZ (
	.combout(alu_out_sn_m14_0_0),
	.dataa(alu_func_o_4),
	.datab(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.datac(alu_out_sn_m14_0_0_a4),
	.datad(alu_out_sn_m14_0_0_a4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_sn_m14_0_0_cZ.operation_mode="normal";
defparam alu_out_sn_m14_0_0_cZ.output_mode="comb_only";
defparam alu_out_sn_m14_0_0_cZ.lut_mask="fff2";
defparam alu_out_sn_m14_0_0_cZ.synch_mode="off";
defparam alu_out_sn_m14_0_0_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_9_a2_0_ (
	.combout(alu_out_9_a2_0),
	.dataa(alu_func_o_0),
	.datab(alu_out_9_a2_a[0]),
	.datac(lt31),
	.datad(sum_add32),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_9_a2_0_.operation_mode="normal";
defparam alu_out_9_a2_0_.output_mode="comb_only";
defparam alu_out_9_a2_0_.lut_mask="c840";
defparam alu_out_9_a2_0_.synch_mode="off";
defparam alu_out_9_a2_0_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_9_a2_a_0_ (
	.combout(alu_out_9_a2_a[0]),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_9_a2_a_0_.operation_mode="normal";
defparam alu_out_9_a2_a_0_.output_mode="comb_only";
defparam alu_out_9_a2_a_0_.lut_mask="0100";
defparam alu_out_9_a2_a_0_.synch_mode="off";
defparam alu_out_9_a2_a_0_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a2_1_28_ (
	.combout(alu_out_0_a2_1_0),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(alu_out_sn_m14_0_0_a4),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a2_1_28_.operation_mode="normal";
defparam alu_out_0_a2_1_28_.output_mode="comb_only";
defparam alu_out_0_a2_1_28_.lut_mask="9000";
defparam alu_out_0_a2_1_28_.synch_mode="off";
defparam alu_out_0_a2_1_28_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a3_0_3_ (
	.combout(alu_out_0_a3_0_0),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_4),
	.datac(m7_e),
	.datad(alu_out_sn_m14_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a3_0_3_.operation_mode="normal";
defparam alu_out_0_a3_0_3_.output_mode="comb_only";
defparam alu_out_0_a3_0_3_.lut_mask="8000";
defparam alu_out_0_a3_0_3_.synch_mode="off";
defparam alu_out_0_a3_0_3_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_sn_m14_0_0_a4_0_cZ (
	.combout(alu_out_sn_m14_0_0_a4_0),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_4),
	.datad(alu_out_sn_m14_0_0_o3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_sn_m14_0_0_a4_0_cZ.operation_mode="normal";
defparam alu_out_sn_m14_0_0_a4_0_cZ.output_mode="comb_only";
defparam alu_out_sn_m14_0_0_a4_0_cZ.lut_mask="0800";
defparam alu_out_sn_m14_0_0_a4_0_cZ.synch_mode="off";
defparam alu_out_sn_m14_0_0_a4_0_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m4_0_4_ (
	.combout(alu_out_7_0_0_m4_0[4]),
	.dataa(alu_func_o_4),
	.datab(alu_out_7_0_0_m4_0_a[4]),
	.datac(alu_out_sn_m14_0_0_o3),
	.datad(b_o_iv_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m4_0_4_.operation_mode="normal";
defparam alu_out_7_0_0_m4_0_4_.output_mode="comb_only";
defparam alu_out_7_0_0_m4_0_4_.lut_mask="880a";
defparam alu_out_7_0_0_m4_0_4_.synch_mode="off";
defparam alu_out_7_0_0_m4_0_4_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m4_0_a_4_ (
	.combout(alu_out_7_0_0_m4_0_a[4]),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(alu_func_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m4_0_a_4_.operation_mode="normal";
defparam alu_out_7_0_0_m4_0_a_4_.output_mode="comb_only";
defparam alu_out_7_0_0_m4_0_a_4_.lut_mask="1313";
defparam alu_out_7_0_0_m4_0_a_4_.synch_mode="off";
defparam alu_out_7_0_0_m4_0_a_4_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_9_a2_1_1_0_ (
	.combout(alu_out_9_a2_1_1_0),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(alu_out_sn_m14_0_0_a4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_9_a2_1_1_0_.operation_mode="normal";
defparam alu_out_9_a2_1_1_0_.output_mode="comb_only";
defparam alu_out_9_a2_1_1_0_.lut_mask="9090";
defparam alu_out_9_a2_1_1_0_.synch_mode="off";
defparam alu_out_9_a2_1_1_0_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_1_ (
	.combout(un1_b_1_combout[1]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_1_.operation_mode="normal";
defparam un1_b_1_1_.output_mode="comb_only";
defparam un1_b_1_1_.lut_mask="30cf";
defparam un1_b_1_1_.synch_mode="off";
defparam un1_b_1_1_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_2_ (
	.combout(un1_b_1_combout[2]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_2_.operation_mode="normal";
defparam un1_b_1_2_.output_mode="comb_only";
defparam un1_b_1_2_.lut_mask="30cf";
defparam un1_b_1_2_.synch_mode="off";
defparam un1_b_1_2_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_3_ (
	.combout(un1_b_1_combout[3]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_3_.operation_mode="normal";
defparam un1_b_1_3_.output_mode="comb_only";
defparam un1_b_1_3_.lut_mask="30cf";
defparam un1_b_1_3_.synch_mode="off";
defparam un1_b_1_3_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_4_ (
	.combout(un1_b_1_combout[4]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_4_.operation_mode="normal";
defparam un1_b_1_4_.output_mode="comb_only";
defparam un1_b_1_4_.lut_mask="30cf";
defparam un1_b_1_4_.synch_mode="off";
defparam un1_b_1_4_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_5_ (
	.combout(un1_b_1_combout[5]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_5_.operation_mode="normal";
defparam un1_b_1_5_.output_mode="comb_only";
defparam un1_b_1_5_.lut_mask="30cf";
defparam un1_b_1_5_.synch_mode="off";
defparam un1_b_1_5_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_6_ (
	.combout(un1_b_1_combout[6]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_6_.operation_mode="normal";
defparam un1_b_1_6_.output_mode="comb_only";
defparam un1_b_1_6_.lut_mask="30cf";
defparam un1_b_1_6_.synch_mode="off";
defparam un1_b_1_6_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_7_ (
	.combout(un1_b_1_combout[7]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_7_.operation_mode="normal";
defparam un1_b_1_7_.output_mode="comb_only";
defparam un1_b_1_7_.lut_mask="30cf";
defparam un1_b_1_7_.synch_mode="off";
defparam un1_b_1_7_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_8_ (
	.combout(un1_b_1_combout[8]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_8_.operation_mode="normal";
defparam un1_b_1_8_.output_mode="comb_only";
defparam un1_b_1_8_.lut_mask="30cf";
defparam un1_b_1_8_.synch_mode="off";
defparam un1_b_1_8_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_9_ (
	.combout(un1_b_1_combout[9]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_9_.operation_mode="normal";
defparam un1_b_1_9_.output_mode="comb_only";
defparam un1_b_1_9_.lut_mask="30cf";
defparam un1_b_1_9_.synch_mode="off";
defparam un1_b_1_9_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_10_ (
	.combout(un1_b_1_combout[10]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_10_.operation_mode="normal";
defparam un1_b_1_10_.output_mode="comb_only";
defparam un1_b_1_10_.lut_mask="30cf";
defparam un1_b_1_10_.synch_mode="off";
defparam un1_b_1_10_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_11_ (
	.combout(un1_b_1_combout[11]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_11_.operation_mode="normal";
defparam un1_b_1_11_.output_mode="comb_only";
defparam un1_b_1_11_.lut_mask="30cf";
defparam un1_b_1_11_.synch_mode="off";
defparam un1_b_1_11_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_12_ (
	.combout(un1_b_1_combout[12]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_12_.operation_mode="normal";
defparam un1_b_1_12_.output_mode="comb_only";
defparam un1_b_1_12_.lut_mask="30cf";
defparam un1_b_1_12_.synch_mode="off";
defparam un1_b_1_12_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_13_ (
	.combout(un1_b_1_combout[13]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_13_.operation_mode="normal";
defparam un1_b_1_13_.output_mode="comb_only";
defparam un1_b_1_13_.lut_mask="30cf";
defparam un1_b_1_13_.synch_mode="off";
defparam un1_b_1_13_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_14_ (
	.combout(un1_b_1_combout[14]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_14_.operation_mode="normal";
defparam un1_b_1_14_.output_mode="comb_only";
defparam un1_b_1_14_.lut_mask="30cf";
defparam un1_b_1_14_.synch_mode="off";
defparam un1_b_1_14_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_15_ (
	.combout(un1_b_1_combout[15]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_15_.operation_mode="normal";
defparam un1_b_1_15_.output_mode="comb_only";
defparam un1_b_1_15_.lut_mask="30cf";
defparam un1_b_1_15_.synch_mode="off";
defparam un1_b_1_15_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_16_ (
	.combout(un1_b_1_combout[16]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_16_.operation_mode="normal";
defparam un1_b_1_16_.output_mode="comb_only";
defparam un1_b_1_16_.lut_mask="30cf";
defparam un1_b_1_16_.synch_mode="off";
defparam un1_b_1_16_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_17_ (
	.combout(un1_b_1_combout[17]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_17_.operation_mode="normal";
defparam un1_b_1_17_.output_mode="comb_only";
defparam un1_b_1_17_.lut_mask="30cf";
defparam un1_b_1_17_.synch_mode="off";
defparam un1_b_1_17_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_18_ (
	.combout(un1_b_1_combout[18]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_18_.operation_mode="normal";
defparam un1_b_1_18_.output_mode="comb_only";
defparam un1_b_1_18_.lut_mask="30cf";
defparam un1_b_1_18_.synch_mode="off";
defparam un1_b_1_18_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_19_ (
	.combout(un1_b_1_combout[19]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_19_.operation_mode="normal";
defparam un1_b_1_19_.output_mode="comb_only";
defparam un1_b_1_19_.lut_mask="30cf";
defparam un1_b_1_19_.synch_mode="off";
defparam un1_b_1_19_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_20_ (
	.combout(un1_b_1_combout[20]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_20_.operation_mode="normal";
defparam un1_b_1_20_.output_mode="comb_only";
defparam un1_b_1_20_.lut_mask="30cf";
defparam un1_b_1_20_.synch_mode="off";
defparam un1_b_1_20_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_21_ (
	.combout(un1_b_1_combout[21]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_21_.operation_mode="normal";
defparam un1_b_1_21_.output_mode="comb_only";
defparam un1_b_1_21_.lut_mask="30cf";
defparam un1_b_1_21_.synch_mode="off";
defparam un1_b_1_21_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_22_ (
	.combout(un1_b_1_combout[22]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_22_.operation_mode="normal";
defparam un1_b_1_22_.output_mode="comb_only";
defparam un1_b_1_22_.lut_mask="30cf";
defparam un1_b_1_22_.synch_mode="off";
defparam un1_b_1_22_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_23_ (
	.combout(un1_b_1_combout[23]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_23_.operation_mode="normal";
defparam un1_b_1_23_.output_mode="comb_only";
defparam un1_b_1_23_.lut_mask="30cf";
defparam un1_b_1_23_.synch_mode="off";
defparam un1_b_1_23_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_24_ (
	.combout(un1_b_1_combout[24]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_24_.operation_mode="normal";
defparam un1_b_1_24_.output_mode="comb_only";
defparam un1_b_1_24_.lut_mask="30cf";
defparam un1_b_1_24_.synch_mode="off";
defparam un1_b_1_24_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_25_ (
	.combout(un1_b_1_combout[25]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_25_.operation_mode="normal";
defparam un1_b_1_25_.output_mode="comb_only";
defparam un1_b_1_25_.lut_mask="30cf";
defparam un1_b_1_25_.synch_mode="off";
defparam un1_b_1_25_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_26_ (
	.combout(un1_b_1_combout[26]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_26_.operation_mode="normal";
defparam un1_b_1_26_.output_mode="comb_only";
defparam un1_b_1_26_.lut_mask="30cf";
defparam un1_b_1_26_.synch_mode="off";
defparam un1_b_1_26_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_27_ (
	.combout(un1_b_1_combout[27]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_27_.operation_mode="normal";
defparam un1_b_1_27_.output_mode="comb_only";
defparam un1_b_1_27_.lut_mask="30cf";
defparam un1_b_1_27_.synch_mode="off";
defparam un1_b_1_27_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_28_ (
	.combout(un1_b_1_combout[28]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_28_.operation_mode="normal";
defparam un1_b_1_28_.output_mode="comb_only";
defparam un1_b_1_28_.lut_mask="30cf";
defparam un1_b_1_28_.synch_mode="off";
defparam un1_b_1_28_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_29_ (
	.combout(un1_b_1_combout[29]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_29_.operation_mode="normal";
defparam un1_b_1_29_.output_mode="comb_only";
defparam un1_b_1_29_.lut_mask="30cf";
defparam un1_b_1_29_.synch_mode="off";
defparam un1_b_1_29_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_30_ (
	.combout(un1_b_1_combout[30]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_30_.operation_mode="normal";
defparam un1_b_1_30_.output_mode="comb_only";
defparam un1_b_1_30_.lut_mask="30cf";
defparam un1_b_1_30_.synch_mode="off";
defparam un1_b_1_30_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_31_ (
	.combout(un1_b_1_combout[31]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_31_.operation_mode="normal";
defparam un1_b_1_31_.output_mode="comb_only";
defparam un1_b_1_31_.lut_mask="30cf";
defparam un1_b_1_31_.synch_mode="off";
defparam un1_b_1_31_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m4_3_ (
	.combout(alu_out_7_0_0_m4[3]),
	.dataa(alu_func_o_1),
	.datab(alu_func_o_4),
	.datac(alu_out_0_a3[28]),
	.datad(b_o_iv_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m4_3_.operation_mode="normal";
defparam alu_out_7_0_0_m4_3_.output_mode="comb_only";
defparam alu_out_7_0_0_m4_3_.lut_mask="88f0";
defparam alu_out_7_0_0_m4_3_.synch_mode="off";
defparam alu_out_7_0_0_m4_3_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m4_5_ (
	.combout(alu_out_7_0_0_m4[5]),
	.dataa(alu_func_o_1),
	.datab(alu_func_o_4),
	.datac(alu_out_0_a3[28]),
	.datad(b_o_iv_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m4_5_.operation_mode="normal";
defparam alu_out_7_0_0_m4_5_.output_mode="comb_only";
defparam alu_out_7_0_0_m4_5_.lut_mask="88f0";
defparam alu_out_7_0_0_m4_5_.synch_mode="off";
defparam alu_out_7_0_0_m4_5_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m4_6_ (
	.combout(alu_out_7_0_0_m4[6]),
	.dataa(alu_func_o_1),
	.datab(alu_func_o_4),
	.datac(alu_out_0_a3[28]),
	.datad(b_o_iv_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m4_6_.operation_mode="normal";
defparam alu_out_7_0_0_m4_6_.output_mode="comb_only";
defparam alu_out_7_0_0_m4_6_.lut_mask="88f0";
defparam alu_out_7_0_0_m4_6_.synch_mode="off";
defparam alu_out_7_0_0_m4_6_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_7_0_0_m4_10_ (
	.combout(alu_out_7_0_0_m4[10]),
	.dataa(alu_func_o_1),
	.datab(alu_func_o_4),
	.datac(alu_out_0_a3[28]),
	.datad(b_o_iv_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_7_0_0_m4_10_.operation_mode="normal";
defparam alu_out_7_0_0_m4_10_.output_mode="comb_only";
defparam alu_out_7_0_0_m4_10_.lut_mask="88f0";
defparam alu_out_7_0_0_m4_10_.synch_mode="off";
defparam alu_out_7_0_0_m4_10_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_b_1_0_ (
	.combout(un1_b_1_combout[0]),
	.dataa(VCC),
	.datab(alu_func_o_1),
	.datac(alu_out_sn_m14_0_0_a4_0),
	.datad(b_o_iv_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_1_0_.operation_mode="normal";
defparam un1_b_1_0_.output_mode="comb_only";
defparam un1_b_1_0_.lut_mask="30cf";
defparam un1_b_1_0_.synch_mode="off";
defparam un1_b_1_0_.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_sn_m14_0_0_a4_cZ (
	.combout(alu_out_sn_m14_0_0_a4),
	.dataa(VCC),
	.datab(alu_func_o_3),
	.datac(alu_func_o_1),
	.datad(alu_func_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_sn_m14_0_0_a4_cZ.operation_mode="normal";
defparam alu_out_sn_m14_0_0_a4_cZ.output_mode="comb_only";
defparam alu_out_sn_m14_0_0_a4_cZ.lut_mask="3000";
defparam alu_out_sn_m14_0_0_a4_cZ.synch_mode="off";
defparam alu_out_sn_m14_0_0_a4_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m7_cZ (
	.combout(m7),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(alu_func_o_1),
	.datad(alu_out_sn_m14_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m7_cZ.operation_mode="normal";
defparam m7_cZ.output_mode="comb_only";
defparam m7_cZ.lut_mask="6cff";
defparam m7_cZ.synch_mode="off";
defparam m7_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m4_cZ (
	.combout(m4),
	.dataa(VCC),
	.datab(alu_func_o_0),
	.datac(alu_func_o_1),
	.datad(alu_out_sn_m14_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m4_cZ.operation_mode="normal";
defparam m4_cZ.output_mode="comb_only";
defparam m4_cZ.lut_mask="0c00";
defparam m4_cZ.synch_mode="off";
defparam m4_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_0_a3_28_ (
	.combout(alu_out_0_a3[28]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_4),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_0_a3_28_.operation_mode="normal";
defparam alu_out_0_a3_28_.output_mode="comb_only";
defparam alu_out_0_a3_28_.lut_mask="4444";
defparam alu_out_0_a3_28_.synch_mode="off";
defparam alu_out_0_a3_28_.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m3_cZ (
	.combout(m3),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_0),
	.datad(alu_out_sn_m14_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m3_cZ.operation_mode="normal";
defparam m3_cZ.output_mode="comb_only";
defparam m3_cZ.lut_mask="f000";
defparam m3_cZ.synch_mode="off";
defparam m3_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m5_cZ (
	.combout(m5),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_0),
	.datad(alu_out_sn_m14_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m5_cZ.operation_mode="normal";
defparam m5_cZ.output_mode="comb_only";
defparam m5_cZ.lut_mask="0f00";
defparam m5_cZ.synch_mode="off";
defparam m5_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m63_cZ (
	.combout(m63),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_out_sn_m14_0_0),
	.datad(un1_a_add23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m63_cZ.operation_mode="normal";
defparam m63_cZ.output_mode="comb_only";
defparam m63_cZ.lut_mask="f000";
defparam m63_cZ.synch_mode="off";
defparam m63_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m68_cZ (
	.combout(m68),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_out_sn_m14_0_0),
	.datad(un1_a_add24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m68_cZ.operation_mode="normal";
defparam m68_cZ.output_mode="comb_only";
defparam m68_cZ.lut_mask="f000";
defparam m68_cZ.synch_mode="off";
defparam m68_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m73_cZ (
	.combout(m73),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_out_sn_m14_0_0),
	.datad(un1_a_add25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m73_cZ.operation_mode="normal";
defparam m73_cZ.output_mode="comb_only";
defparam m73_cZ.lut_mask="f000";
defparam m73_cZ.synch_mode="off";
defparam m73_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m83_cZ (
	.combout(m83),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_out_sn_m14_0_0),
	.datad(un1_a_add27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m83_cZ.operation_mode="normal";
defparam m83_cZ.output_mode="comb_only";
defparam m83_cZ.lut_mask="f000";
defparam m83_cZ.synch_mode="off";
defparam m83_cZ.sum_lutc_input="datac";
// @5:253
  cyclone_lcell sum13_0_a2_cZ (
	.combout(sum13_0_a2),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_1),
	.datad(alu_out_sn_m14_0_0_a4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum13_0_a2_cZ.operation_mode="normal";
defparam sum13_0_a2_cZ.output_mode="comb_only";
defparam sum13_0_a2_cZ.lut_mask="0f00";
defparam sum13_0_a2_cZ.synch_mode="off";
defparam sum13_0_a2_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m7_e_cZ (
	.combout(m7_e),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m7_e_cZ.operation_mode="normal";
defparam m7_e_cZ.output_mode="comb_only";
defparam m7_e_cZ.lut_mask="8888";
defparam m7_e_cZ.synch_mode="off";
defparam m7_e_cZ.sum_lutc_input="datac";
// @5:184
  cyclone_lcell m9_cZ (
	.combout(m9),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_1),
	.datad(alu_out_sn_m14_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m9_cZ.operation_mode="normal";
defparam m9_cZ.output_mode="comb_only";
defparam m9_cZ.lut_mask="f000";
defparam m9_cZ.synch_mode="off";
defparam m9_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell alu_out_sn_m14_0_0_o3_cZ (
	.combout(alu_out_sn_m14_0_0_o3),
	.dataa(VCC),
	.datab(VCC),
	.datac(alu_func_o_0),
	.datad(alu_func_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_out_sn_m14_0_0_o3_cZ.operation_mode="normal";
defparam alu_out_sn_m14_0_0_o3_cZ.output_mode="comb_only";
defparam alu_out_sn_m14_0_0_o3_cZ.lut_mask="ff0f";
defparam alu_out_sn_m14_0_0_o3_cZ.synch_mode="off";
defparam alu_out_sn_m14_0_0_o3_cZ.sum_lutc_input="datac";
// @5:249
  cyclone_lcell un1_a_add31_cZ (
	.combout(un1_a_add31),
	.dataa(a_o_31),
	.datab(un1_b_1_combout[31]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add31_cZ.cin_used="true";
defparam un1_a_add31_cZ.operation_mode="normal";
defparam un1_a_add31_cZ.output_mode="comb_only";
defparam un1_a_add31_cZ.lut_mask="9696";
defparam un1_a_add31_cZ.synch_mode="off";
defparam un1_a_add31_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add30_cZ (
	.combout(un1_a_add30),
	.cout(un1_a_carry_30),
	.dataa(a_o_30),
	.datab(un1_b_1_combout[30]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add30_cZ.cin_used="true";
defparam un1_a_add30_cZ.operation_mode="arithmetic";
defparam un1_a_add30_cZ.output_mode="comb_only";
defparam un1_a_add30_cZ.lut_mask="96e8";
defparam un1_a_add30_cZ.synch_mode="off";
defparam un1_a_add30_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add29_cZ (
	.combout(un1_a_add29),
	.cout(un1_a_carry_29),
	.dataa(a_o_29),
	.datab(un1_b_1_combout[29]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add29_cZ.cin_used="true";
defparam un1_a_add29_cZ.operation_mode="arithmetic";
defparam un1_a_add29_cZ.output_mode="comb_only";
defparam un1_a_add29_cZ.lut_mask="96e8";
defparam un1_a_add29_cZ.synch_mode="off";
defparam un1_a_add29_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add28_cZ (
	.combout(un1_a_add28),
	.cout(un1_a_carry_28),
	.dataa(a_o_28),
	.datab(un1_b_1_combout[28]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add28_cZ.cin_used="true";
defparam un1_a_add28_cZ.operation_mode="arithmetic";
defparam un1_a_add28_cZ.output_mode="comb_only";
defparam un1_a_add28_cZ.lut_mask="96e8";
defparam un1_a_add28_cZ.synch_mode="off";
defparam un1_a_add28_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add27_cZ (
	.combout(un1_a_add27),
	.cout(un1_a_carry_27),
	.dataa(a_o_27),
	.datab(un1_b_1_combout[27]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add27_cZ.cin_used="true";
defparam un1_a_add27_cZ.operation_mode="arithmetic";
defparam un1_a_add27_cZ.output_mode="comb_only";
defparam un1_a_add27_cZ.lut_mask="96e8";
defparam un1_a_add27_cZ.synch_mode="off";
defparam un1_a_add27_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add26_cZ (
	.combout(un1_a_add26),
	.cout(un1_a_carry_26),
	.dataa(a_o_26),
	.datab(un1_b_1_combout[26]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add26_cZ.cin_used="true";
defparam un1_a_add26_cZ.operation_mode="arithmetic";
defparam un1_a_add26_cZ.output_mode="comb_only";
defparam un1_a_add26_cZ.lut_mask="96e8";
defparam un1_a_add26_cZ.synch_mode="off";
defparam un1_a_add26_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add25_cZ (
	.combout(un1_a_add25),
	.cout(un1_a_carry_25),
	.dataa(a_o_25),
	.datab(un1_b_1_combout[25]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add25_cZ.cin_used="true";
defparam un1_a_add25_cZ.operation_mode="arithmetic";
defparam un1_a_add25_cZ.output_mode="comb_only";
defparam un1_a_add25_cZ.lut_mask="96e8";
defparam un1_a_add25_cZ.synch_mode="off";
defparam un1_a_add25_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add24_cZ (
	.combout(un1_a_add24),
	.cout(un1_a_carry_24),
	.dataa(a_o_24),
	.datab(un1_b_1_combout[24]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add24_cZ.cin_used="true";
defparam un1_a_add24_cZ.operation_mode="arithmetic";
defparam un1_a_add24_cZ.output_mode="comb_only";
defparam un1_a_add24_cZ.lut_mask="96e8";
defparam un1_a_add24_cZ.synch_mode="off";
defparam un1_a_add24_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add23_cZ (
	.combout(un1_a_add23),
	.cout(un1_a_carry_23),
	.dataa(a_o_23),
	.datab(un1_b_1_combout[23]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add23_cZ.cin_used="true";
defparam un1_a_add23_cZ.operation_mode="arithmetic";
defparam un1_a_add23_cZ.output_mode="comb_only";
defparam un1_a_add23_cZ.lut_mask="96e8";
defparam un1_a_add23_cZ.synch_mode="off";
defparam un1_a_add23_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add22_cZ (
	.combout(un1_a_add22),
	.cout(un1_a_carry_22),
	.dataa(a_o_22),
	.datab(un1_b_1_combout[22]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add22_cZ.cin_used="true";
defparam un1_a_add22_cZ.operation_mode="arithmetic";
defparam un1_a_add22_cZ.output_mode="comb_only";
defparam un1_a_add22_cZ.lut_mask="96e8";
defparam un1_a_add22_cZ.synch_mode="off";
defparam un1_a_add22_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add21_cZ (
	.combout(un1_a_add21),
	.cout(un1_a_carry_21),
	.dataa(a_o_21),
	.datab(un1_b_1_combout[21]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add21_cZ.cin_used="true";
defparam un1_a_add21_cZ.operation_mode="arithmetic";
defparam un1_a_add21_cZ.output_mode="comb_only";
defparam un1_a_add21_cZ.lut_mask="96e8";
defparam un1_a_add21_cZ.synch_mode="off";
defparam un1_a_add21_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add20_cZ (
	.combout(un1_a_add20),
	.cout(un1_a_carry_20),
	.dataa(a_o_20),
	.datab(un1_b_1_combout[20]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add20_cZ.cin_used="true";
defparam un1_a_add20_cZ.operation_mode="arithmetic";
defparam un1_a_add20_cZ.output_mode="comb_only";
defparam un1_a_add20_cZ.lut_mask="96e8";
defparam un1_a_add20_cZ.synch_mode="off";
defparam un1_a_add20_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add19_cZ (
	.combout(un1_a_add19),
	.cout(un1_a_carry_19),
	.dataa(a_o_19),
	.datab(un1_b_1_combout[19]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add19_cZ.cin_used="true";
defparam un1_a_add19_cZ.operation_mode="arithmetic";
defparam un1_a_add19_cZ.output_mode="comb_only";
defparam un1_a_add19_cZ.lut_mask="96e8";
defparam un1_a_add19_cZ.synch_mode="off";
defparam un1_a_add19_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add18_cZ (
	.combout(un1_a_add18),
	.cout(un1_a_carry_18),
	.dataa(a_o_18),
	.datab(un1_b_1_combout[18]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add18_cZ.cin_used="true";
defparam un1_a_add18_cZ.operation_mode="arithmetic";
defparam un1_a_add18_cZ.output_mode="comb_only";
defparam un1_a_add18_cZ.lut_mask="96e8";
defparam un1_a_add18_cZ.synch_mode="off";
defparam un1_a_add18_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add17_cZ (
	.combout(un1_a_add17),
	.cout(un1_a_carry_17),
	.dataa(a_o_17),
	.datab(un1_b_1_combout[17]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add17_cZ.cin_used="true";
defparam un1_a_add17_cZ.operation_mode="arithmetic";
defparam un1_a_add17_cZ.output_mode="comb_only";
defparam un1_a_add17_cZ.lut_mask="96e8";
defparam un1_a_add17_cZ.synch_mode="off";
defparam un1_a_add17_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add16_cZ (
	.combout(un1_a_add16),
	.cout(un1_a_carry_16),
	.dataa(a_o_16),
	.datab(un1_b_1_combout[16]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add16_cZ.cin_used="true";
defparam un1_a_add16_cZ.operation_mode="arithmetic";
defparam un1_a_add16_cZ.output_mode="comb_only";
defparam un1_a_add16_cZ.lut_mask="96e8";
defparam un1_a_add16_cZ.synch_mode="off";
defparam un1_a_add16_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add15_cZ (
	.combout(un1_a_add15),
	.cout(un1_a_carry_15),
	.dataa(a_o_15),
	.datab(un1_b_1_combout[15]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add15_cZ.cin_used="true";
defparam un1_a_add15_cZ.operation_mode="arithmetic";
defparam un1_a_add15_cZ.output_mode="comb_only";
defparam un1_a_add15_cZ.lut_mask="96e8";
defparam un1_a_add15_cZ.synch_mode="off";
defparam un1_a_add15_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add14_cZ (
	.combout(un1_a_add14),
	.cout(un1_a_carry_14),
	.dataa(a_o_14),
	.datab(un1_b_1_combout[14]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add14_cZ.cin_used="true";
defparam un1_a_add14_cZ.operation_mode="arithmetic";
defparam un1_a_add14_cZ.output_mode="comb_only";
defparam un1_a_add14_cZ.lut_mask="96e8";
defparam un1_a_add14_cZ.synch_mode="off";
defparam un1_a_add14_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add13_cZ (
	.combout(un1_a_add13),
	.cout(un1_a_carry_13),
	.dataa(a_o_13),
	.datab(un1_b_1_combout[13]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add13_cZ.cin_used="true";
defparam un1_a_add13_cZ.operation_mode="arithmetic";
defparam un1_a_add13_cZ.output_mode="comb_only";
defparam un1_a_add13_cZ.lut_mask="96e8";
defparam un1_a_add13_cZ.synch_mode="off";
defparam un1_a_add13_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add12_cZ (
	.combout(un1_a_add12),
	.cout(un1_a_carry_12),
	.dataa(a_o_12),
	.datab(un1_b_1_combout[12]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add12_cZ.cin_used="true";
defparam un1_a_add12_cZ.operation_mode="arithmetic";
defparam un1_a_add12_cZ.output_mode="comb_only";
defparam un1_a_add12_cZ.lut_mask="96e8";
defparam un1_a_add12_cZ.synch_mode="off";
defparam un1_a_add12_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add11_cZ (
	.combout(un1_a_add11),
	.cout(un1_a_carry_11),
	.dataa(a_o_11),
	.datab(un1_b_1_combout[11]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add11_cZ.cin_used="true";
defparam un1_a_add11_cZ.operation_mode="arithmetic";
defparam un1_a_add11_cZ.output_mode="comb_only";
defparam un1_a_add11_cZ.lut_mask="96e8";
defparam un1_a_add11_cZ.synch_mode="off";
defparam un1_a_add11_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add10_cZ (
	.combout(un1_a_add10),
	.cout(un1_a_carry_10),
	.dataa(a_o_10),
	.datab(un1_b_1_combout[10]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add10_cZ.cin_used="true";
defparam un1_a_add10_cZ.operation_mode="arithmetic";
defparam un1_a_add10_cZ.output_mode="comb_only";
defparam un1_a_add10_cZ.lut_mask="96e8";
defparam un1_a_add10_cZ.synch_mode="off";
defparam un1_a_add10_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add9_cZ (
	.combout(un1_a_add9),
	.cout(un1_a_carry_9),
	.dataa(a_o_9),
	.datab(un1_b_1_combout[9]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add9_cZ.cin_used="true";
defparam un1_a_add9_cZ.operation_mode="arithmetic";
defparam un1_a_add9_cZ.output_mode="comb_only";
defparam un1_a_add9_cZ.lut_mask="96e8";
defparam un1_a_add9_cZ.synch_mode="off";
defparam un1_a_add9_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add8_cZ (
	.combout(un1_a_add8),
	.cout(un1_a_carry_8),
	.dataa(a_o_8),
	.datab(un1_b_1_combout[8]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add8_cZ.cin_used="true";
defparam un1_a_add8_cZ.operation_mode="arithmetic";
defparam un1_a_add8_cZ.output_mode="comb_only";
defparam un1_a_add8_cZ.lut_mask="96e8";
defparam un1_a_add8_cZ.synch_mode="off";
defparam un1_a_add8_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add7_cZ (
	.combout(un1_a_add7),
	.cout(un1_a_carry_7),
	.dataa(a_o_7),
	.datab(un1_b_1_combout[7]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add7_cZ.cin_used="true";
defparam un1_a_add7_cZ.operation_mode="arithmetic";
defparam un1_a_add7_cZ.output_mode="comb_only";
defparam un1_a_add7_cZ.lut_mask="96e8";
defparam un1_a_add7_cZ.synch_mode="off";
defparam un1_a_add7_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add6_cZ (
	.combout(un1_a_add6),
	.cout(un1_a_carry_6),
	.dataa(a_o_6),
	.datab(un1_b_1_combout[6]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add6_cZ.cin_used="true";
defparam un1_a_add6_cZ.operation_mode="arithmetic";
defparam un1_a_add6_cZ.output_mode="comb_only";
defparam un1_a_add6_cZ.lut_mask="96e8";
defparam un1_a_add6_cZ.synch_mode="off";
defparam un1_a_add6_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add5_cZ (
	.combout(un1_a_add5),
	.cout(un1_a_carry_5),
	.dataa(a_o_5),
	.datab(un1_b_1_combout[5]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add5_cZ.cin_used="true";
defparam un1_a_add5_cZ.operation_mode="arithmetic";
defparam un1_a_add5_cZ.output_mode="comb_only";
defparam un1_a_add5_cZ.lut_mask="96e8";
defparam un1_a_add5_cZ.synch_mode="off";
defparam un1_a_add5_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add4_cZ (
	.combout(un1_a_add4),
	.cout(un1_a_carry_4),
	.dataa(a_o_4),
	.datab(un1_b_1_combout[4]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add4_cZ.cin_used="true";
defparam un1_a_add4_cZ.operation_mode="arithmetic";
defparam un1_a_add4_cZ.output_mode="comb_only";
defparam un1_a_add4_cZ.lut_mask="96e8";
defparam un1_a_add4_cZ.synch_mode="off";
defparam un1_a_add4_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add3_cZ (
	.combout(un1_a_add3),
	.cout(un1_a_carry_3),
	.dataa(a_o_3),
	.datab(un1_b_1_combout[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add3_cZ.cin_used="true";
defparam un1_a_add3_cZ.operation_mode="arithmetic";
defparam un1_a_add3_cZ.output_mode="comb_only";
defparam un1_a_add3_cZ.lut_mask="96e8";
defparam un1_a_add3_cZ.synch_mode="off";
defparam un1_a_add3_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add2_cZ (
	.combout(un1_a_add2),
	.cout(un1_a_carry_2),
	.dataa(a_o_2),
	.datab(un1_b_1_combout[2]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add2_cZ.cin_used="true";
defparam un1_a_add2_cZ.operation_mode="arithmetic";
defparam un1_a_add2_cZ.output_mode="comb_only";
defparam un1_a_add2_cZ.lut_mask="96e8";
defparam un1_a_add2_cZ.synch_mode="off";
defparam un1_a_add2_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add1_cZ (
	.combout(un1_a_add1),
	.cout(un1_a_carry_1),
	.dataa(a_o_1),
	.datab(un1_b_1_combout[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add1_cZ.cin_used="true";
defparam un1_a_add1_cZ.operation_mode="arithmetic";
defparam un1_a_add1_cZ.output_mode="comb_only";
defparam un1_a_add1_cZ.lut_mask="96e8";
defparam un1_a_add1_cZ.synch_mode="off";
defparam un1_a_add1_cZ.sum_lutc_input="cin";
// @5:249
  cyclone_lcell un1_a_add0_cZ (
	.combout(un1_a_add0),
	.cout(un1_a_carry_0),
	.dataa(a_o_0),
	.datab(un1_b_1_combout[0]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(un1_a_add0_start_cout),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_a_add0_cZ.cin_used="true";
defparam un1_a_add0_cZ.operation_mode="arithmetic";
defparam un1_a_add0_cZ.output_mode="comb_only";
defparam un1_a_add0_cZ.lut_mask="698e";
defparam un1_a_add0_cZ.synch_mode="off";
defparam un1_a_add0_cZ.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add32_cZ (
	.combout(sum_add32),
	.dataa(b_o_iv_28),
	.datab(a_o_31),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_31),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add32_cZ.cin_used="true";
defparam sum_add32_cZ.operation_mode="normal";
defparam sum_add32_cZ.output_mode="comb_only";
defparam sum_add32_cZ.lut_mask="6969";
defparam sum_add32_cZ.synch_mode="off";
defparam sum_add32_cZ.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add31 (
	.combout(N_2),
	.cout(sum_carry_31),
	.dataa(b_o_iv_28),
	.datab(a_o_31),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add31.cin_used="true";
defparam sum_add31.operation_mode="arithmetic";
defparam sum_add31.output_mode="comb_only";
defparam sum_add31.lut_mask="69d4";
defparam sum_add31.synch_mode="off";
defparam sum_add31.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add30 (
	.combout(N_3),
	.cout(sum_carry_30),
	.dataa(b_o_iv_27),
	.datab(a_o_30),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add30.cin_used="true";
defparam sum_add30.operation_mode="arithmetic";
defparam sum_add30.output_mode="comb_only";
defparam sum_add30.lut_mask="69d4";
defparam sum_add30.synch_mode="off";
defparam sum_add30.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add29 (
	.combout(N_4),
	.cout(sum_carry_29),
	.dataa(b_o_iv_26),
	.datab(a_o_29),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add29.cin_used="true";
defparam sum_add29.operation_mode="arithmetic";
defparam sum_add29.output_mode="comb_only";
defparam sum_add29.lut_mask="69d4";
defparam sum_add29.synch_mode="off";
defparam sum_add29.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add28 (
	.combout(N_5),
	.cout(sum_carry_28),
	.dataa(b_o_iv_25),
	.datab(a_o_28),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add28.cin_used="true";
defparam sum_add28.operation_mode="arithmetic";
defparam sum_add28.output_mode="comb_only";
defparam sum_add28.lut_mask="69d4";
defparam sum_add28.synch_mode="off";
defparam sum_add28.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add27 (
	.combout(N_6),
	.cout(sum_carry_27),
	.dataa(b_o_iv_24),
	.datab(a_o_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add27.cin_used="true";
defparam sum_add27.operation_mode="arithmetic";
defparam sum_add27.output_mode="comb_only";
defparam sum_add27.lut_mask="69d4";
defparam sum_add27.synch_mode="off";
defparam sum_add27.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add26 (
	.combout(N_7),
	.cout(sum_carry_26),
	.dataa(b_o_iv_23),
	.datab(a_o_26),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add26.cin_used="true";
defparam sum_add26.operation_mode="arithmetic";
defparam sum_add26.output_mode="comb_only";
defparam sum_add26.lut_mask="69d4";
defparam sum_add26.synch_mode="off";
defparam sum_add26.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add25 (
	.combout(N_8),
	.cout(sum_carry_25),
	.dataa(b_o_iv_22),
	.datab(a_o_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add25.cin_used="true";
defparam sum_add25.operation_mode="arithmetic";
defparam sum_add25.output_mode="comb_only";
defparam sum_add25.lut_mask="69d4";
defparam sum_add25.synch_mode="off";
defparam sum_add25.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add24 (
	.combout(N_9),
	.cout(sum_carry_24),
	.dataa(b_o_iv_21),
	.datab(a_o_24),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add24.cin_used="true";
defparam sum_add24.operation_mode="arithmetic";
defparam sum_add24.output_mode="comb_only";
defparam sum_add24.lut_mask="69d4";
defparam sum_add24.synch_mode="off";
defparam sum_add24.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add23 (
	.combout(N_10),
	.cout(sum_carry_23),
	.dataa(b_o_iv_20),
	.datab(a_o_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add23.cin_used="true";
defparam sum_add23.operation_mode="arithmetic";
defparam sum_add23.output_mode="comb_only";
defparam sum_add23.lut_mask="69d4";
defparam sum_add23.synch_mode="off";
defparam sum_add23.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add22 (
	.combout(N_11),
	.cout(sum_carry_22),
	.dataa(b_o_iv_19),
	.datab(a_o_22),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add22.cin_used="true";
defparam sum_add22.operation_mode="arithmetic";
defparam sum_add22.output_mode="comb_only";
defparam sum_add22.lut_mask="69d4";
defparam sum_add22.synch_mode="off";
defparam sum_add22.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add21 (
	.combout(N_12),
	.cout(sum_carry_21),
	.dataa(b_o_iv_18),
	.datab(a_o_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add21.cin_used="true";
defparam sum_add21.operation_mode="arithmetic";
defparam sum_add21.output_mode="comb_only";
defparam sum_add21.lut_mask="69d4";
defparam sum_add21.synch_mode="off";
defparam sum_add21.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add20 (
	.combout(N_13),
	.cout(sum_carry_20),
	.dataa(b_o_iv_17),
	.datab(a_o_20),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add20.cin_used="true";
defparam sum_add20.operation_mode="arithmetic";
defparam sum_add20.output_mode="comb_only";
defparam sum_add20.lut_mask="69d4";
defparam sum_add20.synch_mode="off";
defparam sum_add20.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add19 (
	.combout(N_14),
	.cout(sum_carry_19),
	.dataa(b_o_iv_16),
	.datab(a_o_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add19.cin_used="true";
defparam sum_add19.operation_mode="arithmetic";
defparam sum_add19.output_mode="comb_only";
defparam sum_add19.lut_mask="69d4";
defparam sum_add19.synch_mode="off";
defparam sum_add19.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add18 (
	.combout(N_15),
	.cout(sum_carry_18),
	.dataa(b_o_iv_15),
	.datab(a_o_18),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add18.cin_used="true";
defparam sum_add18.operation_mode="arithmetic";
defparam sum_add18.output_mode="comb_only";
defparam sum_add18.lut_mask="69d4";
defparam sum_add18.synch_mode="off";
defparam sum_add18.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add17 (
	.combout(N_16),
	.cout(sum_carry_17),
	.dataa(b_o_iv_14),
	.datab(a_o_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add17.cin_used="true";
defparam sum_add17.operation_mode="arithmetic";
defparam sum_add17.output_mode="comb_only";
defparam sum_add17.lut_mask="69d4";
defparam sum_add17.synch_mode="off";
defparam sum_add17.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add16 (
	.combout(N_17),
	.cout(sum_carry_16),
	.dataa(b_o_iv_13),
	.datab(a_o_16),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add16.cin_used="true";
defparam sum_add16.operation_mode="arithmetic";
defparam sum_add16.output_mode="comb_only";
defparam sum_add16.lut_mask="69d4";
defparam sum_add16.synch_mode="off";
defparam sum_add16.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add15 (
	.combout(N_18),
	.cout(sum_carry_15),
	.dataa(b_o_iv_12),
	.datab(a_o_15),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add15.cin_used="true";
defparam sum_add15.operation_mode="arithmetic";
defparam sum_add15.output_mode="comb_only";
defparam sum_add15.lut_mask="69d4";
defparam sum_add15.synch_mode="off";
defparam sum_add15.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add14 (
	.combout(N_19),
	.cout(sum_carry_14),
	.dataa(b_o_iv_11),
	.datab(a_o_14),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add14.cin_used="true";
defparam sum_add14.operation_mode="arithmetic";
defparam sum_add14.output_mode="comb_only";
defparam sum_add14.lut_mask="69d4";
defparam sum_add14.synch_mode="off";
defparam sum_add14.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add13 (
	.combout(N_20),
	.cout(sum_carry_13),
	.dataa(b_o_iv_10),
	.datab(a_o_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add13.cin_used="true";
defparam sum_add13.operation_mode="arithmetic";
defparam sum_add13.output_mode="comb_only";
defparam sum_add13.lut_mask="69d4";
defparam sum_add13.synch_mode="off";
defparam sum_add13.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add12 (
	.combout(N_21),
	.cout(sum_carry_12),
	.dataa(b_o_iv_9),
	.datab(a_o_12),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add12.cin_used="true";
defparam sum_add12.operation_mode="arithmetic";
defparam sum_add12.output_mode="comb_only";
defparam sum_add12.lut_mask="69d4";
defparam sum_add12.synch_mode="off";
defparam sum_add12.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add11 (
	.combout(N_22),
	.cout(sum_carry_11),
	.dataa(b_o_iv_8),
	.datab(a_o_11),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add11.cin_used="true";
defparam sum_add11.operation_mode="arithmetic";
defparam sum_add11.output_mode="comb_only";
defparam sum_add11.lut_mask="69d4";
defparam sum_add11.synch_mode="off";
defparam sum_add11.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add10 (
	.combout(N_23),
	.cout(sum_carry_10),
	.dataa(b_o_iv_7),
	.datab(a_o_10),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add10.cin_used="true";
defparam sum_add10.operation_mode="arithmetic";
defparam sum_add10.output_mode="comb_only";
defparam sum_add10.lut_mask="69d4";
defparam sum_add10.synch_mode="off";
defparam sum_add10.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add9 (
	.combout(N_24),
	.cout(sum_carry_9),
	.dataa(b_o_iv_6),
	.datab(a_o_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add9.cin_used="true";
defparam sum_add9.operation_mode="arithmetic";
defparam sum_add9.output_mode="comb_only";
defparam sum_add9.lut_mask="69d4";
defparam sum_add9.synch_mode="off";
defparam sum_add9.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add8 (
	.combout(N_25),
	.cout(sum_carry_8),
	.dataa(b_o_iv_5),
	.datab(a_o_8),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add8.cin_used="true";
defparam sum_add8.operation_mode="arithmetic";
defparam sum_add8.output_mode="comb_only";
defparam sum_add8.lut_mask="69d4";
defparam sum_add8.synch_mode="off";
defparam sum_add8.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add7 (
	.combout(N_26),
	.cout(sum_carry_7),
	.dataa(b_o_iv_4),
	.datab(a_o_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add7.cin_used="true";
defparam sum_add7.operation_mode="arithmetic";
defparam sum_add7.output_mode="comb_only";
defparam sum_add7.lut_mask="69d4";
defparam sum_add7.synch_mode="off";
defparam sum_add7.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add6 (
	.combout(N_27),
	.cout(sum_carry_6),
	.dataa(b_o_iv_3),
	.datab(a_o_6),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add6.cin_used="true";
defparam sum_add6.operation_mode="arithmetic";
defparam sum_add6.output_mode="comb_only";
defparam sum_add6.lut_mask="69d4";
defparam sum_add6.synch_mode="off";
defparam sum_add6.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add5 (
	.combout(N_28),
	.cout(sum_carry_5),
	.dataa(b_o_iv_2),
	.datab(a_o_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add5.cin_used="true";
defparam sum_add5.operation_mode="arithmetic";
defparam sum_add5.output_mode="comb_only";
defparam sum_add5.lut_mask="69d4";
defparam sum_add5.synch_mode="off";
defparam sum_add5.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add4 (
	.combout(N_29),
	.cout(sum_carry_4),
	.dataa(b_o_iv_1),
	.datab(a_o_4),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add4.cin_used="true";
defparam sum_add4.operation_mode="arithmetic";
defparam sum_add4.output_mode="comb_only";
defparam sum_add4.lut_mask="69d4";
defparam sum_add4.synch_mode="off";
defparam sum_add4.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add3 (
	.combout(N_30),
	.cout(sum_carry_3),
	.dataa(b_o_iv_0),
	.datab(a_o_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add3.cin_used="true";
defparam sum_add3.operation_mode="arithmetic";
defparam sum_add3.output_mode="comb_only";
defparam sum_add3.lut_mask="69d4";
defparam sum_add3.synch_mode="off";
defparam sum_add3.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add2 (
	.combout(N_31),
	.cout(sum_carry_2),
	.dataa(b_o_iv_0_2),
	.datab(a_o_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add2.cin_used="true";
defparam sum_add2.operation_mode="arithmetic";
defparam sum_add2.output_mode="comb_only";
defparam sum_add2.lut_mask="69d4";
defparam sum_add2.synch_mode="off";
defparam sum_add2.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add1 (
	.combout(N_32),
	.cout(sum_carry_1),
	.dataa(b_o_iv_0_1),
	.datab(a_o_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(sum_carry_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add1.cin_used="true";
defparam sum_add1.operation_mode="arithmetic";
defparam sum_add1.output_mode="comb_only";
defparam sum_add1.lut_mask="69d4";
defparam sum_add1.synch_mode="off";
defparam sum_add1.sum_lutc_input="cin";
// @5:263
  cyclone_lcell sum_add0 (
	.combout(N_33),
	.cout(sum_carry_0),
	.dataa(b_o_iv_0_0),
	.datab(a_o_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sum_add0.operation_mode="arithmetic";
defparam sum_add0.output_mode="comb_only";
defparam sum_add0.lut_mask="66dd";
defparam sum_add0.synch_mode="off";
defparam sum_add0.sum_lutc_input="datac";
// @5:260
  cyclone_lcell un19_alu_out_lt31 (
	.combout(lt31),
	.dataa(a_o_31),
	.datab(b_o_iv_28),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_30),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt31.cin_used="true";
defparam un19_alu_out_lt31.operation_mode="normal";
defparam un19_alu_out_lt31.output_mode="comb_only";
defparam un19_alu_out_lt31.lut_mask="d4d4";
defparam un19_alu_out_lt31.synch_mode="off";
defparam un19_alu_out_lt31.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt30 (
	.combout(N_34),
	.cout(lt_30),
	.dataa(a_o_30),
	.datab(b_o_iv_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_29),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt30.cin_used="true";
defparam un19_alu_out_lt30.operation_mode="arithmetic";
defparam un19_alu_out_lt30.output_mode="comb_only";
defparam un19_alu_out_lt30.lut_mask="00d4";
defparam un19_alu_out_lt30.synch_mode="off";
defparam un19_alu_out_lt30.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt29 (
	.combout(N_35),
	.cout(lt_29),
	.dataa(a_o_29),
	.datab(b_o_iv_26),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_28),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt29.cin_used="true";
defparam un19_alu_out_lt29.operation_mode="arithmetic";
defparam un19_alu_out_lt29.output_mode="comb_only";
defparam un19_alu_out_lt29.lut_mask="00d4";
defparam un19_alu_out_lt29.synch_mode="off";
defparam un19_alu_out_lt29.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt28 (
	.combout(N_36),
	.cout(lt_28),
	.dataa(a_o_28),
	.datab(b_o_iv_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_27),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt28.cin_used="true";
defparam un19_alu_out_lt28.operation_mode="arithmetic";
defparam un19_alu_out_lt28.output_mode="comb_only";
defparam un19_alu_out_lt28.lut_mask="00d4";
defparam un19_alu_out_lt28.synch_mode="off";
defparam un19_alu_out_lt28.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt27 (
	.combout(N_37),
	.cout(lt_27),
	.dataa(a_o_27),
	.datab(b_o_iv_24),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_26),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt27.cin_used="true";
defparam un19_alu_out_lt27.operation_mode="arithmetic";
defparam un19_alu_out_lt27.output_mode="comb_only";
defparam un19_alu_out_lt27.lut_mask="00d4";
defparam un19_alu_out_lt27.synch_mode="off";
defparam un19_alu_out_lt27.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt26 (
	.combout(N_38),
	.cout(lt_26),
	.dataa(a_o_26),
	.datab(b_o_iv_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_25),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt26.cin_used="true";
defparam un19_alu_out_lt26.operation_mode="arithmetic";
defparam un19_alu_out_lt26.output_mode="comb_only";
defparam un19_alu_out_lt26.lut_mask="00d4";
defparam un19_alu_out_lt26.synch_mode="off";
defparam un19_alu_out_lt26.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt25 (
	.combout(N_39),
	.cout(lt_25),
	.dataa(a_o_25),
	.datab(b_o_iv_22),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_24),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt25.cin_used="true";
defparam un19_alu_out_lt25.operation_mode="arithmetic";
defparam un19_alu_out_lt25.output_mode="comb_only";
defparam un19_alu_out_lt25.lut_mask="00d4";
defparam un19_alu_out_lt25.synch_mode="off";
defparam un19_alu_out_lt25.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt24 (
	.combout(N_40),
	.cout(lt_24),
	.dataa(a_o_24),
	.datab(b_o_iv_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_23),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt24.cin_used="true";
defparam un19_alu_out_lt24.operation_mode="arithmetic";
defparam un19_alu_out_lt24.output_mode="comb_only";
defparam un19_alu_out_lt24.lut_mask="00d4";
defparam un19_alu_out_lt24.synch_mode="off";
defparam un19_alu_out_lt24.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt23 (
	.combout(N_41),
	.cout(lt_23),
	.dataa(a_o_23),
	.datab(b_o_iv_20),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_22),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt23.cin_used="true";
defparam un19_alu_out_lt23.operation_mode="arithmetic";
defparam un19_alu_out_lt23.output_mode="comb_only";
defparam un19_alu_out_lt23.lut_mask="00d4";
defparam un19_alu_out_lt23.synch_mode="off";
defparam un19_alu_out_lt23.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt22 (
	.combout(N_42),
	.cout(lt_22),
	.dataa(a_o_22),
	.datab(b_o_iv_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_21),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt22.cin_used="true";
defparam un19_alu_out_lt22.operation_mode="arithmetic";
defparam un19_alu_out_lt22.output_mode="comb_only";
defparam un19_alu_out_lt22.lut_mask="00d4";
defparam un19_alu_out_lt22.synch_mode="off";
defparam un19_alu_out_lt22.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt21 (
	.combout(N_43),
	.cout(lt_21),
	.dataa(a_o_21),
	.datab(b_o_iv_18),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_20),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt21.cin_used="true";
defparam un19_alu_out_lt21.operation_mode="arithmetic";
defparam un19_alu_out_lt21.output_mode="comb_only";
defparam un19_alu_out_lt21.lut_mask="00d4";
defparam un19_alu_out_lt21.synch_mode="off";
defparam un19_alu_out_lt21.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt20 (
	.combout(N_44),
	.cout(lt_20),
	.dataa(a_o_20),
	.datab(b_o_iv_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_19),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt20.cin_used="true";
defparam un19_alu_out_lt20.operation_mode="arithmetic";
defparam un19_alu_out_lt20.output_mode="comb_only";
defparam un19_alu_out_lt20.lut_mask="00d4";
defparam un19_alu_out_lt20.synch_mode="off";
defparam un19_alu_out_lt20.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt19 (
	.combout(N_45),
	.cout(lt_19),
	.dataa(a_o_19),
	.datab(b_o_iv_16),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_18),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt19.cin_used="true";
defparam un19_alu_out_lt19.operation_mode="arithmetic";
defparam un19_alu_out_lt19.output_mode="comb_only";
defparam un19_alu_out_lt19.lut_mask="00d4";
defparam un19_alu_out_lt19.synch_mode="off";
defparam un19_alu_out_lt19.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt18 (
	.combout(N_46),
	.cout(lt_18),
	.dataa(a_o_18),
	.datab(b_o_iv_15),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_17),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt18.cin_used="true";
defparam un19_alu_out_lt18.operation_mode="arithmetic";
defparam un19_alu_out_lt18.output_mode="comb_only";
defparam un19_alu_out_lt18.lut_mask="00d4";
defparam un19_alu_out_lt18.synch_mode="off";
defparam un19_alu_out_lt18.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt17 (
	.combout(N_47),
	.cout(lt_17),
	.dataa(a_o_17),
	.datab(b_o_iv_14),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_16),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt17.cin_used="true";
defparam un19_alu_out_lt17.operation_mode="arithmetic";
defparam un19_alu_out_lt17.output_mode="comb_only";
defparam un19_alu_out_lt17.lut_mask="00d4";
defparam un19_alu_out_lt17.synch_mode="off";
defparam un19_alu_out_lt17.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt16 (
	.combout(N_48),
	.cout(lt_16),
	.dataa(a_o_16),
	.datab(b_o_iv_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_15),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt16.cin_used="true";
defparam un19_alu_out_lt16.operation_mode="arithmetic";
defparam un19_alu_out_lt16.output_mode="comb_only";
defparam un19_alu_out_lt16.lut_mask="00d4";
defparam un19_alu_out_lt16.synch_mode="off";
defparam un19_alu_out_lt16.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt15 (
	.combout(N_49),
	.cout(lt_15),
	.dataa(a_o_15),
	.datab(b_o_iv_12),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_14),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt15.cin_used="true";
defparam un19_alu_out_lt15.operation_mode="arithmetic";
defparam un19_alu_out_lt15.output_mode="comb_only";
defparam un19_alu_out_lt15.lut_mask="00d4";
defparam un19_alu_out_lt15.synch_mode="off";
defparam un19_alu_out_lt15.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt14 (
	.combout(N_50),
	.cout(lt_14),
	.dataa(a_o_14),
	.datab(b_o_iv_11),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_13),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt14.cin_used="true";
defparam un19_alu_out_lt14.operation_mode="arithmetic";
defparam un19_alu_out_lt14.output_mode="comb_only";
defparam un19_alu_out_lt14.lut_mask="00d4";
defparam un19_alu_out_lt14.synch_mode="off";
defparam un19_alu_out_lt14.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt13 (
	.combout(N_51),
	.cout(lt_13),
	.dataa(a_o_13),
	.datab(b_o_iv_10),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_12),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt13.cin_used="true";
defparam un19_alu_out_lt13.operation_mode="arithmetic";
defparam un19_alu_out_lt13.output_mode="comb_only";
defparam un19_alu_out_lt13.lut_mask="00d4";
defparam un19_alu_out_lt13.synch_mode="off";
defparam un19_alu_out_lt13.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt12 (
	.combout(N_52),
	.cout(lt_12),
	.dataa(a_o_12),
	.datab(b_o_iv_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_11),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt12.cin_used="true";
defparam un19_alu_out_lt12.operation_mode="arithmetic";
defparam un19_alu_out_lt12.output_mode="comb_only";
defparam un19_alu_out_lt12.lut_mask="00d4";
defparam un19_alu_out_lt12.synch_mode="off";
defparam un19_alu_out_lt12.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt11 (
	.combout(N_53),
	.cout(lt_11),
	.dataa(a_o_11),
	.datab(b_o_iv_8),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_10),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt11.cin_used="true";
defparam un19_alu_out_lt11.operation_mode="arithmetic";
defparam un19_alu_out_lt11.output_mode="comb_only";
defparam un19_alu_out_lt11.lut_mask="00d4";
defparam un19_alu_out_lt11.synch_mode="off";
defparam un19_alu_out_lt11.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt10 (
	.combout(N_54),
	.cout(lt_10),
	.dataa(a_o_10),
	.datab(b_o_iv_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_9),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt10.cin_used="true";
defparam un19_alu_out_lt10.operation_mode="arithmetic";
defparam un19_alu_out_lt10.output_mode="comb_only";
defparam un19_alu_out_lt10.lut_mask="00d4";
defparam un19_alu_out_lt10.synch_mode="off";
defparam un19_alu_out_lt10.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt9 (
	.combout(N_55),
	.cout(lt_9),
	.dataa(a_o_9),
	.datab(b_o_iv_6),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_8),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt9.cin_used="true";
defparam un19_alu_out_lt9.operation_mode="arithmetic";
defparam un19_alu_out_lt9.output_mode="comb_only";
defparam un19_alu_out_lt9.lut_mask="00d4";
defparam un19_alu_out_lt9.synch_mode="off";
defparam un19_alu_out_lt9.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt8 (
	.combout(N_56),
	.cout(lt_8),
	.dataa(a_o_8),
	.datab(b_o_iv_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_7),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt8.cin_used="true";
defparam un19_alu_out_lt8.operation_mode="arithmetic";
defparam un19_alu_out_lt8.output_mode="comb_only";
defparam un19_alu_out_lt8.lut_mask="00d4";
defparam un19_alu_out_lt8.synch_mode="off";
defparam un19_alu_out_lt8.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt7 (
	.combout(N_57),
	.cout(lt_7),
	.dataa(a_o_7),
	.datab(b_o_iv_4),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_6),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt7.cin_used="true";
defparam un19_alu_out_lt7.operation_mode="arithmetic";
defparam un19_alu_out_lt7.output_mode="comb_only";
defparam un19_alu_out_lt7.lut_mask="00d4";
defparam un19_alu_out_lt7.synch_mode="off";
defparam un19_alu_out_lt7.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt6 (
	.combout(N_58),
	.cout(lt_6),
	.dataa(a_o_6),
	.datab(b_o_iv_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_5),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt6.cin_used="true";
defparam un19_alu_out_lt6.operation_mode="arithmetic";
defparam un19_alu_out_lt6.output_mode="comb_only";
defparam un19_alu_out_lt6.lut_mask="00d4";
defparam un19_alu_out_lt6.synch_mode="off";
defparam un19_alu_out_lt6.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt5 (
	.combout(N_59),
	.cout(lt_5),
	.dataa(a_o_5),
	.datab(b_o_iv_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_4),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt5.cin_used="true";
defparam un19_alu_out_lt5.operation_mode="arithmetic";
defparam un19_alu_out_lt5.output_mode="comb_only";
defparam un19_alu_out_lt5.lut_mask="00d4";
defparam un19_alu_out_lt5.synch_mode="off";
defparam un19_alu_out_lt5.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt4 (
	.combout(N_60),
	.cout(lt_4),
	.dataa(a_o_4),
	.datab(b_o_iv_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_3),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt4.cin_used="true";
defparam un19_alu_out_lt4.operation_mode="arithmetic";
defparam un19_alu_out_lt4.output_mode="comb_only";
defparam un19_alu_out_lt4.lut_mask="00d4";
defparam un19_alu_out_lt4.synch_mode="off";
defparam un19_alu_out_lt4.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt3 (
	.combout(N_61),
	.cout(lt_3),
	.dataa(a_o_3),
	.datab(b_o_iv_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt3.cin_used="true";
defparam un19_alu_out_lt3.operation_mode="arithmetic";
defparam un19_alu_out_lt3.output_mode="comb_only";
defparam un19_alu_out_lt3.lut_mask="00d4";
defparam un19_alu_out_lt3.synch_mode="off";
defparam un19_alu_out_lt3.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt2 (
	.combout(N_62),
	.cout(lt_2),
	.dataa(a_o_2),
	.datab(b_o_iv_0_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_1),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt2.cin_used="true";
defparam un19_alu_out_lt2.operation_mode="arithmetic";
defparam un19_alu_out_lt2.output_mode="comb_only";
defparam un19_alu_out_lt2.lut_mask="00d4";
defparam un19_alu_out_lt2.synch_mode="off";
defparam un19_alu_out_lt2.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt1 (
	.combout(N_63),
	.cout(lt_1),
	.dataa(a_o_1),
	.datab(b_o_iv_0_1),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(lt_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt1.cin_used="true";
defparam un19_alu_out_lt1.operation_mode="arithmetic";
defparam un19_alu_out_lt1.output_mode="comb_only";
defparam un19_alu_out_lt1.lut_mask="00d4";
defparam un19_alu_out_lt1.synch_mode="off";
defparam un19_alu_out_lt1.sum_lutc_input="cin";
// @5:260
  cyclone_lcell un19_alu_out_lt0 (
	.combout(N_64),
	.cout(lt_0),
	.dataa(a_o_0),
	.datab(b_o_iv_0_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un19_alu_out_lt0.operation_mode="arithmetic";
defparam un19_alu_out_lt0.output_mode="comb_only";
defparam un19_alu_out_lt0.lut_mask="0044";
defparam un19_alu_out_lt0.synch_mode="off";
defparam un19_alu_out_lt0.sum_lutc_input="datac";
endmodule /* alu */

// VQM4.1+ 
module mips_alu (
  alu_out_0_a2_0,
  alu_out_0_a2_3,
  count_0,
  wb_o_31,
  wb_o_30,
  wb_o_29,
  wb_o_28,
  wb_o_27,
  wb_o_26,
  wb_o_25,
  wb_o_24,
  wb_o_23,
  wb_o_22,
  wb_o_21,
  wb_o_20,
  wb_o_19,
  wb_o_18,
  wb_o_17,
  wb_o_16,
  wb_o_15,
  wb_o_14,
  wb_o_13,
  wb_o_12,
  wb_o_11,
  wb_o_10,
  wb_o_9,
  wb_o_8,
  wb_o_7,
  wb_o_6,
  wb_o_5,
  wb_o_4,
  wb_o_3,
  wb_o_2,
  wb_o_1,
  wb_o_0,
  cop_addr_o_i_m_28,
  cop_addr_o_i_m_27,
  cop_addr_o_i_m_26,
  cop_addr_o_i_m_25,
  cop_addr_o_i_m_24,
  cop_addr_o_i_m_23,
  cop_addr_o_i_m_22,
  cop_addr_o_i_m_21,
  cop_addr_o_i_m_20,
  cop_addr_o_i_m_19,
  cop_addr_o_i_m_18,
  cop_addr_o_i_m_17,
  cop_addr_o_i_m_16,
  cop_addr_o_i_m_15,
  cop_addr_o_i_m_14,
  cop_addr_o_i_m_13,
  cop_addr_o_i_m_12,
  cop_addr_o_i_m_11,
  cop_addr_o_i_m_10,
  cop_addr_o_i_m_9,
  cop_addr_o_i_m_8,
  cop_addr_o_i_m_7,
  cop_addr_o_i_m_6,
  cop_addr_o_i_m_5,
  cop_addr_o_i_m_4,
  cop_addr_o_i_m_3,
  cop_addr_o_i_m_2,
  cop_addr_o_i_m_1,
  cop_addr_o_i_m_0,
  b_o_iv_a_28,
  b_o_iv_a_27,
  b_o_iv_a_26,
  b_o_iv_a_25,
  b_o_iv_a_24,
  b_o_iv_a_23,
  b_o_iv_a_22,
  b_o_iv_a_21,
  b_o_iv_a_20,
  b_o_iv_a_19,
  b_o_iv_a_18,
  b_o_iv_a_17,
  b_o_iv_a_16,
  b_o_iv_a_15,
  b_o_iv_a_14,
  b_o_iv_a_13,
  b_o_iv_a_12,
  b_o_iv_a_11,
  b_o_iv_a_10,
  b_o_iv_a_9,
  b_o_iv_a_8,
  b_o_iv_a_7,
  b_o_iv_a_6,
  b_o_iv_a_5,
  b_o_iv_a_4,
  b_o_iv_a_3,
  b_o_iv_a_2,
  b_o_iv_a_1,
  b_o_iv_a_0,
  b_o_iv_28,
  b_o_iv_27,
  b_o_iv_0_a5_1_1,
  b_o_iv_0_a5_1_0,
  b_o_iv_0_a_2,
  b_o_iv_0_a_1,
  b_o_iv_0_a_0,
  b_o_iv_0_a5_0,
  hilo_64,
  hilo_52,
  hilo_26,
  hilo_30,
  hilo_0,
  c_1_12,
  c_1_10,
  c_1_6,
  c_1_5,
  c_1_3,
  res_2_0_a2_0_0_a2_0_0_o2_i_o3_0,
  c_4_28,
  c_4_0,
  res_2_1,
  res_2_2,
  res_2_15,
  res_2_11,
  a_o_31,
  a_o_12,
  a_o_21,
  a_o_29,
  a_o_3,
  a_o_1,
  a_o_13,
  a_o_18,
  a_o_22,
  a_o_26,
  a_o_30,
  a_o_8,
  a_o_25,
  a_o_24,
  a_o_19,
  a_o_2,
  a_o_6,
  a_o_14,
  a_o_16,
  a_o_11,
  a_o_20,
  a_o_15,
  a_o_27,
  a_o_23,
  a_o_17,
  a_o_10,
  a_o_9,
  a_o_5,
  a_o_7,
  a_o_28,
  a_o_0,
  a_o_4,
  c_0_21,
  c_0_9,
  c_0_20,
  c_0_23,
  c_0_15,
  c_0_5,
  c_0_19,
  c_0_3,
  c_0_4,
  c_4_d0,
  c_0_d0,
  c_1_d0,
  alu_func_o_3,
  alu_func_o_1,
  alu_func_o_0,
  alu_func_o_2,
  alu_func_o_4,
  res_2_0_o3_0,
  c_a_24,
  c_a_17,
  c_a_12,
  c_a_10,
  c_a_21,
  c_a_20,
  c_a_19,
  c_a_18,
  c_a_15,
  c_a_14,
  c_a_13,
  c_a_16,
  c_a_0,
  c_a_25,
  c_a_27,
  c_a_22,
  c_a_26,
  m27,
  m32,
  m37,
  m42,
  m47,
  m57,
  m62,
  m82,
  m92,
  m97,
  m113,
  m133,
  un1_a_add31,
  un1_a_add28,
  un1_a_add10,
  un1_a_add6,
  un1_a_add5,
  un1_a_add4,
  un1_a_add3,
  m119,
  m147,
  m174,
  m212,
  m231,
  m291,
  m347,
  m360,
  m371,
  m382,
  m393,
  m426,
  m437,
  m514,
  G_116,
  m273,
  m276,
  m315,
  m318,
  m329,
  m332,
  G_23,
  m403,
  m456,
  m467,
  m489,
  m75,
  m447,
  m491,
  CLK,
  b_o_1_sqmuxa,
  rdy,
  rr_rst,
  mul,
  start,
  op2_sign_reged,
  finish,
  I_220_a,
  hilo25_0_a2,
  G_291,
  un1_hilo25_5_0,
  alu_out_sn_m14_0_0,
  alu_out_sn_m14_0_0_a4_0,
  m305,
  m22,
  m248,
  m245,
  m467_a,
  m263,
  m17,
  un11_res_0_a2_0_a2
);
output alu_out_0_a2_0 ;
output alu_out_0_a2_3 ;
output count_0 ;
input wb_o_31 ;
input wb_o_30 ;
input wb_o_29 ;
input wb_o_28 ;
input wb_o_27 ;
input wb_o_26 ;
input wb_o_25 ;
input wb_o_24 ;
input wb_o_23 ;
input wb_o_22 ;
input wb_o_21 ;
input wb_o_20 ;
input wb_o_19 ;
input wb_o_18 ;
input wb_o_17 ;
input wb_o_16 ;
input wb_o_15 ;
input wb_o_14 ;
input wb_o_13 ;
input wb_o_12 ;
input wb_o_11 ;
input wb_o_10 ;
input wb_o_9 ;
input wb_o_8 ;
input wb_o_7 ;
input wb_o_6 ;
input wb_o_5 ;
input wb_o_4 ;
input wb_o_3 ;
input wb_o_2 ;
input wb_o_1 ;
input wb_o_0 ;
input cop_addr_o_i_m_28 ;
input cop_addr_o_i_m_27 ;
input cop_addr_o_i_m_26 ;
input cop_addr_o_i_m_25 ;
input cop_addr_o_i_m_24 ;
input cop_addr_o_i_m_23 ;
input cop_addr_o_i_m_22 ;
input cop_addr_o_i_m_21 ;
input cop_addr_o_i_m_20 ;
input cop_addr_o_i_m_19 ;
input cop_addr_o_i_m_18 ;
input cop_addr_o_i_m_17 ;
input cop_addr_o_i_m_16 ;
input cop_addr_o_i_m_15 ;
input cop_addr_o_i_m_14 ;
input cop_addr_o_i_m_13 ;
input cop_addr_o_i_m_12 ;
input cop_addr_o_i_m_11 ;
input cop_addr_o_i_m_10 ;
input cop_addr_o_i_m_9 ;
input cop_addr_o_i_m_8 ;
input cop_addr_o_i_m_7 ;
input cop_addr_o_i_m_6 ;
input cop_addr_o_i_m_5 ;
input cop_addr_o_i_m_4 ;
input cop_addr_o_i_m_3 ;
input cop_addr_o_i_m_2 ;
input cop_addr_o_i_m_1 ;
input cop_addr_o_i_m_0 ;
input b_o_iv_a_28 ;
input b_o_iv_a_27 ;
input b_o_iv_a_26 ;
input b_o_iv_a_25 ;
input b_o_iv_a_24 ;
input b_o_iv_a_23 ;
input b_o_iv_a_22 ;
input b_o_iv_a_21 ;
input b_o_iv_a_20 ;
input b_o_iv_a_19 ;
input b_o_iv_a_18 ;
input b_o_iv_a_17 ;
input b_o_iv_a_16 ;
input b_o_iv_a_15 ;
input b_o_iv_a_14 ;
input b_o_iv_a_13 ;
input b_o_iv_a_12 ;
input b_o_iv_a_11 ;
input b_o_iv_a_10 ;
input b_o_iv_a_9 ;
input b_o_iv_a_8 ;
input b_o_iv_a_7 ;
input b_o_iv_a_6 ;
input b_o_iv_a_5 ;
input b_o_iv_a_4 ;
input b_o_iv_a_3 ;
input b_o_iv_a_2 ;
input b_o_iv_a_1 ;
input b_o_iv_a_0 ;
input b_o_iv_28 ;
input b_o_iv_27 ;
input b_o_iv_0_a5_1_1 ;
input b_o_iv_0_a5_1_0 ;
input b_o_iv_0_a_2 ;
input b_o_iv_0_a_1 ;
input b_o_iv_0_a_0 ;
input b_o_iv_0_a5_0 ;
output hilo_64 ;
output hilo_52 ;
output hilo_26 ;
output hilo_30 ;
output hilo_0 ;
output c_1_12 ;
output c_1_10 ;
output c_1_6 ;
output c_1_5 ;
output c_1_3 ;
output res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
output c_4_28 ;
output c_4_0 ;
output res_2_1 ;
output res_2_2 ;
output res_2_15 ;
output res_2_11 ;
input a_o_31 ;
input a_o_12 ;
input a_o_21 ;
input a_o_29 ;
input a_o_3 ;
input a_o_1 ;
input a_o_13 ;
input a_o_18 ;
input a_o_22 ;
input a_o_26 ;
input a_o_30 ;
input a_o_8 ;
input a_o_25 ;
input a_o_24 ;
input a_o_19 ;
input a_o_2 ;
input a_o_6 ;
input a_o_14 ;
input a_o_16 ;
input a_o_11 ;
input a_o_20 ;
input a_o_15 ;
input a_o_27 ;
input a_o_23 ;
input a_o_17 ;
input a_o_10 ;
input a_o_9 ;
input a_o_5 ;
input a_o_7 ;
input a_o_28 ;
input a_o_0 ;
input a_o_4 ;
output c_0_21 ;
output c_0_9 ;
output c_0_20 ;
output c_0_23 ;
output c_0_15 ;
output c_0_5 ;
output c_0_19 ;
output c_0_3 ;
output c_0_4 ;
output c_4_d0 ;
output c_0_d0 ;
output c_1_d0 ;
input alu_func_o_3 ;
input alu_func_o_1 ;
input alu_func_o_0 ;
input alu_func_o_2 ;
input alu_func_o_4 ;
output res_2_0_o3_0 ;
output c_a_24 ;
output c_a_17 ;
output c_a_12 ;
output c_a_10 ;
output c_a_21 ;
output c_a_20 ;
output c_a_19 ;
output c_a_18 ;
output c_a_15 ;
output c_a_14 ;
output c_a_13 ;
output c_a_16 ;
output c_a_0 ;
output c_a_25 ;
output c_a_27 ;
output c_a_22 ;
output c_a_26 ;
output m27 ;
output m32 ;
output m37 ;
output m42 ;
output m47 ;
output m57 ;
output m62 ;
output m82 ;
output m92 ;
output m97 ;
output m113 ;
output m133 ;
output un1_a_add31 ;
output un1_a_add28 ;
output un1_a_add10 ;
output un1_a_add6 ;
output un1_a_add5 ;
output un1_a_add4 ;
output un1_a_add3 ;
output m119 ;
output m147 ;
output m174 ;
output m212 ;
output m231 ;
output m291 ;
output m347 ;
output m360 ;
output m371 ;
output m382 ;
output m393 ;
output m426 ;
output m437 ;
output m514 ;
input G_116 ;
output m273 ;
output m276 ;
output m315 ;
output m318 ;
output m329 ;
output m332 ;
input G_23 ;
output m403 ;
output m456 ;
output m467 ;
output m489 ;
output m75 ;
output m447 ;
output m491 ;
input CLK ;
input b_o_1_sqmuxa ;
output rdy ;
input rr_rst ;
output mul ;
output start ;
output op2_sign_reged ;
output finish ;
input I_220_a ;
output hilo25_0_a2 ;
input G_291 ;
output un1_hilo25_5_0 ;
output alu_out_sn_m14_0_0 ;
output alu_out_sn_m14_0_0_a4_0 ;
output m305 ;
output m22 ;
output m248 ;
output m245 ;
output m467_a ;
output m263 ;
output m17 ;
output un11_res_0_a2_0_a2 ;
wire alu_out_0_a2_0 ;
wire alu_out_0_a2_3 ;
wire count_0 ;
wire wb_o_31 ;
wire wb_o_30 ;
wire wb_o_29 ;
wire wb_o_28 ;
wire wb_o_27 ;
wire wb_o_26 ;
wire wb_o_25 ;
wire wb_o_24 ;
wire wb_o_23 ;
wire wb_o_22 ;
wire wb_o_21 ;
wire wb_o_20 ;
wire wb_o_19 ;
wire wb_o_18 ;
wire wb_o_17 ;
wire wb_o_16 ;
wire wb_o_15 ;
wire wb_o_14 ;
wire wb_o_13 ;
wire wb_o_12 ;
wire wb_o_11 ;
wire wb_o_10 ;
wire wb_o_9 ;
wire wb_o_8 ;
wire wb_o_7 ;
wire wb_o_6 ;
wire wb_o_5 ;
wire wb_o_4 ;
wire wb_o_3 ;
wire wb_o_2 ;
wire wb_o_1 ;
wire wb_o_0 ;
wire cop_addr_o_i_m_28 ;
wire cop_addr_o_i_m_27 ;
wire cop_addr_o_i_m_26 ;
wire cop_addr_o_i_m_25 ;
wire cop_addr_o_i_m_24 ;
wire cop_addr_o_i_m_23 ;
wire cop_addr_o_i_m_22 ;
wire cop_addr_o_i_m_21 ;
wire cop_addr_o_i_m_20 ;
wire cop_addr_o_i_m_19 ;
wire cop_addr_o_i_m_18 ;
wire cop_addr_o_i_m_17 ;
wire cop_addr_o_i_m_16 ;
wire cop_addr_o_i_m_15 ;
wire cop_addr_o_i_m_14 ;
wire cop_addr_o_i_m_13 ;
wire cop_addr_o_i_m_12 ;
wire cop_addr_o_i_m_11 ;
wire cop_addr_o_i_m_10 ;
wire cop_addr_o_i_m_9 ;
wire cop_addr_o_i_m_8 ;
wire cop_addr_o_i_m_7 ;
wire cop_addr_o_i_m_6 ;
wire cop_addr_o_i_m_5 ;
wire cop_addr_o_i_m_4 ;
wire cop_addr_o_i_m_3 ;
wire cop_addr_o_i_m_2 ;
wire cop_addr_o_i_m_1 ;
wire cop_addr_o_i_m_0 ;
wire b_o_iv_a_28 ;
wire b_o_iv_a_27 ;
wire b_o_iv_a_26 ;
wire b_o_iv_a_25 ;
wire b_o_iv_a_24 ;
wire b_o_iv_a_23 ;
wire b_o_iv_a_22 ;
wire b_o_iv_a_21 ;
wire b_o_iv_a_20 ;
wire b_o_iv_a_19 ;
wire b_o_iv_a_18 ;
wire b_o_iv_a_17 ;
wire b_o_iv_a_16 ;
wire b_o_iv_a_15 ;
wire b_o_iv_a_14 ;
wire b_o_iv_a_13 ;
wire b_o_iv_a_12 ;
wire b_o_iv_a_11 ;
wire b_o_iv_a_10 ;
wire b_o_iv_a_9 ;
wire b_o_iv_a_8 ;
wire b_o_iv_a_7 ;
wire b_o_iv_a_6 ;
wire b_o_iv_a_5 ;
wire b_o_iv_a_4 ;
wire b_o_iv_a_3 ;
wire b_o_iv_a_2 ;
wire b_o_iv_a_1 ;
wire b_o_iv_a_0 ;
wire b_o_iv_28 ;
wire b_o_iv_27 ;
wire b_o_iv_0_a5_1_1 ;
wire b_o_iv_0_a5_1_0 ;
wire b_o_iv_0_a_2 ;
wire b_o_iv_0_a_1 ;
wire b_o_iv_0_a_0 ;
wire b_o_iv_0_a5_0 ;
wire hilo_64 ;
wire hilo_52 ;
wire hilo_26 ;
wire hilo_30 ;
wire hilo_0 ;
wire c_1_12 ;
wire c_1_10 ;
wire c_1_6 ;
wire c_1_5 ;
wire c_1_3 ;
wire res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
wire c_4_28 ;
wire c_4_0 ;
wire res_2_1 ;
wire res_2_2 ;
wire res_2_15 ;
wire res_2_11 ;
wire a_o_31 ;
wire a_o_12 ;
wire a_o_21 ;
wire a_o_29 ;
wire a_o_3 ;
wire a_o_1 ;
wire a_o_13 ;
wire a_o_18 ;
wire a_o_22 ;
wire a_o_26 ;
wire a_o_30 ;
wire a_o_8 ;
wire a_o_25 ;
wire a_o_24 ;
wire a_o_19 ;
wire a_o_2 ;
wire a_o_6 ;
wire a_o_14 ;
wire a_o_16 ;
wire a_o_11 ;
wire a_o_20 ;
wire a_o_15 ;
wire a_o_27 ;
wire a_o_23 ;
wire a_o_17 ;
wire a_o_10 ;
wire a_o_9 ;
wire a_o_5 ;
wire a_o_7 ;
wire a_o_28 ;
wire a_o_0 ;
wire a_o_4 ;
wire c_0_21 ;
wire c_0_9 ;
wire c_0_20 ;
wire c_0_23 ;
wire c_0_15 ;
wire c_0_5 ;
wire c_0_19 ;
wire c_0_3 ;
wire c_0_4 ;
wire c_4_d0 ;
wire c_0_d0 ;
wire c_1_d0 ;
wire alu_func_o_3 ;
wire alu_func_o_1 ;
wire alu_func_o_0 ;
wire alu_func_o_2 ;
wire alu_func_o_4 ;
wire res_2_0_o3_0 ;
wire c_a_24 ;
wire c_a_17 ;
wire c_a_12 ;
wire c_a_10 ;
wire c_a_21 ;
wire c_a_20 ;
wire c_a_19 ;
wire c_a_18 ;
wire c_a_15 ;
wire c_a_14 ;
wire c_a_13 ;
wire c_a_16 ;
wire c_a_0 ;
wire c_a_25 ;
wire c_a_27 ;
wire c_a_22 ;
wire c_a_26 ;
wire m27 ;
wire m32 ;
wire m37 ;
wire m42 ;
wire m47 ;
wire m57 ;
wire m62 ;
wire m82 ;
wire m92 ;
wire m97 ;
wire m113 ;
wire m133 ;
wire un1_a_add31 ;
wire un1_a_add28 ;
wire un1_a_add10 ;
wire un1_a_add6 ;
wire un1_a_add5 ;
wire un1_a_add4 ;
wire un1_a_add3 ;
wire m119 ;
wire m147 ;
wire m174 ;
wire m212 ;
wire m231 ;
wire m291 ;
wire m347 ;
wire m360 ;
wire m371 ;
wire m382 ;
wire m393 ;
wire m426 ;
wire m437 ;
wire m514 ;
wire G_116 ;
wire m273 ;
wire m276 ;
wire m315 ;
wire m318 ;
wire m329 ;
wire m332 ;
wire G_23 ;
wire m403 ;
wire m456 ;
wire m467 ;
wire m489 ;
wire m75 ;
wire m447 ;
wire m491 ;
wire CLK ;
wire b_o_1_sqmuxa ;
wire rdy ;
wire rr_rst ;
wire mul ;
wire start ;
wire op2_sign_reged ;
wire finish ;
wire I_220_a ;
wire hilo25_0_a2 ;
wire G_291 ;
wire un1_hilo25_5_0 ;
wire alu_out_sn_m14_0_0 ;
wire alu_out_sn_m14_0_0_a4_0 ;
wire m305 ;
wire m22 ;
wire m248 ;
wire m245 ;
wire m467_a ;
wire m263 ;
wire m17 ;
wire un11_res_0_a2_0_a2 ;
wire [63:7] hilo;
wire [31:4] c_0;
wire [18:18] res_2_0_a2_0_0_a2_1_o2_i_o3_0;
wire [0:0] c_2;
wire [0:0] alu_out_9_a2;
wire [0:0] c_2_a;
wire [0:0] c_1;
wire [2:0] b_o_iv_0;
wire [10:3] res_1;
wire [12:0] c_1_a;
wire [3:3] alu_out_0_a3_0;
wire [29:3] b_o_iv;
wire [10:3] alu_out_7_0_0_m2;
wire [27:4] c_0_a;
wire [28:28] alu_out_0_a2_1;
wire [28:28] alu_out_0_a2_0_Z;
wire [28:28] c_3;
wire [0:0] alu_out_9_a2_1_1;
wire [0:0] res_2;
wire [28:28] c_3_a;
wire m525 ;
wire m481 ;
wire m101 ;
wire m535 ;
wire m192 ;
wire m188 ;
wire m415 ;
wire m167 ;
wire m399 ;
wire m443 ;
wire m243 ;
wire m67 ;
wire m70 ;
wire m115 ;
wire m501 ;
wire m500 ;
wire un1_a_add0 ;
wire m12 ;
wire m66 ;
wire m63 ;
wire m118 ;
wire m123 ;
wire m52 ;
wire m86 ;
wire m83 ;
wire m71 ;
wire m68 ;
wire m128 ;
wire m76 ;
wire m73 ;
wire alu_out_sn_m14_0_0_a4 ;
wire m7_e ;
wire m3 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @5:153
  cyclone_lcell c_a_30_ (
	.combout(c_a_26),
	.dataa(VCC),
	.datab(hilo[62]),
	.datac(res_2_0_o3_0),
	.datad(m525),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_30_.operation_mode="normal";
defparam c_a_30_.output_mode="comb_only";
defparam c_a_30_.lut_mask="00f3";
defparam c_a_30_.synch_mode="off";
defparam c_a_30_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_26_ (
	.combout(c_a_22),
	.dataa(VCC),
	.datab(hilo[58]),
	.datac(res_2_0_o3_0),
	.datad(m481),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_26_.operation_mode="normal";
defparam c_a_26_.output_mode="comb_only";
defparam c_a_26_.lut_mask="00f3";
defparam c_a_26_.synch_mode="off";
defparam c_a_26_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_31_ (
	.combout(c_a_27),
	.dataa(alu_func_o_4),
	.datab(c_0[31]),
	.datac(m101),
	.datad(m535),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_31_.operation_mode="normal";
defparam c_a_31_.output_mode="comb_only";
defparam c_a_31_.lut_mask="0031";
defparam c_a_31_.synch_mode="off";
defparam c_a_31_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_29_ (
	.combout(c_a_25),
	.dataa(hilo[29]),
	.datab(hilo[61]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_29_.operation_mode="normal";
defparam c_a_29_.output_mode="comb_only";
defparam c_a_29_.lut_mask="5f33";
defparam c_a_29_.synch_mode="off";
defparam c_a_29_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_8_ (
	.combout(c_1_d0),
	.dataa(VCC),
	.datab(c_0_4),
	.datac(m17),
	.datad(m263),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_8_.operation_mode="normal";
defparam c_8_.output_mode="comb_only";
defparam c_8_.lut_mask="ffcf";
defparam c_8_.synch_mode="off";
defparam c_8_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_4_ (
	.combout(c_a_0),
	.dataa(alu_func_o_2),
	.datab(c_0[4]),
	.datac(m192),
	.datad(m188),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_4_.operation_mode="normal";
defparam c_a_4_.output_mode="comb_only";
defparam c_a_4_.lut_mask="0213";
defparam c_a_4_.synch_mode="off";
defparam c_a_4_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_20_ (
	.combout(c_a_16),
	.dataa(VCC),
	.datab(hilo[20]),
	.datac(un11_res_0_a2_0_a2),
	.datad(m415),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_20_.operation_mode="normal";
defparam c_a_20_.output_mode="comb_only";
defparam c_a_20_.lut_mask="003f";
defparam c_a_20_.synch_mode="off";
defparam c_a_20_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_17_ (
	.combout(c_a_13),
	.dataa(hilo[17]),
	.datab(hilo[49]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_17_.operation_mode="normal";
defparam c_a_17_.output_mode="comb_only";
defparam c_a_17_.lut_mask="5f33";
defparam c_a_17_.synch_mode="off";
defparam c_a_17_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_18_ (
	.combout(c_a_14),
	.dataa(hilo[18]),
	.datab(hilo[50]),
	.datac(alu_func_o_0),
	.datad(res_2_0_a2_0_0_a2_1_o2_i_o3_0[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_18_.operation_mode="normal";
defparam c_a_18_.output_mode="comb_only";
defparam c_a_18_.lut_mask="00ac";
defparam c_a_18_.synch_mode="off";
defparam c_a_18_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_19_ (
	.combout(c_a_15),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m167),
	.datad(m399),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_19_.operation_mode="normal";
defparam c_a_19_.output_mode="comb_only";
defparam c_a_19_.lut_mask="7520";
defparam c_a_19_.synch_mode="off";
defparam c_a_19_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_22_ (
	.combout(c_a_18),
	.dataa(hilo[22]),
	.datab(hilo[54]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_22_.operation_mode="normal";
defparam c_a_22_.output_mode="comb_only";
defparam c_a_22_.lut_mask="5f33";
defparam c_a_22_.synch_mode="off";
defparam c_a_22_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_23_ (
	.combout(c_a_19),
	.dataa(alu_func_o_0),
	.datab(a_o_4),
	.datac(m443),
	.datad(m243),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_23_.operation_mode="normal";
defparam c_a_23_.output_mode="comb_only";
defparam c_a_23_.lut_mask="7250";
defparam c_a_23_.synch_mode="off";
defparam c_a_23_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_24_ (
	.combout(c_a_20),
	.dataa(alu_func_o_0),
	.datab(m467_a),
	.datac(m67),
	.datad(m70),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_24_.operation_mode="normal";
defparam c_a_24_.output_mode="comb_only";
defparam c_a_24_.lut_mask="5410";
defparam c_a_24_.synch_mode="off";
defparam c_a_24_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_7_ (
	.combout(c_0_d0),
	.dataa(alu_func_o_2),
	.datab(c_0_3),
	.datac(m245),
	.datad(m248),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_7_.operation_mode="normal";
defparam c_7_.output_mode="comb_only";
defparam c_7_.lut_mask="fedc";
defparam c_7_.synch_mode="off";
defparam c_7_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_25_ (
	.combout(c_a_21),
	.dataa(alu_func_o_0),
	.datab(m467_a),
	.datac(m67),
	.datad(m115),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_25_.operation_mode="normal";
defparam c_a_25_.output_mode="comb_only";
defparam c_a_25_.lut_mask="5410";
defparam c_a_25_.synch_mode="off";
defparam c_a_25_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_11_ (
	.combout(c_4_d0),
	.dataa(VCC),
	.datab(res_2_11),
	.datac(m22),
	.datad(m305),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_11_.operation_mode="normal";
defparam c_11_.output_mode="comb_only";
defparam c_11_.lut_mask="ffcf";
defparam c_11_.synch_mode="off";
defparam c_11_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_14_ (
	.combout(c_a_10),
	.dataa(hilo[14]),
	.datab(hilo[46]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_14_.operation_mode="normal";
defparam c_a_14_.output_mode="comb_only";
defparam c_a_14_.lut_mask="5f33";
defparam c_a_14_.synch_mode="off";
defparam c_a_14_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_16_ (
	.combout(c_a_12),
	.dataa(hilo[16]),
	.datab(hilo[48]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_16_.operation_mode="normal";
defparam c_a_16_.output_mode="comb_only";
defparam c_a_16_.lut_mask="5f33";
defparam c_a_16_.synch_mode="off";
defparam c_a_16_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_21_ (
	.combout(c_a_17),
	.dataa(hilo[21]),
	.datab(hilo[53]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_21_.operation_mode="normal";
defparam c_a_21_.output_mode="comb_only";
defparam c_a_21_.lut_mask="5f33";
defparam c_a_21_.synch_mode="off";
defparam c_a_21_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_a_28_ (
	.combout(c_a_24),
	.dataa(alu_func_o_2),
	.datab(alu_func_o_0),
	.datac(m501),
	.datad(m500),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_a_28_.operation_mode="normal";
defparam c_a_28_.output_mode="comb_only";
defparam c_a_28_.lut_mask="7520";
defparam c_a_28_.synch_mode="off";
defparam c_a_28_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_4_0_ (
	.combout(c_4_0),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(un1_a_add0),
	.datac(c_2[0]),
	.datad(alu_out_9_a2[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_4_0_.operation_mode="normal";
defparam c_4_0_.output_mode="comb_only";
defparam c_4_0_.lut_mask="fff8";
defparam c_4_0_.synch_mode="off";
defparam c_4_0_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_2_0_ (
	.combout(c_2[0]),
	.dataa(alu_func_o_1),
	.datab(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.datac(c_2_a[0]),
	.datad(c_1[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_2_0_.operation_mode="normal";
defparam c_2_0_.output_mode="comb_only";
defparam c_2_0_.lut_mask="ff10";
defparam c_2_0_.synch_mode="off";
defparam c_2_0_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_2_a_0_ (
	.combout(c_2_a[0]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_4),
	.datac(b_o_iv_0[0]),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_2_a_0_.operation_mode="normal";
defparam c_2_a_0_.output_mode="comb_only";
defparam c_2_a_0_.lut_mask="0448";
defparam c_2_a_0_.synch_mode="off";
defparam c_2_a_0_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_3_ (
	.combout(c_1_3),
	.dataa(hilo[35]),
	.datab(res_2_0_o3_0),
	.datac(res_1[3]),
	.datad(c_1_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_3_.operation_mode="normal";
defparam c_1_3_.output_mode="comb_only";
defparam c_1_3_.lut_mask="e2ff";
defparam c_1_3_.synch_mode="off";
defparam c_1_3_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_a_3_ (
	.combout(c_1_a[3]),
	.dataa(alu_out_sn_m14_0_0),
	.datab(alu_out_0_a3_0[3]),
	.datac(b_o_iv[3]),
	.datad(alu_out_7_0_0_m2[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_a_3_.operation_mode="normal";
defparam c_1_a_3_.output_mode="comb_only";
defparam c_1_a_3_.lut_mask="153f";
defparam c_1_a_3_.synch_mode="off";
defparam c_1_a_3_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_7_ (
	.combout(c_0_3),
	.dataa(hilo[39]),
	.datab(res_2_0_o3_0),
	.datac(c_0_a[7]),
	.datad(m12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_7_.operation_mode="normal";
defparam c_0_7_.output_mode="comb_only";
defparam c_0_7_.lut_mask="2eff";
defparam c_0_7_.synch_mode="off";
defparam c_0_7_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_7_ (
	.combout(c_0_a[7]),
	.dataa(VCC),
	.datab(VCC),
	.datac(hilo[7]),
	.datad(un11_res_0_a2_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_7_.operation_mode="normal";
defparam c_0_a_7_.output_mode="comb_only";
defparam c_0_a_7_.lut_mask="0fff";
defparam c_0_a_7_.synch_mode="off";
defparam c_0_a_7_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_5_ (
	.combout(c_1_5),
	.dataa(hilo[37]),
	.datab(res_2_0_o3_0),
	.datac(res_1[5]),
	.datad(c_1_a[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_5_.operation_mode="normal";
defparam c_1_5_.output_mode="comb_only";
defparam c_1_5_.lut_mask="e2ff";
defparam c_1_5_.synch_mode="off";
defparam c_1_5_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_a_5_ (
	.combout(c_1_a[5]),
	.dataa(alu_out_sn_m14_0_0),
	.datab(alu_out_0_a3_0[3]),
	.datac(b_o_iv[5]),
	.datad(alu_out_7_0_0_m2[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_a_5_.operation_mode="normal";
defparam c_1_a_5_.output_mode="comb_only";
defparam c_1_a_5_.lut_mask="153f";
defparam c_1_a_5_.synch_mode="off";
defparam c_1_a_5_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_23_ (
	.combout(c_0_19),
	.dataa(alu_func_o_4),
	.datab(c_0_a[23]),
	.datac(m66),
	.datad(m63),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_23_.operation_mode="normal";
defparam c_0_23_.output_mode="comb_only";
defparam c_0_23_.lut_mask="7f3b";
defparam c_0_23_.synch_mode="off";
defparam c_0_23_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_23_ (
	.combout(c_0_a[23]),
	.dataa(hilo[23]),
	.datab(hilo[55]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_23_.operation_mode="normal";
defparam c_0_a_23_.output_mode="comb_only";
defparam c_0_a_23_.lut_mask="5f33";
defparam c_0_a_23_.synch_mode="off";
defparam c_0_a_23_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_6_ (
	.combout(c_1_6),
	.dataa(hilo[38]),
	.datab(res_2_0_o3_0),
	.datac(res_1[6]),
	.datad(c_1_a[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_6_.operation_mode="normal";
defparam c_1_6_.output_mode="comb_only";
defparam c_1_6_.lut_mask="e2ff";
defparam c_1_6_.synch_mode="off";
defparam c_1_6_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_a_6_ (
	.combout(c_1_a[6]),
	.dataa(alu_out_sn_m14_0_0),
	.datab(alu_out_0_a3_0[3]),
	.datac(b_o_iv[6]),
	.datad(alu_out_7_0_0_m2[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_a_6_.operation_mode="normal";
defparam c_1_a_6_.output_mode="comb_only";
defparam c_1_a_6_.lut_mask="153f";
defparam c_1_a_6_.synch_mode="off";
defparam c_1_a_6_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_9_ (
	.combout(c_0_5),
	.dataa(hilo[41]),
	.datab(res_2_0_o3_0),
	.datac(c_0_a[9]),
	.datad(m118),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_9_.operation_mode="normal";
defparam c_0_9_.output_mode="comb_only";
defparam c_0_9_.lut_mask="2eff";
defparam c_0_9_.synch_mode="off";
defparam c_0_9_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_9_ (
	.combout(c_0_a[9]),
	.dataa(hilo[9]),
	.datab(un11_res_0_a2_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_9_.operation_mode="normal";
defparam c_0_a_9_.output_mode="comb_only";
defparam c_0_a_9_.lut_mask="7777";
defparam c_0_a_9_.synch_mode="off";
defparam c_0_a_9_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_10_ (
	.combout(c_1_10),
	.dataa(hilo[42]),
	.datab(res_2_0_o3_0),
	.datac(res_1[10]),
	.datad(c_1_a[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_10_.operation_mode="normal";
defparam c_1_10_.output_mode="comb_only";
defparam c_1_10_.lut_mask="e2ff";
defparam c_1_10_.synch_mode="off";
defparam c_1_10_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_a_10_ (
	.combout(c_1_a[10]),
	.dataa(alu_out_sn_m14_0_0),
	.datab(alu_out_0_a3_0[3]),
	.datac(b_o_iv[10]),
	.datad(alu_out_7_0_0_m2[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_a_10_.operation_mode="normal";
defparam c_1_a_10_.output_mode="comb_only";
defparam c_1_a_10_.lut_mask="153f";
defparam c_1_a_10_.synch_mode="off";
defparam c_1_a_10_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_12_ (
	.combout(c_1_12),
	.dataa(hilo[12]),
	.datab(un11_res_0_a2_0_a2),
	.datac(c_1_a[12]),
	.datad(m123),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_12_.operation_mode="normal";
defparam c_1_12_.output_mode="comb_only";
defparam c_1_12_.lut_mask="f8ff";
defparam c_1_12_.synch_mode="off";
defparam c_1_12_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_a_12_ (
	.combout(c_1_a[12]),
	.dataa(hilo[44]),
	.datab(res_2_0_o3_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_a_12_.operation_mode="normal";
defparam c_1_a_12_.output_mode="comb_only";
defparam c_1_a_12_.lut_mask="2222";
defparam c_1_a_12_.synch_mode="off";
defparam c_1_a_12_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_19_ (
	.combout(c_0_15),
	.dataa(hilo[51]),
	.datab(res_2_0_o3_0),
	.datac(c_0_a[19]),
	.datad(m52),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_19_.operation_mode="normal";
defparam c_0_19_.output_mode="comb_only";
defparam c_0_19_.lut_mask="2eff";
defparam c_0_19_.synch_mode="off";
defparam c_0_19_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_19_ (
	.combout(c_0_a[19]),
	.dataa(hilo[19]),
	.datab(un11_res_0_a2_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_19_.operation_mode="normal";
defparam c_0_a_19_.output_mode="comb_only";
defparam c_0_a_19_.lut_mask="7777";
defparam c_0_a_19_.synch_mode="off";
defparam c_0_a_19_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_27_ (
	.combout(c_0_23),
	.dataa(alu_func_o_4),
	.datab(c_0_a[27]),
	.datac(m86),
	.datad(m83),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_27_.operation_mode="normal";
defparam c_0_27_.output_mode="comb_only";
defparam c_0_27_.lut_mask="7f3b";
defparam c_0_27_.synch_mode="off";
defparam c_0_27_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_27_ (
	.combout(c_0_a[27]),
	.dataa(hilo[27]),
	.datab(hilo[59]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_27_.operation_mode="normal";
defparam c_0_a_27_.output_mode="comb_only";
defparam c_0_a_27_.lut_mask="5f33";
defparam c_0_a_27_.synch_mode="off";
defparam c_0_a_27_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_24_ (
	.combout(c_0_20),
	.dataa(alu_func_o_4),
	.datab(c_0_a[24]),
	.datac(m71),
	.datad(m68),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_24_.operation_mode="normal";
defparam c_0_24_.output_mode="comb_only";
defparam c_0_24_.lut_mask="7f3b";
defparam c_0_24_.synch_mode="off";
defparam c_0_24_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_24_ (
	.combout(c_0_a[24]),
	.dataa(hilo[24]),
	.datab(hilo[56]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_24_.operation_mode="normal";
defparam c_0_a_24_.output_mode="comb_only";
defparam c_0_a_24_.lut_mask="5f33";
defparam c_0_a_24_.synch_mode="off";
defparam c_0_a_24_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_13_ (
	.combout(c_0_9),
	.dataa(hilo[45]),
	.datab(res_2_0_o3_0),
	.datac(c_0_a[13]),
	.datad(m128),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_13_.operation_mode="normal";
defparam c_0_13_.output_mode="comb_only";
defparam c_0_13_.lut_mask="2eff";
defparam c_0_13_.synch_mode="off";
defparam c_0_13_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_13_ (
	.combout(c_0_a[13]),
	.dataa(hilo[13]),
	.datab(un11_res_0_a2_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_13_.operation_mode="normal";
defparam c_0_a_13_.output_mode="comb_only";
defparam c_0_a_13_.lut_mask="7777";
defparam c_0_a_13_.synch_mode="off";
defparam c_0_a_13_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_4_28_ (
	.combout(c_4_28),
	.dataa(c_0[28]),
	.datab(alu_out_0_a2_1[28]),
	.datac(alu_out_0_a2_0_Z[28]),
	.datad(c_3[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_4_28_.operation_mode="normal";
defparam c_4_28_.output_mode="comb_only";
defparam c_4_28_.lut_mask="fffe";
defparam c_4_28_.synch_mode="off";
defparam c_4_28_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_25_ (
	.combout(c_0_21),
	.dataa(alu_func_o_4),
	.datab(c_0_a[25]),
	.datac(m76),
	.datad(m73),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_25_.operation_mode="normal";
defparam c_0_25_.output_mode="comb_only";
defparam c_0_25_.lut_mask="7f3b";
defparam c_0_25_.synch_mode="off";
defparam c_0_25_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_25_ (
	.combout(c_0_a[25]),
	.dataa(hilo[25]),
	.datab(hilo[57]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_25_.operation_mode="normal";
defparam c_0_a_25_.output_mode="comb_only";
defparam c_0_a_25_.lut_mask="5f33";
defparam c_0_a_25_.synch_mode="off";
defparam c_0_a_25_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_0_ (
	.combout(c_1[0]),
	.dataa(alu_out_9_a2_1_1[0]),
	.datab(res_2[0]),
	.datac(b_o_iv_0[0]),
	.datad(c_1_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_0_.operation_mode="normal";
defparam c_1_0_.output_mode="comb_only";
defparam c_1_0_.lut_mask="effc";
defparam c_1_0_.synch_mode="off";
defparam c_1_0_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_1_a_0_ (
	.combout(c_1_a[0]),
	.dataa(alu_func_o_0),
	.datab(alu_out_sn_m14_0_0_a4),
	.datac(b_o_iv_0[0]),
	.datad(a_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_1_a_0_.operation_mode="normal";
defparam c_1_a_0_.output_mode="comb_only";
defparam c_1_a_0_.lut_mask="34f0";
defparam c_1_a_0_.synch_mode="off";
defparam c_1_a_0_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_3_28_ (
	.combout(c_3[28]),
	.dataa(alu_func_o_3),
	.datab(alu_func_o_2),
	.datac(alu_func_o_4),
	.datad(c_3_a[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_3_28_.operation_mode="normal";
defparam c_3_28_.output_mode="comb_only";
defparam c_3_28_.lut_mask="4000";
defparam c_3_28_.synch_mode="off";
defparam c_3_28_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_3_a_28_ (
	.combout(c_3_a[28]),
	.dataa(alu_func_o_0),
	.datab(alu_func_o_1),
	.datac(a_o_28),
	.datad(b_o_iv[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_3_a_28_.operation_mode="normal";
defparam c_3_a_28_.output_mode="comb_only";
defparam c_3_a_28_.lut_mask="0152";
defparam c_3_a_28_.synch_mode="off";
defparam c_3_a_28_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_4_ (
	.combout(c_0[4]),
	.dataa(hilo[36]),
	.datab(res_2_0_o3_0),
	.datac(res_1[4]),
	.datad(c_0_a[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_4_.operation_mode="normal";
defparam c_0_4_.output_mode="comb_only";
defparam c_0_4_.lut_mask="e2ff";
defparam c_0_4_.synch_mode="off";
defparam c_0_4_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_a_4_ (
	.combout(c_0_a[4]),
	.dataa(alu_func_o_4),
	.datab(m7_e),
	.datac(m3),
	.datad(b_o_iv[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_a_4_.operation_mode="normal";
defparam c_0_a_4_.output_mode="comb_only";
defparam c_0_a_4_.lut_mask="7fff";
defparam c_0_a_4_.synch_mode="off";
defparam c_0_a_4_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_8_ (
	.combout(c_0_4),
	.dataa(hilo[8]),
	.datab(hilo[40]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_8_.operation_mode="normal";
defparam c_0_8_.output_mode="comb_only";
defparam c_0_8_.lut_mask="a0ec";
defparam c_0_8_.synch_mode="off";
defparam c_0_8_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_31_ (
	.combout(c_0[31]),
	.dataa(hilo[31]),
	.datab(hilo[63]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_31_.operation_mode="normal";
defparam c_0_31_.output_mode="comb_only";
defparam c_0_31_.lut_mask="a0ec";
defparam c_0_31_.synch_mode="off";
defparam c_0_31_.sum_lutc_input="datac";
// @5:153
  cyclone_lcell c_0_28_ (
	.combout(c_0[28]),
	.dataa(hilo[28]),
	.datab(hilo[60]),
	.datac(un11_res_0_a2_0_a2),
	.datad(res_2_0_o3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam c_0_28_.operation_mode="normal";
defparam c_0_28_.output_mode="comb_only";
defparam c_0_28_.lut_mask="a0ec";
defparam c_0_28_.synch_mode="off";
defparam c_0_28_.sum_lutc_input="datac";
// @5:155
  muldiv_ff muldiv_ff (
	.res_2_0_a2_0_0_a2_0_0_o2_i_o3_0(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.res_1_7(res_1[10]),
	.res_1_3(res_1[6]),
	.res_1_2(res_1[5]),
	.res_1_1(res_1[4]),
	.res_1_0(res_1[3]),
	.res_2_0(res_2[0]),
	.res_2_15(res_2_15),
	.res_2_11(res_2_11),
	.res_2_2(res_2_2),
	.res_2_1(res_2_1),
	.res_2_0_a2_0_0_a2_1_o2_i_o3_0_0(res_2_0_a2_0_0_a2_1_o2_i_o3_0[18]),
	.res_2_0_o3_0(res_2_0_o3_0),
	.hilo_61(hilo[61]),
	.hilo_57(hilo[57]),
	.hilo_53(hilo[53]),
	.hilo_49(hilo[49]),
	.hilo_48(hilo[48]),
	.hilo_44(hilo[44]),
	.hilo_40(hilo[40]),
	.hilo_36(hilo[36]),
	.hilo_28(hilo[28]),
	.hilo_24(hilo[24]),
	.hilo_20(hilo[20]),
	.hilo_16(hilo[16]),
	.hilo_7(hilo[7]),
	.hilo_58(hilo[58]),
	.hilo_56(hilo[56]),
	.hilo_50(hilo[50]),
	.hilo_41(hilo[41]),
	.hilo_39(hilo[39]),
	.hilo_31(hilo[31]),
	.hilo_25(hilo[25]),
	.hilo_23(hilo[23]),
	.hilo_17(hilo[17]),
	.hilo_14(hilo[14]),
	.hilo_0(hilo_0),
	.hilo_63(hilo[63]),
	.hilo_59(hilo[59]),
	.hilo_55(hilo[55]),
	.hilo_51(hilo[51]),
	.hilo_46(hilo[46]),
	.hilo_42(hilo[42]),
	.hilo_38(hilo[38]),
	.hilo_30(hilo_30),
	.hilo_26(hilo_26),
	.hilo_22(hilo[22]),
	.hilo_18(hilo[18]),
	.hilo_13(hilo[13]),
	.hilo_8(hilo[8]),
	.hilo_9(hilo[9]),
	.hilo_62(hilo[62]),
	.hilo_60(hilo[60]),
	.hilo_54(hilo[54]),
	.hilo_52(hilo_52),
	.hilo_45(hilo[45]),
	.hilo_37(hilo[37]),
	.hilo_35(hilo[35]),
	.hilo_29(hilo[29]),
	.hilo_27(hilo[27]),
	.hilo_21(hilo[21]),
	.hilo_19(hilo[19]),
	.hilo_12(hilo[12]),
	.hilo_64(hilo_64),
	.a_o_7(a_o_7),
	.a_o_0(a_o_0),
	.a_o_4(a_o_4),
	.a_o_5(a_o_5),
	.a_o_9(a_o_9),
	.a_o_10(a_o_10),
	.a_o_17(a_o_17),
	.a_o_23(a_o_23),
	.a_o_27(a_o_27),
	.a_o_15(a_o_15),
	.a_o_20(a_o_20),
	.a_o_11(a_o_11),
	.a_o_16(a_o_16),
	.a_o_14(a_o_14),
	.a_o_6(a_o_6),
	.a_o_2(a_o_2),
	.a_o_19(a_o_19),
	.a_o_28(a_o_28),
	.a_o_24(a_o_24),
	.a_o_25(a_o_25),
	.a_o_8(a_o_8),
	.a_o_30(a_o_30),
	.a_o_26(a_o_26),
	.a_o_22(a_o_22),
	.a_o_18(a_o_18),
	.a_o_13(a_o_13),
	.a_o_1(a_o_1),
	.a_o_3(a_o_3),
	.a_o_29(a_o_29),
	.a_o_21(a_o_21),
	.a_o_12(a_o_12),
	.a_o_31(a_o_31),
	.alu_func_o_0(alu_func_o_0),
	.alu_func_o_4(alu_func_o_4),
	.alu_func_o_1(alu_func_o_1),
	.alu_func_o_2(alu_func_o_2),
	.alu_func_o_3(alu_func_o_3),
	.b_o_iv_0_a5_0(b_o_iv_0_a5_0),
	.b_o_iv_0_a_0(b_o_iv_0_a_0),
	.b_o_iv_0_a_1(b_o_iv_0_a_1),
	.b_o_iv_0_a_2(b_o_iv_0_a_2),
	.b_o_iv_0_a5_1_0(b_o_iv_0_a5_1_0),
	.b_o_iv_0_a5_1_1(b_o_iv_0_a5_1_1),
	.b_o_iv_0_0(b_o_iv_0[0]),
	.b_o_iv_0_1(b_o_iv_0[1]),
	.b_o_iv_0_2(b_o_iv_0[2]),
	.b_o_iv_27(b_o_iv_27),
	.b_o_iv_28(b_o_iv_28),
	.b_o_iv_0(b_o_iv[3]),
	.b_o_iv_1(b_o_iv[4]),
	.b_o_iv_2(b_o_iv[5]),
	.b_o_iv_3(b_o_iv[6]),
	.b_o_iv_4(b_o_iv[7]),
	.b_o_iv_5(b_o_iv[8]),
	.b_o_iv_6(b_o_iv[9]),
	.b_o_iv_7(b_o_iv[10]),
	.b_o_iv_8(b_o_iv[11]),
	.b_o_iv_9(b_o_iv[12]),
	.b_o_iv_10(b_o_iv[13]),
	.b_o_iv_11(b_o_iv[14]),
	.b_o_iv_12(b_o_iv[15]),
	.b_o_iv_13(b_o_iv[16]),
	.b_o_iv_14(b_o_iv[17]),
	.b_o_iv_15(b_o_iv[18]),
	.b_o_iv_16(b_o_iv[19]),
	.b_o_iv_17(b_o_iv[20]),
	.b_o_iv_18(b_o_iv[21]),
	.b_o_iv_19(b_o_iv[22]),
	.b_o_iv_20(b_o_iv[23]),
	.b_o_iv_21(b_o_iv[24]),
	.b_o_iv_22(b_o_iv[25]),
	.b_o_iv_23(b_o_iv[26]),
	.b_o_iv_24(b_o_iv[27]),
	.b_o_iv_25(b_o_iv[28]),
	.b_o_iv_26(b_o_iv[29]),
	.b_o_iv_a_0(b_o_iv_a_0),
	.b_o_iv_a_1(b_o_iv_a_1),
	.b_o_iv_a_2(b_o_iv_a_2),
	.b_o_iv_a_3(b_o_iv_a_3),
	.b_o_iv_a_4(b_o_iv_a_4),
	.b_o_iv_a_5(b_o_iv_a_5),
	.b_o_iv_a_6(b_o_iv_a_6),
	.b_o_iv_a_7(b_o_iv_a_7),
	.b_o_iv_a_8(b_o_iv_a_8),
	.b_o_iv_a_9(b_o_iv_a_9),
	.b_o_iv_a_10(b_o_iv_a_10),
	.b_o_iv_a_11(b_o_iv_a_11),
	.b_o_iv_a_12(b_o_iv_a_12),
	.b_o_iv_a_13(b_o_iv_a_13),
	.b_o_iv_a_14(b_o_iv_a_14),
	.b_o_iv_a_15(b_o_iv_a_15),
	.b_o_iv_a_16(b_o_iv_a_16),
	.b_o_iv_a_17(b_o_iv_a_17),
	.b_o_iv_a_18(b_o_iv_a_18),
	.b_o_iv_a_19(b_o_iv_a_19),
	.b_o_iv_a_20(b_o_iv_a_20),
	.b_o_iv_a_21(b_o_iv_a_21),
	.b_o_iv_a_22(b_o_iv_a_22),
	.b_o_iv_a_23(b_o_iv_a_23),
	.b_o_iv_a_24(b_o_iv_a_24),
	.b_o_iv_a_25(b_o_iv_a_25),
	.b_o_iv_a_26(b_o_iv_a_26),
	.b_o_iv_a_27(b_o_iv_a_27),
	.b_o_iv_a_28(b_o_iv_a_28),
	.cop_addr_o_i_m_0(cop_addr_o_i_m_0),
	.cop_addr_o_i_m_1(cop_addr_o_i_m_1),
	.cop_addr_o_i_m_2(cop_addr_o_i_m_2),
	.cop_addr_o_i_m_3(cop_addr_o_i_m_3),
	.cop_addr_o_i_m_4(cop_addr_o_i_m_4),
	.cop_addr_o_i_m_5(cop_addr_o_i_m_5),
	.cop_addr_o_i_m_6(cop_addr_o_i_m_6),
	.cop_addr_o_i_m_7(cop_addr_o_i_m_7),
	.cop_addr_o_i_m_8(cop_addr_o_i_m_8),
	.cop_addr_o_i_m_9(cop_addr_o_i_m_9),
	.cop_addr_o_i_m_10(cop_addr_o_i_m_10),
	.cop_addr_o_i_m_11(cop_addr_o_i_m_11),
	.cop_addr_o_i_m_12(cop_addr_o_i_m_12),
	.cop_addr_o_i_m_13(cop_addr_o_i_m_13),
	.cop_addr_o_i_m_14(cop_addr_o_i_m_14),
	.cop_addr_o_i_m_15(cop_addr_o_i_m_15),
	.cop_addr_o_i_m_16(cop_addr_o_i_m_16),
	.cop_addr_o_i_m_17(cop_addr_o_i_m_17),
	.cop_addr_o_i_m_18(cop_addr_o_i_m_18),
	.cop_addr_o_i_m_19(cop_addr_o_i_m_19),
	.cop_addr_o_i_m_20(cop_addr_o_i_m_20),
	.cop_addr_o_i_m_21(cop_addr_o_i_m_21),
	.cop_addr_o_i_m_22(cop_addr_o_i_m_22),
	.cop_addr_o_i_m_23(cop_addr_o_i_m_23),
	.cop_addr_o_i_m_24(cop_addr_o_i_m_24),
	.cop_addr_o_i_m_25(cop_addr_o_i_m_25),
	.cop_addr_o_i_m_26(cop_addr_o_i_m_26),
	.cop_addr_o_i_m_27(cop_addr_o_i_m_27),
	.cop_addr_o_i_m_28(cop_addr_o_i_m_28),
	.wb_o_0(wb_o_0),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o_3),
	.wb_o_4(wb_o_4),
	.wb_o_5(wb_o_5),
	.wb_o_6(wb_o_6),
	.wb_o_7(wb_o_7),
	.wb_o_8(wb_o_8),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_12(wb_o_12),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o_15),
	.wb_o_16(wb_o_16),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o_18),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o_21),
	.wb_o_22(wb_o_22),
	.wb_o_23(wb_o_23),
	.wb_o_24(wb_o_24),
	.wb_o_25(wb_o_25),
	.wb_o_26(wb_o_26),
	.wb_o_27(wb_o_27),
	.wb_o_28(wb_o_28),
	.wb_o_29(wb_o_29),
	.wb_o_30(wb_o_30),
	.wb_o_31(wb_o_31),
	.count_5(count_0),
	.un11_res_0_a2_0_a2(un11_res_0_a2_0_a2),
	.un1_hilo25_5_0(un1_hilo25_5_0),
	.G_291(G_291),
	.hilo25_0_a2(hilo25_0_a2),
	.I_220_a(I_220_a),
	.finish(finish),
	.op2_sign_reged(op2_sign_reged),
	.start(start),
	.mul(mul),
	.rr_rst(rr_rst),
	.rdy(rdy),
	.b_o_1_sqmuxa(b_o_1_sqmuxa),
	.CLK(CLK)
);
// @5:176
  shifter_tak mips_shifter (
	.b_o_iv_21(b_o_iv[24]),
	.b_o_iv_22(b_o_iv[25]),
	.b_o_iv_19(b_o_iv[22]),
	.b_o_iv_20(b_o_iv[23]),
	.b_o_iv_15(b_o_iv[18]),
	.b_o_iv_16(b_o_iv[19]),
	.b_o_iv_13(b_o_iv[16]),
	.b_o_iv_14(b_o_iv[17]),
	.b_o_iv_11(b_o_iv[14]),
	.b_o_iv_12(b_o_iv[15]),
	.b_o_iv_9(b_o_iv[12]),
	.b_o_iv_10(b_o_iv[13]),
	.b_o_iv_7(b_o_iv[10]),
	.b_o_iv_8(b_o_iv[11]),
	.b_o_iv_5(b_o_iv[8]),
	.b_o_iv_6(b_o_iv[9]),
	.b_o_iv_3(b_o_iv[6]),
	.b_o_iv_4(b_o_iv[7]),
	.b_o_iv_2(b_o_iv[5]),
	.b_o_iv_28(b_o_iv_28),
	.b_o_iv_26(b_o_iv[29]),
	.b_o_iv_27(b_o_iv_27),
	.b_o_iv_23(b_o_iv[26]),
	.b_o_iv_18(b_o_iv[21]),
	.b_o_iv_17(b_o_iv[20]),
	.b_o_iv_25(b_o_iv[28]),
	.b_o_iv_24(b_o_iv[27]),
	.b_o_iv_1(b_o_iv[4]),
	.b_o_iv_0(b_o_iv[3]),
	.b_o_iv_0_2(b_o_iv_0[2]),
	.b_o_iv_0_1(b_o_iv_0[1]),
	.b_o_iv_0_0(b_o_iv_0[0]),
	.a_o_1(a_o_1),
	.a_o_2(a_o_2),
	.a_o_3(a_o_3),
	.a_o_0(a_o_0),
	.a_o_4(a_o_4),
	.alu_func_o_4(alu_func_o_4),
	.alu_func_o_1(alu_func_o_1),
	.alu_func_o_3(alu_func_o_3),
	.alu_func_o_0(alu_func_o_0),
	.alu_func_o_2(alu_func_o_2),
	.m501(m501),
	.m491(m491),
	.m447(m447),
	.m443(m443),
	.m399(m399),
	.m75(m75),
	.m500(m500),
	.m489(m489),
	.m467(m467),
	.m70(m70),
	.m456(m456),
	.m403(m403),
	.G_23(G_23),
	.m332(m332),
	.m329(m329),
	.m318(m318),
	.m315(m315),
	.m115(m115),
	.m276(m276),
	.m273(m273),
	.m248(m248),
	.m243(m243),
	.m245(m245),
	.m192(m192),
	.m188(m188),
	.m167(m167),
	.m535(m535),
	.m525(m525),
	.G_116(G_116),
	.m514(m514),
	.m467_a(m467_a),
	.m481(m481),
	.m437(m437),
	.m426(m426),
	.m415(m415),
	.m393(m393),
	.m382(m382),
	.m371(m371),
	.m67(m67),
	.m360(m360),
	.m347(m347),
	.m305(m305),
	.m291(m291),
	.m263(m263),
	.m231(m231),
	.m212(m212),
	.m174(m174),
	.m147(m147),
	.m119(m119)
);
// @5:184
  alu mips_alu (
	.alu_out_9_a2_1_1_0(alu_out_9_a2_1_1[0]),
	.alu_out_0_a3_0_0(alu_out_0_a3_0[3]),
	.alu_out_0_a2_1_0(alu_out_0_a2_1[28]),
	.alu_out_9_a2_0(alu_out_9_a2[0]),
	.res_2_0_a2_0_0_a2_0_0_o2_i_o3_0(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.alu_out_7_0_0_m2_0(alu_out_7_0_0_m2[3]),
	.alu_out_7_0_0_m2_2(alu_out_7_0_0_m2[5]),
	.alu_out_7_0_0_m2_3(alu_out_7_0_0_m2[6]),
	.alu_out_7_0_0_m2_7(alu_out_7_0_0_m2[10]),
	.alu_out_0_a2_0_0(alu_out_0_a2_0_Z[28]),
	.b_o_iv_18(b_o_iv[21]),
	.b_o_iv_10(b_o_iv[13]),
	.b_o_iv_9(b_o_iv[12]),
	.b_o_iv_6(b_o_iv[9]),
	.b_o_iv_28(b_o_iv_28),
	.b_o_iv_27(b_o_iv_27),
	.b_o_iv_26(b_o_iv[29]),
	.b_o_iv_24(b_o_iv[27]),
	.b_o_iv_23(b_o_iv[26]),
	.b_o_iv_22(b_o_iv[25]),
	.b_o_iv_21(b_o_iv[24]),
	.b_o_iv_20(b_o_iv[23]),
	.b_o_iv_19(b_o_iv[22]),
	.b_o_iv_17(b_o_iv[20]),
	.b_o_iv_16(b_o_iv[19]),
	.b_o_iv_15(b_o_iv[18]),
	.b_o_iv_14(b_o_iv[17]),
	.b_o_iv_13(b_o_iv[16]),
	.b_o_iv_12(b_o_iv[15]),
	.b_o_iv_11(b_o_iv[14]),
	.b_o_iv_8(b_o_iv[11]),
	.b_o_iv_5(b_o_iv[8]),
	.b_o_iv_4(b_o_iv[7]),
	.b_o_iv_0(b_o_iv[3]),
	.b_o_iv_2(b_o_iv[5]),
	.b_o_iv_3(b_o_iv[6]),
	.b_o_iv_7(b_o_iv[10]),
	.b_o_iv_25(b_o_iv[28]),
	.b_o_iv_1(b_o_iv[4]),
	.a_o_0(a_o_0),
	.a_o_21(a_o_21),
	.a_o_13(a_o_13),
	.a_o_12(a_o_12),
	.a_o_9(a_o_9),
	.a_o_2(a_o_2),
	.a_o_31(a_o_31),
	.a_o_30(a_o_30),
	.a_o_29(a_o_29),
	.a_o_27(a_o_27),
	.a_o_26(a_o_26),
	.a_o_25(a_o_25),
	.a_o_24(a_o_24),
	.a_o_23(a_o_23),
	.a_o_22(a_o_22),
	.a_o_20(a_o_20),
	.a_o_19(a_o_19),
	.a_o_18(a_o_18),
	.a_o_17(a_o_17),
	.a_o_16(a_o_16),
	.a_o_15(a_o_15),
	.a_o_14(a_o_14),
	.a_o_11(a_o_11),
	.a_o_8(a_o_8),
	.a_o_7(a_o_7),
	.a_o_3(a_o_3),
	.a_o_5(a_o_5),
	.a_o_6(a_o_6),
	.a_o_10(a_o_10),
	.a_o_28(a_o_28),
	.a_o_4(a_o_4),
	.a_o_1(a_o_1),
	.b_o_iv_0_0(b_o_iv_0[0]),
	.b_o_iv_0_2(b_o_iv_0[2]),
	.b_o_iv_0_1(b_o_iv_0[1]),
	.alu_func_o_3(alu_func_o_3),
	.alu_func_o_0(alu_func_o_0),
	.alu_func_o_2(alu_func_o_2),
	.alu_func_o_1(alu_func_o_1),
	.alu_func_o_4(alu_func_o_4),
	.alu_out_0_a2_3(alu_out_0_a2_3),
	.alu_out_0_a2_0_d0(alu_out_0_a2_0),
	.un1_a_add0(un1_a_add0),
	.un1_a_add3(un1_a_add3),
	.un1_a_add4(un1_a_add4),
	.un1_a_add5(un1_a_add5),
	.un1_a_add6(un1_a_add6),
	.un1_a_add10(un1_a_add10),
	.un1_a_add28(un1_a_add28),
	.un1_a_add31(un1_a_add31),
	.m83(m83),
	.m73(m73),
	.m68(m68),
	.m63(m63),
	.m3(m3),
	.alu_out_sn_m14_0_0_a4_0(alu_out_sn_m14_0_0_a4_0),
	.m101(m101),
	.m86(m86),
	.m76(m76),
	.m71(m71),
	.m66(m66),
	.m7_e(m7_e),
	.alu_out_sn_m14_0_0_a4(alu_out_sn_m14_0_0_a4),
	.m133(m133),
	.m128(m128),
	.m123(m123),
	.m118(m118),
	.m113(m113),
	.m97(m97),
	.m92(m92),
	.m82(m82),
	.m62(m62),
	.m57(m57),
	.m52(m52),
	.m47(m47),
	.m42(m42),
	.m37(m37),
	.m32(m32),
	.m27(m27),
	.m22(m22),
	.m17(m17),
	.m12(m12),
	.alu_out_sn_m14_0_0(alu_out_sn_m14_0_0)
);
endmodule /* mips_alu */

// VQM4.1+ 
module fwd_mux_2 (
  r32_o_0_4,
  r32_o_0_31,
  r32_o_0_30,
  r32_o_0_28,
  r32_o_0_26,
  r32_o_0_25,
  r32_o_0_23,
  r32_o_0_22,
  r32_o_0_21,
  r32_o_0_20,
  r32_o_0_19,
  r32_o_0_18,
  r32_o_0_17,
  r32_o_0_16,
  r32_o_0_15,
  r32_o_0_14,
  r32_o_0_13,
  r32_o_0_12,
  r32_o_0_11,
  r32_o_0_10,
  r32_o_0_9,
  r32_o_0_8,
  r32_o_0_7,
  r32_o_0_6,
  r32_o_0_5,
  r32_o_0_3,
  r32_o_0_2,
  r32_o_0_1,
  r32_o_0_0,
  r32_o_4,
  r32_o_31,
  r32_o_30,
  r32_o_28,
  r32_o_26,
  r32_o_25,
  r32_o_23,
  r32_o_22,
  r32_o_21,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_17,
  r32_o_16,
  r32_o_15,
  r32_o_14,
  r32_o_13,
  r32_o_12,
  r32_o_11,
  r32_o_10,
  r32_o_9,
  r32_o_8,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_3,
  r32_o_2,
  r32_o_1,
  r32_o_0_d0,
  dout_2_a_4,
  dout_2_a_31,
  dout_2_a_30,
  dout_2_a_28,
  dout_2_a_26,
  dout_2_a_25,
  dout_2_a_23,
  dout_2_a_22,
  dout_2_a_21,
  dout_2_a_20,
  dout_2_a_19,
  dout_2_a_18,
  dout_2_a_17,
  dout_2_a_16,
  dout_2_a_15,
  dout_2_a_14,
  dout_2_a_13,
  dout_2_a_12,
  dout_2_a_11,
  dout_2_a_10,
  dout_2_a_9,
  dout_2_a_8,
  dout_2_a_7,
  dout_2_a_6,
  dout_2_a_5,
  dout_2_a_3,
  dout_2_a_2,
  dout_2_a_1,
  dout_2_a_0,
  mux_fw_1
);
input r32_o_0_4 ;
input r32_o_0_31 ;
input r32_o_0_30 ;
input r32_o_0_28 ;
input r32_o_0_26 ;
input r32_o_0_25 ;
input r32_o_0_23 ;
input r32_o_0_22 ;
input r32_o_0_21 ;
input r32_o_0_20 ;
input r32_o_0_19 ;
input r32_o_0_18 ;
input r32_o_0_17 ;
input r32_o_0_16 ;
input r32_o_0_15 ;
input r32_o_0_14 ;
input r32_o_0_13 ;
input r32_o_0_12 ;
input r32_o_0_11 ;
input r32_o_0_10 ;
input r32_o_0_9 ;
input r32_o_0_8 ;
input r32_o_0_7 ;
input r32_o_0_6 ;
input r32_o_0_5 ;
input r32_o_0_3 ;
input r32_o_0_2 ;
input r32_o_0_1 ;
input r32_o_0_0 ;
input r32_o_4 ;
input r32_o_31 ;
input r32_o_30 ;
input r32_o_28 ;
input r32_o_26 ;
input r32_o_25 ;
input r32_o_23 ;
input r32_o_22 ;
input r32_o_21 ;
input r32_o_20 ;
input r32_o_19 ;
input r32_o_18 ;
input r32_o_17 ;
input r32_o_16 ;
input r32_o_15 ;
input r32_o_14 ;
input r32_o_13 ;
input r32_o_12 ;
input r32_o_11 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_8 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_1 ;
input r32_o_0_d0 ;
output dout_2_a_4 ;
output dout_2_a_31 ;
output dout_2_a_30 ;
output dout_2_a_28 ;
output dout_2_a_26 ;
output dout_2_a_25 ;
output dout_2_a_23 ;
output dout_2_a_22 ;
output dout_2_a_21 ;
output dout_2_a_20 ;
output dout_2_a_19 ;
output dout_2_a_18 ;
output dout_2_a_17 ;
output dout_2_a_16 ;
output dout_2_a_15 ;
output dout_2_a_14 ;
output dout_2_a_13 ;
output dout_2_a_12 ;
output dout_2_a_11 ;
output dout_2_a_10 ;
output dout_2_a_9 ;
output dout_2_a_8 ;
output dout_2_a_7 ;
output dout_2_a_6 ;
output dout_2_a_5 ;
output dout_2_a_3 ;
output dout_2_a_2 ;
output dout_2_a_1 ;
output dout_2_a_0 ;
input mux_fw_1 ;
wire r32_o_0_4 ;
wire r32_o_0_31 ;
wire r32_o_0_30 ;
wire r32_o_0_28 ;
wire r32_o_0_26 ;
wire r32_o_0_25 ;
wire r32_o_0_23 ;
wire r32_o_0_22 ;
wire r32_o_0_21 ;
wire r32_o_0_20 ;
wire r32_o_0_19 ;
wire r32_o_0_18 ;
wire r32_o_0_17 ;
wire r32_o_0_16 ;
wire r32_o_0_15 ;
wire r32_o_0_14 ;
wire r32_o_0_13 ;
wire r32_o_0_12 ;
wire r32_o_0_11 ;
wire r32_o_0_10 ;
wire r32_o_0_9 ;
wire r32_o_0_8 ;
wire r32_o_0_7 ;
wire r32_o_0_6 ;
wire r32_o_0_5 ;
wire r32_o_0_3 ;
wire r32_o_0_2 ;
wire r32_o_0_1 ;
wire r32_o_0_0 ;
wire r32_o_4 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_28 ;
wire r32_o_26 ;
wire r32_o_25 ;
wire r32_o_23 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_14 ;
wire r32_o_13 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_8 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0_d0 ;
wire dout_2_a_4 ;
wire dout_2_a_31 ;
wire dout_2_a_30 ;
wire dout_2_a_28 ;
wire dout_2_a_26 ;
wire dout_2_a_25 ;
wire dout_2_a_23 ;
wire dout_2_a_22 ;
wire dout_2_a_21 ;
wire dout_2_a_20 ;
wire dout_2_a_19 ;
wire dout_2_a_18 ;
wire dout_2_a_17 ;
wire dout_2_a_16 ;
wire dout_2_a_15 ;
wire dout_2_a_14 ;
wire dout_2_a_13 ;
wire dout_2_a_12 ;
wire dout_2_a_11 ;
wire dout_2_a_10 ;
wire dout_2_a_9 ;
wire dout_2_a_8 ;
wire dout_2_a_7 ;
wire dout_2_a_6 ;
wire dout_2_a_5 ;
wire dout_2_a_3 ;
wire dout_2_a_2 ;
wire dout_2_a_1 ;
wire dout_2_a_0 ;
wire mux_fw_1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:46
  cyclone_lcell dout_2_a_0_ (
	.combout(dout_2_a_0),
	.dataa(r32_o_0_d0),
	.datab(r32_o_0_0),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_0_.operation_mode="normal";
defparam dout_2_a_0_.output_mode="comb_only";
defparam dout_2_a_0_.lut_mask="3535";
defparam dout_2_a_0_.synch_mode="off";
defparam dout_2_a_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_1_ (
	.combout(dout_2_a_1),
	.dataa(r32_o_1),
	.datab(r32_o_0_1),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_1_.operation_mode="normal";
defparam dout_2_a_1_.output_mode="comb_only";
defparam dout_2_a_1_.lut_mask="3535";
defparam dout_2_a_1_.synch_mode="off";
defparam dout_2_a_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_2_ (
	.combout(dout_2_a_2),
	.dataa(r32_o_2),
	.datab(r32_o_0_2),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_2_.operation_mode="normal";
defparam dout_2_a_2_.output_mode="comb_only";
defparam dout_2_a_2_.lut_mask="3535";
defparam dout_2_a_2_.synch_mode="off";
defparam dout_2_a_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_3_ (
	.combout(dout_2_a_3),
	.dataa(r32_o_3),
	.datab(r32_o_0_3),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_3_.operation_mode="normal";
defparam dout_2_a_3_.output_mode="comb_only";
defparam dout_2_a_3_.lut_mask="3535";
defparam dout_2_a_3_.synch_mode="off";
defparam dout_2_a_3_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_5_ (
	.combout(dout_2_a_5),
	.dataa(r32_o_5),
	.datab(r32_o_0_5),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_5_.operation_mode="normal";
defparam dout_2_a_5_.output_mode="comb_only";
defparam dout_2_a_5_.lut_mask="3535";
defparam dout_2_a_5_.synch_mode="off";
defparam dout_2_a_5_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_6_ (
	.combout(dout_2_a_6),
	.dataa(r32_o_6),
	.datab(r32_o_0_6),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_6_.operation_mode="normal";
defparam dout_2_a_6_.output_mode="comb_only";
defparam dout_2_a_6_.lut_mask="3535";
defparam dout_2_a_6_.synch_mode="off";
defparam dout_2_a_6_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_7_ (
	.combout(dout_2_a_7),
	.dataa(r32_o_7),
	.datab(r32_o_0_7),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_7_.operation_mode="normal";
defparam dout_2_a_7_.output_mode="comb_only";
defparam dout_2_a_7_.lut_mask="3535";
defparam dout_2_a_7_.synch_mode="off";
defparam dout_2_a_7_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_8_ (
	.combout(dout_2_a_8),
	.dataa(r32_o_8),
	.datab(r32_o_0_8),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_8_.operation_mode="normal";
defparam dout_2_a_8_.output_mode="comb_only";
defparam dout_2_a_8_.lut_mask="3535";
defparam dout_2_a_8_.synch_mode="off";
defparam dout_2_a_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_9_ (
	.combout(dout_2_a_9),
	.dataa(r32_o_9),
	.datab(r32_o_0_9),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_9_.operation_mode="normal";
defparam dout_2_a_9_.output_mode="comb_only";
defparam dout_2_a_9_.lut_mask="3535";
defparam dout_2_a_9_.synch_mode="off";
defparam dout_2_a_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_10_ (
	.combout(dout_2_a_10),
	.dataa(r32_o_10),
	.datab(r32_o_0_10),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_10_.operation_mode="normal";
defparam dout_2_a_10_.output_mode="comb_only";
defparam dout_2_a_10_.lut_mask="3535";
defparam dout_2_a_10_.synch_mode="off";
defparam dout_2_a_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_11_ (
	.combout(dout_2_a_11),
	.dataa(r32_o_11),
	.datab(r32_o_0_11),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_11_.operation_mode="normal";
defparam dout_2_a_11_.output_mode="comb_only";
defparam dout_2_a_11_.lut_mask="3535";
defparam dout_2_a_11_.synch_mode="off";
defparam dout_2_a_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_12_ (
	.combout(dout_2_a_12),
	.dataa(r32_o_12),
	.datab(r32_o_0_12),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_12_.operation_mode="normal";
defparam dout_2_a_12_.output_mode="comb_only";
defparam dout_2_a_12_.lut_mask="3535";
defparam dout_2_a_12_.synch_mode="off";
defparam dout_2_a_12_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_13_ (
	.combout(dout_2_a_13),
	.dataa(r32_o_13),
	.datab(r32_o_0_13),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_13_.operation_mode="normal";
defparam dout_2_a_13_.output_mode="comb_only";
defparam dout_2_a_13_.lut_mask="3535";
defparam dout_2_a_13_.synch_mode="off";
defparam dout_2_a_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_14_ (
	.combout(dout_2_a_14),
	.dataa(r32_o_14),
	.datab(r32_o_0_14),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_14_.operation_mode="normal";
defparam dout_2_a_14_.output_mode="comb_only";
defparam dout_2_a_14_.lut_mask="3535";
defparam dout_2_a_14_.synch_mode="off";
defparam dout_2_a_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_15_ (
	.combout(dout_2_a_15),
	.dataa(r32_o_15),
	.datab(r32_o_0_15),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_15_.operation_mode="normal";
defparam dout_2_a_15_.output_mode="comb_only";
defparam dout_2_a_15_.lut_mask="3535";
defparam dout_2_a_15_.synch_mode="off";
defparam dout_2_a_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_16_ (
	.combout(dout_2_a_16),
	.dataa(r32_o_16),
	.datab(r32_o_0_16),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_16_.operation_mode="normal";
defparam dout_2_a_16_.output_mode="comb_only";
defparam dout_2_a_16_.lut_mask="3535";
defparam dout_2_a_16_.synch_mode="off";
defparam dout_2_a_16_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_17_ (
	.combout(dout_2_a_17),
	.dataa(r32_o_17),
	.datab(r32_o_0_17),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_17_.operation_mode="normal";
defparam dout_2_a_17_.output_mode="comb_only";
defparam dout_2_a_17_.lut_mask="3535";
defparam dout_2_a_17_.synch_mode="off";
defparam dout_2_a_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_18_ (
	.combout(dout_2_a_18),
	.dataa(r32_o_18),
	.datab(r32_o_0_18),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_18_.operation_mode="normal";
defparam dout_2_a_18_.output_mode="comb_only";
defparam dout_2_a_18_.lut_mask="3535";
defparam dout_2_a_18_.synch_mode="off";
defparam dout_2_a_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_19_ (
	.combout(dout_2_a_19),
	.dataa(r32_o_19),
	.datab(r32_o_0_19),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_19_.operation_mode="normal";
defparam dout_2_a_19_.output_mode="comb_only";
defparam dout_2_a_19_.lut_mask="3535";
defparam dout_2_a_19_.synch_mode="off";
defparam dout_2_a_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_20_ (
	.combout(dout_2_a_20),
	.dataa(r32_o_20),
	.datab(r32_o_0_20),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_20_.operation_mode="normal";
defparam dout_2_a_20_.output_mode="comb_only";
defparam dout_2_a_20_.lut_mask="3535";
defparam dout_2_a_20_.synch_mode="off";
defparam dout_2_a_20_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_21_ (
	.combout(dout_2_a_21),
	.dataa(r32_o_21),
	.datab(r32_o_0_21),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_21_.operation_mode="normal";
defparam dout_2_a_21_.output_mode="comb_only";
defparam dout_2_a_21_.lut_mask="3535";
defparam dout_2_a_21_.synch_mode="off";
defparam dout_2_a_21_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_22_ (
	.combout(dout_2_a_22),
	.dataa(r32_o_22),
	.datab(r32_o_0_22),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_22_.operation_mode="normal";
defparam dout_2_a_22_.output_mode="comb_only";
defparam dout_2_a_22_.lut_mask="3535";
defparam dout_2_a_22_.synch_mode="off";
defparam dout_2_a_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_23_ (
	.combout(dout_2_a_23),
	.dataa(r32_o_23),
	.datab(r32_o_0_23),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_23_.operation_mode="normal";
defparam dout_2_a_23_.output_mode="comb_only";
defparam dout_2_a_23_.lut_mask="3535";
defparam dout_2_a_23_.synch_mode="off";
defparam dout_2_a_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_25_ (
	.combout(dout_2_a_25),
	.dataa(r32_o_25),
	.datab(r32_o_0_25),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_25_.operation_mode="normal";
defparam dout_2_a_25_.output_mode="comb_only";
defparam dout_2_a_25_.lut_mask="3535";
defparam dout_2_a_25_.synch_mode="off";
defparam dout_2_a_25_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_26_ (
	.combout(dout_2_a_26),
	.dataa(r32_o_26),
	.datab(r32_o_0_26),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_26_.operation_mode="normal";
defparam dout_2_a_26_.output_mode="comb_only";
defparam dout_2_a_26_.lut_mask="3535";
defparam dout_2_a_26_.synch_mode="off";
defparam dout_2_a_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_28_ (
	.combout(dout_2_a_28),
	.dataa(r32_o_28),
	.datab(r32_o_0_28),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_28_.operation_mode="normal";
defparam dout_2_a_28_.output_mode="comb_only";
defparam dout_2_a_28_.lut_mask="3535";
defparam dout_2_a_28_.synch_mode="off";
defparam dout_2_a_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_30_ (
	.combout(dout_2_a_30),
	.dataa(r32_o_30),
	.datab(r32_o_0_30),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_30_.operation_mode="normal";
defparam dout_2_a_30_.output_mode="comb_only";
defparam dout_2_a_30_.lut_mask="3535";
defparam dout_2_a_30_.synch_mode="off";
defparam dout_2_a_30_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_31_ (
	.combout(dout_2_a_31),
	.dataa(r32_o_31),
	.datab(r32_o_0_31),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_31_.operation_mode="normal";
defparam dout_2_a_31_.output_mode="comb_only";
defparam dout_2_a_31_.lut_mask="3535";
defparam dout_2_a_31_.synch_mode="off";
defparam dout_2_a_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell dout_2_a_4_ (
	.combout(dout_2_a_4),
	.dataa(r32_o_4),
	.datab(r32_o_0_4),
	.datac(mux_fw_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2_a_4_.operation_mode="normal";
defparam dout_2_a_4_.output_mode="comb_only";
defparam dout_2_a_4_.lut_mask="3535";
defparam dout_2_a_4_.synch_mode="off";
defparam dout_2_a_4_.sum_lutc_input="datac";
endmodule /* fwd_mux_2 */

// VQM4.1+ 
module alu_muxa (
  r32_o_3_0,
  r32_o_3_2,
  r32_o_3_1,
  r32_o_3_29,
  r32_o_3_28,
  r32_o_3_27,
  r32_o_3_26,
  r32_o_3_25,
  r32_o_3_24,
  r32_o_3_23,
  r32_o_3_22,
  r32_o_3_21,
  r32_o_3_20,
  r32_o_3_19,
  r32_o_3_18,
  r32_o_3_17,
  r32_o_3_16,
  r32_o_3_15,
  r32_o_3_14,
  r32_o_3_13,
  r32_o_3_12,
  r32_o_3_11,
  r32_o_3_10,
  r32_o_3_9,
  r32_o_3_8,
  r32_o_3_7,
  r32_o_3_6,
  r32_o_3_5,
  r32_o_3_4,
  r32_o_3_3,
  r32_o_2_0,
  r32_o_2_2,
  r32_o_2_1,
  r32_o_2_29,
  r32_o_2_28,
  r32_o_2_27,
  r32_o_2_26,
  r32_o_2_25,
  r32_o_2_24,
  r32_o_2_23,
  r32_o_2_22,
  r32_o_2_21,
  r32_o_2_20,
  r32_o_2_19,
  r32_o_2_18,
  r32_o_2_17,
  r32_o_2_16,
  r32_o_2_15,
  r32_o_2_14,
  r32_o_2_13,
  r32_o_2_12,
  r32_o_2_11,
  r32_o_2_10,
  r32_o_2_9,
  r32_o_2_8,
  r32_o_2_7,
  r32_o_2_6,
  r32_o_2_5,
  r32_o_2_4,
  r32_o_2_3,
  wb_o_31,
  wb_o_30,
  wb_o_29,
  wb_o_28,
  wb_o_27,
  wb_o_26,
  wb_o_25,
  wb_o_24,
  wb_o_23,
  wb_o_22,
  wb_o_21,
  wb_o_20,
  wb_o_19,
  wb_o_18,
  wb_o_17,
  wb_o_16,
  wb_o_15,
  wb_o_14,
  wb_o_13,
  wb_o_12,
  wb_o_11,
  wb_o_10,
  wb_o_9,
  wb_o_8,
  wb_o_7,
  wb_o_6,
  wb_o_5,
  wb_o_4,
  wb_o_3,
  wb_o_2,
  wb_o_1,
  wb_o_0,
  r32_o_1_4,
  r32_o_1_3,
  r32_o_1_2,
  r32_o_1_1,
  r32_o_1_0,
  r32_o_1_31,
  r32_o_1_30,
  r32_o_1_29,
  r32_o_1_28,
  r32_o_1_27,
  r32_o_1_26,
  r32_o_1_25,
  r32_o_1_24,
  r32_o_1_23,
  r32_o_1_22,
  r32_o_1_21,
  r32_o_1_20,
  r32_o_1_19,
  r32_o_1_18,
  r32_o_1_17,
  r32_o_1_16,
  r32_o_1_15,
  r32_o_1_14,
  r32_o_1_13,
  r32_o_1_12,
  r32_o_1_11,
  r32_o_1_10,
  r32_o_1_9,
  r32_o_1_8,
  r32_o_1_7,
  r32_o_1_6,
  r32_o_1_5,
  r32_o_0_4,
  r32_o_0_3,
  r32_o_0_2,
  r32_o_0_1,
  r32_o_0_0,
  r32_o_0_31,
  r32_o_0_30,
  r32_o_0_29,
  r32_o_0_28,
  r32_o_0_27,
  r32_o_0_26,
  r32_o_0_25,
  r32_o_0_24,
  r32_o_0_23,
  r32_o_0_22,
  r32_o_0_21,
  r32_o_0_20,
  r32_o_0_19,
  r32_o_0_18,
  r32_o_0_17,
  r32_o_0_16,
  r32_o_0_15,
  r32_o_0_14,
  r32_o_0_13,
  r32_o_0_12,
  r32_o_0_11,
  r32_o_0_10,
  r32_o_0_9,
  r32_o_0_8,
  r32_o_0_7,
  r32_o_0_6,
  r32_o_0_5,
  a_o_0_1,
  a_o_0_0,
  r32_o_2,
  r32_o_31,
  r32_o_30,
  r32_o_29,
  r32_o_28,
  r32_o_27,
  r32_o_26,
  r32_o_25,
  r32_o_24,
  r32_o_23,
  r32_o_22,
  r32_o_21,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_17,
  r32_o_16,
  r32_o_15,
  r32_o_14,
  r32_o_13,
  r32_o_12,
  r32_o_11,
  r32_o_10,
  r32_o_9,
  r32_o_8,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_4,
  r32_o_3,
  r32_o_1,
  r32_o_0,
  a_o_2,
  a_o_31,
  a_o_30,
  a_o_29,
  a_o_28,
  a_o_27,
  a_o_26,
  a_o_25,
  a_o_24,
  a_o_23,
  a_o_22,
  a_o_21,
  a_o_20,
  a_o_19,
  a_o_18,
  a_o_17,
  a_o_16,
  a_o_15,
  a_o_14,
  a_o_13,
  a_o_12,
  a_o_11,
  a_o_10,
  a_o_9,
  a_o_8,
  a_o_7,
  a_o_6,
  a_o_5,
  a_o_4,
  a_o_3,
  a_o_1,
  a_o_0,
  muxa_ctl_o_0,
  muxa_ctl_o_1,
  wb_we_o_0,
  mux_fw_1,
  un30_mux_fw,
  un17_mux_fw_NE
);
input r32_o_3_0 ;
input r32_o_3_2 ;
input r32_o_3_1 ;
input r32_o_3_29 ;
input r32_o_3_28 ;
input r32_o_3_27 ;
input r32_o_3_26 ;
input r32_o_3_25 ;
input r32_o_3_24 ;
input r32_o_3_23 ;
input r32_o_3_22 ;
input r32_o_3_21 ;
input r32_o_3_20 ;
input r32_o_3_19 ;
input r32_o_3_18 ;
input r32_o_3_17 ;
input r32_o_3_16 ;
input r32_o_3_15 ;
input r32_o_3_14 ;
input r32_o_3_13 ;
input r32_o_3_12 ;
input r32_o_3_11 ;
input r32_o_3_10 ;
input r32_o_3_9 ;
input r32_o_3_8 ;
input r32_o_3_7 ;
input r32_o_3_6 ;
input r32_o_3_5 ;
input r32_o_3_4 ;
input r32_o_3_3 ;
input r32_o_2_0 ;
input r32_o_2_2 ;
input r32_o_2_1 ;
input r32_o_2_29 ;
input r32_o_2_28 ;
input r32_o_2_27 ;
input r32_o_2_26 ;
input r32_o_2_25 ;
input r32_o_2_24 ;
input r32_o_2_23 ;
input r32_o_2_22 ;
input r32_o_2_21 ;
input r32_o_2_20 ;
input r32_o_2_19 ;
input r32_o_2_18 ;
input r32_o_2_17 ;
input r32_o_2_16 ;
input r32_o_2_15 ;
input r32_o_2_14 ;
input r32_o_2_13 ;
input r32_o_2_12 ;
input r32_o_2_11 ;
input r32_o_2_10 ;
input r32_o_2_9 ;
input r32_o_2_8 ;
input r32_o_2_7 ;
input r32_o_2_6 ;
input r32_o_2_5 ;
input r32_o_2_4 ;
input r32_o_2_3 ;
input wb_o_31 ;
input wb_o_30 ;
input wb_o_29 ;
input wb_o_28 ;
input wb_o_27 ;
input wb_o_26 ;
input wb_o_25 ;
input wb_o_24 ;
input wb_o_23 ;
input wb_o_22 ;
input wb_o_21 ;
input wb_o_20 ;
input wb_o_19 ;
input wb_o_18 ;
input wb_o_17 ;
input wb_o_16 ;
input wb_o_15 ;
input wb_o_14 ;
input wb_o_13 ;
input wb_o_12 ;
input wb_o_11 ;
input wb_o_10 ;
input wb_o_9 ;
input wb_o_8 ;
input wb_o_7 ;
input wb_o_6 ;
input wb_o_5 ;
input wb_o_4 ;
input wb_o_3 ;
input wb_o_2 ;
input wb_o_1 ;
input wb_o_0 ;
input r32_o_1_4 ;
input r32_o_1_3 ;
input r32_o_1_2 ;
input r32_o_1_1 ;
input r32_o_1_0 ;
input r32_o_1_31 ;
input r32_o_1_30 ;
input r32_o_1_29 ;
input r32_o_1_28 ;
input r32_o_1_27 ;
input r32_o_1_26 ;
input r32_o_1_25 ;
input r32_o_1_24 ;
input r32_o_1_23 ;
input r32_o_1_22 ;
input r32_o_1_21 ;
input r32_o_1_20 ;
input r32_o_1_19 ;
input r32_o_1_18 ;
input r32_o_1_17 ;
input r32_o_1_16 ;
input r32_o_1_15 ;
input r32_o_1_14 ;
input r32_o_1_13 ;
input r32_o_1_12 ;
input r32_o_1_11 ;
input r32_o_1_10 ;
input r32_o_1_9 ;
input r32_o_1_8 ;
input r32_o_1_7 ;
input r32_o_1_6 ;
input r32_o_1_5 ;
input r32_o_0_4 ;
input r32_o_0_3 ;
input r32_o_0_2 ;
input r32_o_0_1 ;
input r32_o_0_0 ;
input r32_o_0_31 ;
input r32_o_0_30 ;
input r32_o_0_29 ;
input r32_o_0_28 ;
input r32_o_0_27 ;
input r32_o_0_26 ;
input r32_o_0_25 ;
input r32_o_0_24 ;
input r32_o_0_23 ;
input r32_o_0_22 ;
input r32_o_0_21 ;
input r32_o_0_20 ;
input r32_o_0_19 ;
input r32_o_0_18 ;
input r32_o_0_17 ;
input r32_o_0_16 ;
input r32_o_0_15 ;
input r32_o_0_14 ;
input r32_o_0_13 ;
input r32_o_0_12 ;
input r32_o_0_11 ;
input r32_o_0_10 ;
input r32_o_0_9 ;
input r32_o_0_8 ;
input r32_o_0_7 ;
input r32_o_0_6 ;
input r32_o_0_5 ;
input a_o_0_1 ;
input a_o_0_0 ;
input r32_o_2 ;
input r32_o_31 ;
input r32_o_30 ;
input r32_o_29 ;
input r32_o_28 ;
input r32_o_27 ;
input r32_o_26 ;
input r32_o_25 ;
input r32_o_24 ;
input r32_o_23 ;
input r32_o_22 ;
input r32_o_21 ;
input r32_o_20 ;
input r32_o_19 ;
input r32_o_18 ;
input r32_o_17 ;
input r32_o_16 ;
input r32_o_15 ;
input r32_o_14 ;
input r32_o_13 ;
input r32_o_12 ;
input r32_o_11 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_8 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_1 ;
input r32_o_0 ;
output a_o_2 ;
output a_o_31 ;
output a_o_30 ;
output a_o_29 ;
output a_o_28 ;
output a_o_27 ;
output a_o_26 ;
output a_o_25 ;
output a_o_24 ;
output a_o_23 ;
output a_o_22 ;
output a_o_21 ;
output a_o_20 ;
output a_o_19 ;
output a_o_18 ;
output a_o_17 ;
output a_o_16 ;
output a_o_15 ;
output a_o_14 ;
output a_o_13 ;
output a_o_12 ;
output a_o_11 ;
output a_o_10 ;
output a_o_9 ;
output a_o_8 ;
output a_o_7 ;
output a_o_6 ;
output a_o_5 ;
output a_o_4 ;
output a_o_3 ;
output a_o_1 ;
output a_o_0 ;
input muxa_ctl_o_0 ;
input muxa_ctl_o_1 ;
input wb_we_o_0 ;
input mux_fw_1 ;
input un30_mux_fw ;
input un17_mux_fw_NE ;
wire r32_o_3_0 ;
wire r32_o_3_2 ;
wire r32_o_3_1 ;
wire r32_o_3_29 ;
wire r32_o_3_28 ;
wire r32_o_3_27 ;
wire r32_o_3_26 ;
wire r32_o_3_25 ;
wire r32_o_3_24 ;
wire r32_o_3_23 ;
wire r32_o_3_22 ;
wire r32_o_3_21 ;
wire r32_o_3_20 ;
wire r32_o_3_19 ;
wire r32_o_3_18 ;
wire r32_o_3_17 ;
wire r32_o_3_16 ;
wire r32_o_3_15 ;
wire r32_o_3_14 ;
wire r32_o_3_13 ;
wire r32_o_3_12 ;
wire r32_o_3_11 ;
wire r32_o_3_10 ;
wire r32_o_3_9 ;
wire r32_o_3_8 ;
wire r32_o_3_7 ;
wire r32_o_3_6 ;
wire r32_o_3_5 ;
wire r32_o_3_4 ;
wire r32_o_3_3 ;
wire r32_o_2_0 ;
wire r32_o_2_2 ;
wire r32_o_2_1 ;
wire r32_o_2_29 ;
wire r32_o_2_28 ;
wire r32_o_2_27 ;
wire r32_o_2_26 ;
wire r32_o_2_25 ;
wire r32_o_2_24 ;
wire r32_o_2_23 ;
wire r32_o_2_22 ;
wire r32_o_2_21 ;
wire r32_o_2_20 ;
wire r32_o_2_19 ;
wire r32_o_2_18 ;
wire r32_o_2_17 ;
wire r32_o_2_16 ;
wire r32_o_2_15 ;
wire r32_o_2_14 ;
wire r32_o_2_13 ;
wire r32_o_2_12 ;
wire r32_o_2_11 ;
wire r32_o_2_10 ;
wire r32_o_2_9 ;
wire r32_o_2_8 ;
wire r32_o_2_7 ;
wire r32_o_2_6 ;
wire r32_o_2_5 ;
wire r32_o_2_4 ;
wire r32_o_2_3 ;
wire wb_o_31 ;
wire wb_o_30 ;
wire wb_o_29 ;
wire wb_o_28 ;
wire wb_o_27 ;
wire wb_o_26 ;
wire wb_o_25 ;
wire wb_o_24 ;
wire wb_o_23 ;
wire wb_o_22 ;
wire wb_o_21 ;
wire wb_o_20 ;
wire wb_o_19 ;
wire wb_o_18 ;
wire wb_o_17 ;
wire wb_o_16 ;
wire wb_o_15 ;
wire wb_o_14 ;
wire wb_o_13 ;
wire wb_o_12 ;
wire wb_o_11 ;
wire wb_o_10 ;
wire wb_o_9 ;
wire wb_o_8 ;
wire wb_o_7 ;
wire wb_o_6 ;
wire wb_o_5 ;
wire wb_o_4 ;
wire wb_o_3 ;
wire wb_o_2 ;
wire wb_o_1 ;
wire wb_o_0 ;
wire r32_o_1_4 ;
wire r32_o_1_3 ;
wire r32_o_1_2 ;
wire r32_o_1_1 ;
wire r32_o_1_0 ;
wire r32_o_1_31 ;
wire r32_o_1_30 ;
wire r32_o_1_29 ;
wire r32_o_1_28 ;
wire r32_o_1_27 ;
wire r32_o_1_26 ;
wire r32_o_1_25 ;
wire r32_o_1_24 ;
wire r32_o_1_23 ;
wire r32_o_1_22 ;
wire r32_o_1_21 ;
wire r32_o_1_20 ;
wire r32_o_1_19 ;
wire r32_o_1_18 ;
wire r32_o_1_17 ;
wire r32_o_1_16 ;
wire r32_o_1_15 ;
wire r32_o_1_14 ;
wire r32_o_1_13 ;
wire r32_o_1_12 ;
wire r32_o_1_11 ;
wire r32_o_1_10 ;
wire r32_o_1_9 ;
wire r32_o_1_8 ;
wire r32_o_1_7 ;
wire r32_o_1_6 ;
wire r32_o_1_5 ;
wire r32_o_0_4 ;
wire r32_o_0_3 ;
wire r32_o_0_2 ;
wire r32_o_0_1 ;
wire r32_o_0_0 ;
wire r32_o_0_31 ;
wire r32_o_0_30 ;
wire r32_o_0_29 ;
wire r32_o_0_28 ;
wire r32_o_0_27 ;
wire r32_o_0_26 ;
wire r32_o_0_25 ;
wire r32_o_0_24 ;
wire r32_o_0_23 ;
wire r32_o_0_22 ;
wire r32_o_0_21 ;
wire r32_o_0_20 ;
wire r32_o_0_19 ;
wire r32_o_0_18 ;
wire r32_o_0_17 ;
wire r32_o_0_16 ;
wire r32_o_0_15 ;
wire r32_o_0_14 ;
wire r32_o_0_13 ;
wire r32_o_0_12 ;
wire r32_o_0_11 ;
wire r32_o_0_10 ;
wire r32_o_0_9 ;
wire r32_o_0_8 ;
wire r32_o_0_7 ;
wire r32_o_0_6 ;
wire r32_o_0_5 ;
wire a_o_0_1 ;
wire a_o_0_0 ;
wire r32_o_2 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_29 ;
wire r32_o_28 ;
wire r32_o_27 ;
wire r32_o_26 ;
wire r32_o_25 ;
wire r32_o_24 ;
wire r32_o_23 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_14 ;
wire r32_o_13 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_8 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire a_o_2 ;
wire a_o_31 ;
wire a_o_30 ;
wire a_o_29 ;
wire a_o_28 ;
wire a_o_27 ;
wire a_o_26 ;
wire a_o_25 ;
wire a_o_24 ;
wire a_o_23 ;
wire a_o_22 ;
wire a_o_21 ;
wire a_o_20 ;
wire a_o_19 ;
wire a_o_18 ;
wire a_o_17 ;
wire a_o_16 ;
wire a_o_15 ;
wire a_o_14 ;
wire a_o_13 ;
wire a_o_12 ;
wire a_o_11 ;
wire a_o_10 ;
wire a_o_9 ;
wire a_o_8 ;
wire a_o_7 ;
wire a_o_6 ;
wire a_o_5 ;
wire a_o_4 ;
wire a_o_3 ;
wire a_o_1 ;
wire a_o_0 ;
wire muxa_ctl_o_0 ;
wire muxa_ctl_o_1 ;
wire wb_we_o_0 ;
wire mux_fw_1 ;
wire un30_mux_fw ;
wire un17_mux_fw_NE ;
wire [31:0] a_o_a;
wire [31:0] a_o_3_d;
wire [4:2] a_o_0_Z;
wire [31:5] a_o_3_Z;
wire [31:0] a_o_3_d_a;
wire un6_a_o ;
wire a_o_sn_m2 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @5:208
  cyclone_lcell un6_a_o_cZ (
	.combout(un6_a_o),
	.dataa(wb_we_o_0),
	.datab(un17_mux_fw_NE),
	.datac(un30_mux_fw),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un6_a_o_cZ.operation_mode="normal";
defparam un6_a_o_cZ.output_mode="comb_only";
defparam un6_a_o_cZ.lut_mask="0002";
defparam un6_a_o_cZ.synch_mode="off";
defparam un6_a_o_cZ.sum_lutc_input="datac";
// @5:209
  cyclone_lcell a_o_sn_m2_cZ (
	.combout(a_o_sn_m2),
	.dataa(VCC),
	.datab(VCC),
	.datac(muxa_ctl_o_1),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_sn_m2_cZ.operation_mode="normal";
defparam a_o_sn_m2_cZ.output_mode="comb_only";
defparam a_o_sn_m2_cZ.lut_mask="00f0";
defparam a_o_sn_m2_cZ.synch_mode="off";
defparam a_o_sn_m2_cZ.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_0_ (
	.combout(a_o_0),
	.dataa(r32_o_0),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[0]),
	.datad(a_o_3_d[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_0_.operation_mode="normal";
defparam a_o_0_.output_mode="comb_only";
defparam a_o_0_.lut_mask="2f2c";
defparam a_o_0_.synch_mode="off";
defparam a_o_0_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_0_ (
	.combout(a_o_a[0]),
	.dataa(muxa_ctl_o_0),
	.datab(muxa_ctl_o_1),
	.datac(a_o_0_0),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_0_.operation_mode="normal";
defparam a_o_a_0_.output_mode="comb_only";
defparam a_o_a_0_.lut_mask="0a1b";
defparam a_o_a_0_.synch_mode="off";
defparam a_o_a_0_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_1_ (
	.combout(a_o_1),
	.dataa(r32_o_1),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[1]),
	.datad(a_o_3_d[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_1_.operation_mode="normal";
defparam a_o_1_.output_mode="comb_only";
defparam a_o_1_.lut_mask="2f2c";
defparam a_o_1_.synch_mode="off";
defparam a_o_1_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_1_ (
	.combout(a_o_a[1]),
	.dataa(muxa_ctl_o_0),
	.datab(muxa_ctl_o_1),
	.datac(a_o_0_1),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_1_.operation_mode="normal";
defparam a_o_a_1_.output_mode="comb_only";
defparam a_o_a_1_.lut_mask="0a1b";
defparam a_o_a_1_.synch_mode="off";
defparam a_o_a_1_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_ (
	.combout(a_o_3),
	.dataa(r32_o_3),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[3]),
	.datad(a_o_3_d[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_.operation_mode="normal";
defparam a_o_3_.output_mode="comb_only";
defparam a_o_3_.lut_mask="2f2c";
defparam a_o_3_.synch_mode="off";
defparam a_o_3_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_3_ (
	.combout(a_o_a[3]),
	.dataa(muxa_ctl_o_0),
	.datab(muxa_ctl_o_1),
	.datac(a_o_0_Z[3]),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_3_.operation_mode="normal";
defparam a_o_a_3_.output_mode="comb_only";
defparam a_o_a_3_.lut_mask="0a1b";
defparam a_o_a_3_.synch_mode="off";
defparam a_o_a_3_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_4_ (
	.combout(a_o_4),
	.dataa(r32_o_4),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[4]),
	.datad(a_o_3_d[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_4_.operation_mode="normal";
defparam a_o_4_.output_mode="comb_only";
defparam a_o_4_.lut_mask="2f2c";
defparam a_o_4_.synch_mode="off";
defparam a_o_4_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_4_ (
	.combout(a_o_a[4]),
	.dataa(muxa_ctl_o_0),
	.datab(muxa_ctl_o_1),
	.datac(a_o_0_Z[4]),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_4_.operation_mode="normal";
defparam a_o_a_4_.output_mode="comb_only";
defparam a_o_a_4_.lut_mask="0a1b";
defparam a_o_a_4_.synch_mode="off";
defparam a_o_a_4_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_5_ (
	.combout(a_o_5),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[5]),
	.datad(a_o_3_Z[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_5_.operation_mode="normal";
defparam a_o_5_.output_mode="comb_only";
defparam a_o_5_.lut_mask="3f0c";
defparam a_o_5_.synch_mode="off";
defparam a_o_5_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_5_ (
	.combout(a_o_a[5]),
	.dataa(VCC),
	.datab(r32_o_5),
	.datac(r32_o_0_5),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_5_.operation_mode="normal";
defparam a_o_a_5_.output_mode="comb_only";
defparam a_o_a_5_.lut_mask="0f33";
defparam a_o_a_5_.synch_mode="off";
defparam a_o_a_5_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_6_ (
	.combout(a_o_6),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[6]),
	.datad(a_o_3_Z[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_6_.operation_mode="normal";
defparam a_o_6_.output_mode="comb_only";
defparam a_o_6_.lut_mask="3f0c";
defparam a_o_6_.synch_mode="off";
defparam a_o_6_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_6_ (
	.combout(a_o_a[6]),
	.dataa(VCC),
	.datab(r32_o_6),
	.datac(r32_o_0_6),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_6_.operation_mode="normal";
defparam a_o_a_6_.output_mode="comb_only";
defparam a_o_a_6_.lut_mask="0f33";
defparam a_o_a_6_.synch_mode="off";
defparam a_o_a_6_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_7_ (
	.combout(a_o_7),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[7]),
	.datad(a_o_3_Z[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_7_.operation_mode="normal";
defparam a_o_7_.output_mode="comb_only";
defparam a_o_7_.lut_mask="3f0c";
defparam a_o_7_.synch_mode="off";
defparam a_o_7_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_7_ (
	.combout(a_o_a[7]),
	.dataa(VCC),
	.datab(r32_o_7),
	.datac(r32_o_0_7),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_7_.operation_mode="normal";
defparam a_o_a_7_.output_mode="comb_only";
defparam a_o_a_7_.lut_mask="0f33";
defparam a_o_a_7_.synch_mode="off";
defparam a_o_a_7_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_8_ (
	.combout(a_o_8),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[8]),
	.datad(a_o_3_Z[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_8_.operation_mode="normal";
defparam a_o_8_.output_mode="comb_only";
defparam a_o_8_.lut_mask="3f0c";
defparam a_o_8_.synch_mode="off";
defparam a_o_8_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_8_ (
	.combout(a_o_a[8]),
	.dataa(VCC),
	.datab(r32_o_8),
	.datac(r32_o_0_8),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_8_.operation_mode="normal";
defparam a_o_a_8_.output_mode="comb_only";
defparam a_o_a_8_.lut_mask="0f33";
defparam a_o_a_8_.synch_mode="off";
defparam a_o_a_8_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_9_ (
	.combout(a_o_9),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[9]),
	.datad(a_o_3_Z[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_9_.operation_mode="normal";
defparam a_o_9_.output_mode="comb_only";
defparam a_o_9_.lut_mask="3f0c";
defparam a_o_9_.synch_mode="off";
defparam a_o_9_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_9_ (
	.combout(a_o_a[9]),
	.dataa(VCC),
	.datab(r32_o_9),
	.datac(r32_o_0_9),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_9_.operation_mode="normal";
defparam a_o_a_9_.output_mode="comb_only";
defparam a_o_a_9_.lut_mask="0f33";
defparam a_o_a_9_.synch_mode="off";
defparam a_o_a_9_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_10_ (
	.combout(a_o_10),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[10]),
	.datad(a_o_3_Z[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_10_.operation_mode="normal";
defparam a_o_10_.output_mode="comb_only";
defparam a_o_10_.lut_mask="3f0c";
defparam a_o_10_.synch_mode="off";
defparam a_o_10_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_10_ (
	.combout(a_o_a[10]),
	.dataa(VCC),
	.datab(r32_o_10),
	.datac(r32_o_0_10),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_10_.operation_mode="normal";
defparam a_o_a_10_.output_mode="comb_only";
defparam a_o_a_10_.lut_mask="0f33";
defparam a_o_a_10_.synch_mode="off";
defparam a_o_a_10_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_11_ (
	.combout(a_o_11),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[11]),
	.datad(a_o_3_Z[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_11_.operation_mode="normal";
defparam a_o_11_.output_mode="comb_only";
defparam a_o_11_.lut_mask="3f0c";
defparam a_o_11_.synch_mode="off";
defparam a_o_11_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_11_ (
	.combout(a_o_a[11]),
	.dataa(VCC),
	.datab(r32_o_11),
	.datac(r32_o_0_11),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_11_.operation_mode="normal";
defparam a_o_a_11_.output_mode="comb_only";
defparam a_o_a_11_.lut_mask="0f33";
defparam a_o_a_11_.synch_mode="off";
defparam a_o_a_11_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_12_ (
	.combout(a_o_12),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[12]),
	.datad(a_o_3_Z[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_12_.operation_mode="normal";
defparam a_o_12_.output_mode="comb_only";
defparam a_o_12_.lut_mask="3f0c";
defparam a_o_12_.synch_mode="off";
defparam a_o_12_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_12_ (
	.combout(a_o_a[12]),
	.dataa(VCC),
	.datab(r32_o_12),
	.datac(r32_o_0_12),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_12_.operation_mode="normal";
defparam a_o_a_12_.output_mode="comb_only";
defparam a_o_a_12_.lut_mask="0f33";
defparam a_o_a_12_.synch_mode="off";
defparam a_o_a_12_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_13_ (
	.combout(a_o_13),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[13]),
	.datad(a_o_3_Z[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_13_.operation_mode="normal";
defparam a_o_13_.output_mode="comb_only";
defparam a_o_13_.lut_mask="3f0c";
defparam a_o_13_.synch_mode="off";
defparam a_o_13_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_13_ (
	.combout(a_o_a[13]),
	.dataa(VCC),
	.datab(r32_o_13),
	.datac(r32_o_0_13),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_13_.operation_mode="normal";
defparam a_o_a_13_.output_mode="comb_only";
defparam a_o_a_13_.lut_mask="0f33";
defparam a_o_a_13_.synch_mode="off";
defparam a_o_a_13_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_14_ (
	.combout(a_o_14),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[14]),
	.datad(a_o_3_Z[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_14_.operation_mode="normal";
defparam a_o_14_.output_mode="comb_only";
defparam a_o_14_.lut_mask="3f0c";
defparam a_o_14_.synch_mode="off";
defparam a_o_14_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_14_ (
	.combout(a_o_a[14]),
	.dataa(VCC),
	.datab(r32_o_14),
	.datac(r32_o_0_14),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_14_.operation_mode="normal";
defparam a_o_a_14_.output_mode="comb_only";
defparam a_o_a_14_.lut_mask="0f33";
defparam a_o_a_14_.synch_mode="off";
defparam a_o_a_14_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_15_ (
	.combout(a_o_15),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[15]),
	.datad(a_o_3_Z[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_15_.operation_mode="normal";
defparam a_o_15_.output_mode="comb_only";
defparam a_o_15_.lut_mask="3f0c";
defparam a_o_15_.synch_mode="off";
defparam a_o_15_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_15_ (
	.combout(a_o_a[15]),
	.dataa(VCC),
	.datab(r32_o_15),
	.datac(r32_o_0_15),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_15_.operation_mode="normal";
defparam a_o_a_15_.output_mode="comb_only";
defparam a_o_a_15_.lut_mask="0f33";
defparam a_o_a_15_.synch_mode="off";
defparam a_o_a_15_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_16_ (
	.combout(a_o_16),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[16]),
	.datad(a_o_3_Z[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_16_.operation_mode="normal";
defparam a_o_16_.output_mode="comb_only";
defparam a_o_16_.lut_mask="3f0c";
defparam a_o_16_.synch_mode="off";
defparam a_o_16_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_16_ (
	.combout(a_o_a[16]),
	.dataa(VCC),
	.datab(r32_o_16),
	.datac(r32_o_0_16),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_16_.operation_mode="normal";
defparam a_o_a_16_.output_mode="comb_only";
defparam a_o_a_16_.lut_mask="0f33";
defparam a_o_a_16_.synch_mode="off";
defparam a_o_a_16_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_17_ (
	.combout(a_o_17),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[17]),
	.datad(a_o_3_Z[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_17_.operation_mode="normal";
defparam a_o_17_.output_mode="comb_only";
defparam a_o_17_.lut_mask="3f0c";
defparam a_o_17_.synch_mode="off";
defparam a_o_17_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_17_ (
	.combout(a_o_a[17]),
	.dataa(r32_o_17),
	.datab(r32_o_0_17),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_17_.operation_mode="normal";
defparam a_o_a_17_.output_mode="comb_only";
defparam a_o_a_17_.lut_mask="3535";
defparam a_o_a_17_.synch_mode="off";
defparam a_o_a_17_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_18_ (
	.combout(a_o_18),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[18]),
	.datad(a_o_3_Z[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_18_.operation_mode="normal";
defparam a_o_18_.output_mode="comb_only";
defparam a_o_18_.lut_mask="3f0c";
defparam a_o_18_.synch_mode="off";
defparam a_o_18_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_18_ (
	.combout(a_o_a[18]),
	.dataa(r32_o_18),
	.datab(r32_o_0_18),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_18_.operation_mode="normal";
defparam a_o_a_18_.output_mode="comb_only";
defparam a_o_a_18_.lut_mask="3535";
defparam a_o_a_18_.synch_mode="off";
defparam a_o_a_18_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_19_ (
	.combout(a_o_19),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[19]),
	.datad(a_o_3_Z[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_19_.operation_mode="normal";
defparam a_o_19_.output_mode="comb_only";
defparam a_o_19_.lut_mask="3f0c";
defparam a_o_19_.synch_mode="off";
defparam a_o_19_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_19_ (
	.combout(a_o_a[19]),
	.dataa(r32_o_19),
	.datab(r32_o_0_19),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_19_.operation_mode="normal";
defparam a_o_a_19_.output_mode="comb_only";
defparam a_o_a_19_.lut_mask="3535";
defparam a_o_a_19_.synch_mode="off";
defparam a_o_a_19_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_20_ (
	.combout(a_o_20),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[20]),
	.datad(a_o_3_Z[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_20_.operation_mode="normal";
defparam a_o_20_.output_mode="comb_only";
defparam a_o_20_.lut_mask="3f0c";
defparam a_o_20_.synch_mode="off";
defparam a_o_20_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_20_ (
	.combout(a_o_a[20]),
	.dataa(r32_o_20),
	.datab(r32_o_0_20),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_20_.operation_mode="normal";
defparam a_o_a_20_.output_mode="comb_only";
defparam a_o_a_20_.lut_mask="3535";
defparam a_o_a_20_.synch_mode="off";
defparam a_o_a_20_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_21_ (
	.combout(a_o_21),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[21]),
	.datad(a_o_3_Z[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_21_.operation_mode="normal";
defparam a_o_21_.output_mode="comb_only";
defparam a_o_21_.lut_mask="3f0c";
defparam a_o_21_.synch_mode="off";
defparam a_o_21_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_21_ (
	.combout(a_o_a[21]),
	.dataa(r32_o_21),
	.datab(r32_o_0_21),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_21_.operation_mode="normal";
defparam a_o_a_21_.output_mode="comb_only";
defparam a_o_a_21_.lut_mask="3535";
defparam a_o_a_21_.synch_mode="off";
defparam a_o_a_21_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_22_ (
	.combout(a_o_22),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[22]),
	.datad(a_o_3_Z[22]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_22_.operation_mode="normal";
defparam a_o_22_.output_mode="comb_only";
defparam a_o_22_.lut_mask="3f0c";
defparam a_o_22_.synch_mode="off";
defparam a_o_22_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_22_ (
	.combout(a_o_a[22]),
	.dataa(r32_o_22),
	.datab(r32_o_0_22),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_22_.operation_mode="normal";
defparam a_o_a_22_.output_mode="comb_only";
defparam a_o_a_22_.lut_mask="3535";
defparam a_o_a_22_.synch_mode="off";
defparam a_o_a_22_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_23_ (
	.combout(a_o_23),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[23]),
	.datad(a_o_3_Z[23]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_23_.operation_mode="normal";
defparam a_o_23_.output_mode="comb_only";
defparam a_o_23_.lut_mask="3f0c";
defparam a_o_23_.synch_mode="off";
defparam a_o_23_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_23_ (
	.combout(a_o_a[23]),
	.dataa(r32_o_23),
	.datab(r32_o_0_23),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_23_.operation_mode="normal";
defparam a_o_a_23_.output_mode="comb_only";
defparam a_o_a_23_.lut_mask="3535";
defparam a_o_a_23_.synch_mode="off";
defparam a_o_a_23_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_24_ (
	.combout(a_o_24),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[24]),
	.datad(a_o_3_Z[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_24_.operation_mode="normal";
defparam a_o_24_.output_mode="comb_only";
defparam a_o_24_.lut_mask="3f0c";
defparam a_o_24_.synch_mode="off";
defparam a_o_24_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_24_ (
	.combout(a_o_a[24]),
	.dataa(r32_o_24),
	.datab(r32_o_0_24),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_24_.operation_mode="normal";
defparam a_o_a_24_.output_mode="comb_only";
defparam a_o_a_24_.lut_mask="3535";
defparam a_o_a_24_.synch_mode="off";
defparam a_o_a_24_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_25_ (
	.combout(a_o_25),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[25]),
	.datad(a_o_3_Z[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_25_.operation_mode="normal";
defparam a_o_25_.output_mode="comb_only";
defparam a_o_25_.lut_mask="3f0c";
defparam a_o_25_.synch_mode="off";
defparam a_o_25_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_25_ (
	.combout(a_o_a[25]),
	.dataa(r32_o_25),
	.datab(r32_o_0_25),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_25_.operation_mode="normal";
defparam a_o_a_25_.output_mode="comb_only";
defparam a_o_a_25_.lut_mask="3535";
defparam a_o_a_25_.synch_mode="off";
defparam a_o_a_25_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_26_ (
	.combout(a_o_26),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[26]),
	.datad(a_o_3_Z[26]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_26_.operation_mode="normal";
defparam a_o_26_.output_mode="comb_only";
defparam a_o_26_.lut_mask="3f0c";
defparam a_o_26_.synch_mode="off";
defparam a_o_26_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_26_ (
	.combout(a_o_a[26]),
	.dataa(r32_o_26),
	.datab(r32_o_0_26),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_26_.operation_mode="normal";
defparam a_o_a_26_.output_mode="comb_only";
defparam a_o_a_26_.lut_mask="3535";
defparam a_o_a_26_.synch_mode="off";
defparam a_o_a_26_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_27_ (
	.combout(a_o_27),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[27]),
	.datad(a_o_3_Z[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_27_.operation_mode="normal";
defparam a_o_27_.output_mode="comb_only";
defparam a_o_27_.lut_mask="3f0c";
defparam a_o_27_.synch_mode="off";
defparam a_o_27_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_27_ (
	.combout(a_o_a[27]),
	.dataa(r32_o_27),
	.datab(r32_o_0_27),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_27_.operation_mode="normal";
defparam a_o_a_27_.output_mode="comb_only";
defparam a_o_a_27_.lut_mask="3535";
defparam a_o_a_27_.synch_mode="off";
defparam a_o_a_27_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_28_ (
	.combout(a_o_28),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[28]),
	.datad(a_o_3_Z[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_28_.operation_mode="normal";
defparam a_o_28_.output_mode="comb_only";
defparam a_o_28_.lut_mask="3f0c";
defparam a_o_28_.synch_mode="off";
defparam a_o_28_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_28_ (
	.combout(a_o_a[28]),
	.dataa(r32_o_28),
	.datab(r32_o_0_28),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_28_.operation_mode="normal";
defparam a_o_a_28_.output_mode="comb_only";
defparam a_o_a_28_.lut_mask="3535";
defparam a_o_a_28_.synch_mode="off";
defparam a_o_a_28_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_29_ (
	.combout(a_o_29),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[29]),
	.datad(a_o_3_Z[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_29_.operation_mode="normal";
defparam a_o_29_.output_mode="comb_only";
defparam a_o_29_.lut_mask="3f0c";
defparam a_o_29_.synch_mode="off";
defparam a_o_29_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_29_ (
	.combout(a_o_a[29]),
	.dataa(r32_o_29),
	.datab(r32_o_0_29),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_29_.operation_mode="normal";
defparam a_o_a_29_.output_mode="comb_only";
defparam a_o_a_29_.lut_mask="3535";
defparam a_o_a_29_.synch_mode="off";
defparam a_o_a_29_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_30_ (
	.combout(a_o_30),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[30]),
	.datad(a_o_3_Z[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_30_.operation_mode="normal";
defparam a_o_30_.output_mode="comb_only";
defparam a_o_30_.lut_mask="3f0c";
defparam a_o_30_.synch_mode="off";
defparam a_o_30_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_30_ (
	.combout(a_o_a[30]),
	.dataa(r32_o_30),
	.datab(r32_o_0_30),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_30_.operation_mode="normal";
defparam a_o_a_30_.output_mode="comb_only";
defparam a_o_a_30_.lut_mask="3535";
defparam a_o_a_30_.synch_mode="off";
defparam a_o_a_30_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_31_ (
	.combout(a_o_31),
	.dataa(VCC),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[31]),
	.datad(a_o_3_Z[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_31_.operation_mode="normal";
defparam a_o_31_.output_mode="comb_only";
defparam a_o_31_.lut_mask="3f0c";
defparam a_o_31_.synch_mode="off";
defparam a_o_31_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_31_ (
	.combout(a_o_a[31]),
	.dataa(r32_o_31),
	.datab(r32_o_0_31),
	.datac(muxa_ctl_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_31_.operation_mode="normal";
defparam a_o_a_31_.output_mode="comb_only";
defparam a_o_a_31_.lut_mask="3535";
defparam a_o_a_31_.synch_mode="off";
defparam a_o_a_31_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_2_ (
	.combout(a_o_2),
	.dataa(r32_o_2),
	.datab(muxa_ctl_o_0),
	.datac(a_o_a[2]),
	.datad(a_o_3_d[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_2_.operation_mode="normal";
defparam a_o_2_.output_mode="comb_only";
defparam a_o_2_.lut_mask="2f2c";
defparam a_o_2_.synch_mode="off";
defparam a_o_2_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_a_2_ (
	.combout(a_o_a[2]),
	.dataa(muxa_ctl_o_0),
	.datab(muxa_ctl_o_1),
	.datac(a_o_0_Z[2]),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_a_2_.operation_mode="normal";
defparam a_o_a_2_.output_mode="comb_only";
defparam a_o_a_2_.lut_mask="0a1b";
defparam a_o_a_2_.synch_mode="off";
defparam a_o_a_2_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_5_ (
	.combout(a_o_3_Z[5]),
	.dataa(r32_o_1_5),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_5_.operation_mode="normal";
defparam a_o_3_5_.output_mode="comb_only";
defparam a_o_3_5_.lut_mask="fe02";
defparam a_o_3_5_.synch_mode="off";
defparam a_o_3_5_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_6_ (
	.combout(a_o_3_Z[6]),
	.dataa(r32_o_1_6),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_6_.operation_mode="normal";
defparam a_o_3_6_.output_mode="comb_only";
defparam a_o_3_6_.lut_mask="fe02";
defparam a_o_3_6_.synch_mode="off";
defparam a_o_3_6_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_7_ (
	.combout(a_o_3_Z[7]),
	.dataa(r32_o_1_7),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_7_.operation_mode="normal";
defparam a_o_3_7_.output_mode="comb_only";
defparam a_o_3_7_.lut_mask="fe02";
defparam a_o_3_7_.synch_mode="off";
defparam a_o_3_7_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_8_ (
	.combout(a_o_3_Z[8]),
	.dataa(r32_o_1_8),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_8_.operation_mode="normal";
defparam a_o_3_8_.output_mode="comb_only";
defparam a_o_3_8_.lut_mask="fe02";
defparam a_o_3_8_.synch_mode="off";
defparam a_o_3_8_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_9_ (
	.combout(a_o_3_Z[9]),
	.dataa(r32_o_1_9),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_9_.operation_mode="normal";
defparam a_o_3_9_.output_mode="comb_only";
defparam a_o_3_9_.lut_mask="fe02";
defparam a_o_3_9_.synch_mode="off";
defparam a_o_3_9_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_10_ (
	.combout(a_o_3_Z[10]),
	.dataa(r32_o_1_10),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_10_.operation_mode="normal";
defparam a_o_3_10_.output_mode="comb_only";
defparam a_o_3_10_.lut_mask="fe02";
defparam a_o_3_10_.synch_mode="off";
defparam a_o_3_10_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_11_ (
	.combout(a_o_3_Z[11]),
	.dataa(r32_o_1_11),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_11_.operation_mode="normal";
defparam a_o_3_11_.output_mode="comb_only";
defparam a_o_3_11_.lut_mask="fe02";
defparam a_o_3_11_.synch_mode="off";
defparam a_o_3_11_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_12_ (
	.combout(a_o_3_Z[12]),
	.dataa(r32_o_1_12),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_12_.operation_mode="normal";
defparam a_o_3_12_.output_mode="comb_only";
defparam a_o_3_12_.lut_mask="fe02";
defparam a_o_3_12_.synch_mode="off";
defparam a_o_3_12_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_13_ (
	.combout(a_o_3_Z[13]),
	.dataa(r32_o_1_13),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_13_.operation_mode="normal";
defparam a_o_3_13_.output_mode="comb_only";
defparam a_o_3_13_.lut_mask="fe02";
defparam a_o_3_13_.synch_mode="off";
defparam a_o_3_13_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_14_ (
	.combout(a_o_3_Z[14]),
	.dataa(r32_o_1_14),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_14_.operation_mode="normal";
defparam a_o_3_14_.output_mode="comb_only";
defparam a_o_3_14_.lut_mask="fe02";
defparam a_o_3_14_.synch_mode="off";
defparam a_o_3_14_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_15_ (
	.combout(a_o_3_Z[15]),
	.dataa(r32_o_1_15),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_15_.operation_mode="normal";
defparam a_o_3_15_.output_mode="comb_only";
defparam a_o_3_15_.lut_mask="fe02";
defparam a_o_3_15_.synch_mode="off";
defparam a_o_3_15_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_16_ (
	.combout(a_o_3_Z[16]),
	.dataa(r32_o_1_16),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_16_.operation_mode="normal";
defparam a_o_3_16_.output_mode="comb_only";
defparam a_o_3_16_.lut_mask="fe02";
defparam a_o_3_16_.synch_mode="off";
defparam a_o_3_16_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_17_ (
	.combout(a_o_3_Z[17]),
	.dataa(r32_o_1_17),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_17_.operation_mode="normal";
defparam a_o_3_17_.output_mode="comb_only";
defparam a_o_3_17_.lut_mask="fe02";
defparam a_o_3_17_.synch_mode="off";
defparam a_o_3_17_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_18_ (
	.combout(a_o_3_Z[18]),
	.dataa(r32_o_1_18),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_18_.operation_mode="normal";
defparam a_o_3_18_.output_mode="comb_only";
defparam a_o_3_18_.lut_mask="fe02";
defparam a_o_3_18_.synch_mode="off";
defparam a_o_3_18_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_19_ (
	.combout(a_o_3_Z[19]),
	.dataa(r32_o_1_19),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_19_.operation_mode="normal";
defparam a_o_3_19_.output_mode="comb_only";
defparam a_o_3_19_.lut_mask="fe02";
defparam a_o_3_19_.synch_mode="off";
defparam a_o_3_19_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_20_ (
	.combout(a_o_3_Z[20]),
	.dataa(r32_o_1_20),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_20_.operation_mode="normal";
defparam a_o_3_20_.output_mode="comb_only";
defparam a_o_3_20_.lut_mask="fe02";
defparam a_o_3_20_.synch_mode="off";
defparam a_o_3_20_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_21_ (
	.combout(a_o_3_Z[21]),
	.dataa(r32_o_1_21),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_21_.operation_mode="normal";
defparam a_o_3_21_.output_mode="comb_only";
defparam a_o_3_21_.lut_mask="fe02";
defparam a_o_3_21_.synch_mode="off";
defparam a_o_3_21_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_22_ (
	.combout(a_o_3_Z[22]),
	.dataa(r32_o_1_22),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[22]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_22_.operation_mode="normal";
defparam a_o_3_22_.output_mode="comb_only";
defparam a_o_3_22_.lut_mask="fe02";
defparam a_o_3_22_.synch_mode="off";
defparam a_o_3_22_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_23_ (
	.combout(a_o_3_Z[23]),
	.dataa(r32_o_1_23),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[23]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_23_.operation_mode="normal";
defparam a_o_3_23_.output_mode="comb_only";
defparam a_o_3_23_.lut_mask="fe02";
defparam a_o_3_23_.synch_mode="off";
defparam a_o_3_23_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_24_ (
	.combout(a_o_3_Z[24]),
	.dataa(r32_o_1_24),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_24_.operation_mode="normal";
defparam a_o_3_24_.output_mode="comb_only";
defparam a_o_3_24_.lut_mask="fe02";
defparam a_o_3_24_.synch_mode="off";
defparam a_o_3_24_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_25_ (
	.combout(a_o_3_Z[25]),
	.dataa(r32_o_1_25),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_25_.operation_mode="normal";
defparam a_o_3_25_.output_mode="comb_only";
defparam a_o_3_25_.lut_mask="fe02";
defparam a_o_3_25_.synch_mode="off";
defparam a_o_3_25_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_26_ (
	.combout(a_o_3_Z[26]),
	.dataa(r32_o_1_26),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[26]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_26_.operation_mode="normal";
defparam a_o_3_26_.output_mode="comb_only";
defparam a_o_3_26_.lut_mask="fe02";
defparam a_o_3_26_.synch_mode="off";
defparam a_o_3_26_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_27_ (
	.combout(a_o_3_Z[27]),
	.dataa(r32_o_1_27),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_27_.operation_mode="normal";
defparam a_o_3_27_.output_mode="comb_only";
defparam a_o_3_27_.lut_mask="fe02";
defparam a_o_3_27_.synch_mode="off";
defparam a_o_3_27_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_28_ (
	.combout(a_o_3_Z[28]),
	.dataa(r32_o_1_28),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_28_.operation_mode="normal";
defparam a_o_3_28_.output_mode="comb_only";
defparam a_o_3_28_.lut_mask="fe02";
defparam a_o_3_28_.synch_mode="off";
defparam a_o_3_28_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_29_ (
	.combout(a_o_3_Z[29]),
	.dataa(r32_o_1_29),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_29_.operation_mode="normal";
defparam a_o_3_29_.output_mode="comb_only";
defparam a_o_3_29_.lut_mask="fe02";
defparam a_o_3_29_.synch_mode="off";
defparam a_o_3_29_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_30_ (
	.combout(a_o_3_Z[30]),
	.dataa(r32_o_1_30),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_30_.operation_mode="normal";
defparam a_o_3_30_.output_mode="comb_only";
defparam a_o_3_30_.lut_mask="fe02";
defparam a_o_3_30_.synch_mode="off";
defparam a_o_3_30_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_31_ (
	.combout(a_o_3_Z[31]),
	.dataa(r32_o_1_31),
	.datab(muxa_ctl_o_1),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_31_.operation_mode="normal";
defparam a_o_3_31_.output_mode="comb_only";
defparam a_o_3_31_.lut_mask="fe02";
defparam a_o_3_31_.synch_mode="off";
defparam a_o_3_31_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_0_ (
	.combout(a_o_3_d[0]),
	.dataa(wb_o_0),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_0_.operation_mode="normal";
defparam a_o_3_d_0_.output_mode="comb_only";
defparam a_o_3_d_0_.lut_mask="80bf";
defparam a_o_3_d_0_.synch_mode="off";
defparam a_o_3_d_0_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_0_ (
	.combout(a_o_3_d_a[0]),
	.dataa(VCC),
	.datab(r32_o_0_0),
	.datac(r32_o_1_0),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_0_.operation_mode="normal";
defparam a_o_3_d_a_0_.output_mode="comb_only";
defparam a_o_3_d_a_0_.lut_mask="330f";
defparam a_o_3_d_a_0_.synch_mode="off";
defparam a_o_3_d_a_0_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_1_ (
	.combout(a_o_3_d[1]),
	.dataa(wb_o_1),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_1_.operation_mode="normal";
defparam a_o_3_d_1_.output_mode="comb_only";
defparam a_o_3_d_1_.lut_mask="80bf";
defparam a_o_3_d_1_.synch_mode="off";
defparam a_o_3_d_1_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_1_ (
	.combout(a_o_3_d_a[1]),
	.dataa(VCC),
	.datab(r32_o_0_1),
	.datac(r32_o_1_1),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_1_.operation_mode="normal";
defparam a_o_3_d_a_1_.output_mode="comb_only";
defparam a_o_3_d_a_1_.lut_mask="330f";
defparam a_o_3_d_a_1_.synch_mode="off";
defparam a_o_3_d_a_1_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_2_ (
	.combout(a_o_3_d[2]),
	.dataa(wb_o_2),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_2_.operation_mode="normal";
defparam a_o_3_d_2_.output_mode="comb_only";
defparam a_o_3_d_2_.lut_mask="80bf";
defparam a_o_3_d_2_.synch_mode="off";
defparam a_o_3_d_2_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_2_ (
	.combout(a_o_3_d_a[2]),
	.dataa(VCC),
	.datab(r32_o_0_2),
	.datac(r32_o_1_2),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_2_.operation_mode="normal";
defparam a_o_3_d_a_2_.output_mode="comb_only";
defparam a_o_3_d_a_2_.lut_mask="330f";
defparam a_o_3_d_a_2_.synch_mode="off";
defparam a_o_3_d_a_2_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_3_ (
	.combout(a_o_3_d[3]),
	.dataa(wb_o_3),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_3_.operation_mode="normal";
defparam a_o_3_d_3_.output_mode="comb_only";
defparam a_o_3_d_3_.lut_mask="80bf";
defparam a_o_3_d_3_.synch_mode="off";
defparam a_o_3_d_3_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_3_ (
	.combout(a_o_3_d_a[3]),
	.dataa(VCC),
	.datab(r32_o_0_3),
	.datac(r32_o_1_3),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_3_.operation_mode="normal";
defparam a_o_3_d_a_3_.output_mode="comb_only";
defparam a_o_3_d_a_3_.lut_mask="330f";
defparam a_o_3_d_a_3_.synch_mode="off";
defparam a_o_3_d_a_3_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_4_ (
	.combout(a_o_3_d[4]),
	.dataa(wb_o_4),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_4_.operation_mode="normal";
defparam a_o_3_d_4_.output_mode="comb_only";
defparam a_o_3_d_4_.lut_mask="80bf";
defparam a_o_3_d_4_.synch_mode="off";
defparam a_o_3_d_4_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_4_ (
	.combout(a_o_3_d_a[4]),
	.dataa(VCC),
	.datab(r32_o_0_4),
	.datac(r32_o_1_4),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_4_.operation_mode="normal";
defparam a_o_3_d_a_4_.output_mode="comb_only";
defparam a_o_3_d_a_4_.lut_mask="330f";
defparam a_o_3_d_a_4_.synch_mode="off";
defparam a_o_3_d_a_4_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_5_ (
	.combout(a_o_3_d[5]),
	.dataa(wb_o_5),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_5_.operation_mode="normal";
defparam a_o_3_d_5_.output_mode="comb_only";
defparam a_o_3_d_5_.lut_mask="80bf";
defparam a_o_3_d_5_.synch_mode="off";
defparam a_o_3_d_5_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_5_ (
	.combout(a_o_3_d_a[5]),
	.dataa(VCC),
	.datab(r32_o_2_3),
	.datac(r32_o_3_3),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_5_.operation_mode="normal";
defparam a_o_3_d_a_5_.output_mode="comb_only";
defparam a_o_3_d_a_5_.lut_mask="330f";
defparam a_o_3_d_a_5_.synch_mode="off";
defparam a_o_3_d_a_5_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_6_ (
	.combout(a_o_3_d[6]),
	.dataa(wb_o_6),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_6_.operation_mode="normal";
defparam a_o_3_d_6_.output_mode="comb_only";
defparam a_o_3_d_6_.lut_mask="80bf";
defparam a_o_3_d_6_.synch_mode="off";
defparam a_o_3_d_6_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_6_ (
	.combout(a_o_3_d_a[6]),
	.dataa(VCC),
	.datab(r32_o_2_4),
	.datac(r32_o_3_4),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_6_.operation_mode="normal";
defparam a_o_3_d_a_6_.output_mode="comb_only";
defparam a_o_3_d_a_6_.lut_mask="330f";
defparam a_o_3_d_a_6_.synch_mode="off";
defparam a_o_3_d_a_6_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_7_ (
	.combout(a_o_3_d[7]),
	.dataa(wb_o_7),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_7_.operation_mode="normal";
defparam a_o_3_d_7_.output_mode="comb_only";
defparam a_o_3_d_7_.lut_mask="80bf";
defparam a_o_3_d_7_.synch_mode="off";
defparam a_o_3_d_7_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_7_ (
	.combout(a_o_3_d_a[7]),
	.dataa(VCC),
	.datab(r32_o_2_5),
	.datac(r32_o_3_5),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_7_.operation_mode="normal";
defparam a_o_3_d_a_7_.output_mode="comb_only";
defparam a_o_3_d_a_7_.lut_mask="330f";
defparam a_o_3_d_a_7_.synch_mode="off";
defparam a_o_3_d_a_7_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_8_ (
	.combout(a_o_3_d[8]),
	.dataa(wb_o_8),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_8_.operation_mode="normal";
defparam a_o_3_d_8_.output_mode="comb_only";
defparam a_o_3_d_8_.lut_mask="80bf";
defparam a_o_3_d_8_.synch_mode="off";
defparam a_o_3_d_8_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_8_ (
	.combout(a_o_3_d_a[8]),
	.dataa(VCC),
	.datab(r32_o_2_6),
	.datac(r32_o_3_6),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_8_.operation_mode="normal";
defparam a_o_3_d_a_8_.output_mode="comb_only";
defparam a_o_3_d_a_8_.lut_mask="330f";
defparam a_o_3_d_a_8_.synch_mode="off";
defparam a_o_3_d_a_8_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_9_ (
	.combout(a_o_3_d[9]),
	.dataa(wb_o_9),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_9_.operation_mode="normal";
defparam a_o_3_d_9_.output_mode="comb_only";
defparam a_o_3_d_9_.lut_mask="80bf";
defparam a_o_3_d_9_.synch_mode="off";
defparam a_o_3_d_9_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_9_ (
	.combout(a_o_3_d_a[9]),
	.dataa(VCC),
	.datab(r32_o_2_7),
	.datac(r32_o_3_7),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_9_.operation_mode="normal";
defparam a_o_3_d_a_9_.output_mode="comb_only";
defparam a_o_3_d_a_9_.lut_mask="330f";
defparam a_o_3_d_a_9_.synch_mode="off";
defparam a_o_3_d_a_9_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_10_ (
	.combout(a_o_3_d[10]),
	.dataa(wb_o_10),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_10_.operation_mode="normal";
defparam a_o_3_d_10_.output_mode="comb_only";
defparam a_o_3_d_10_.lut_mask="80bf";
defparam a_o_3_d_10_.synch_mode="off";
defparam a_o_3_d_10_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_10_ (
	.combout(a_o_3_d_a[10]),
	.dataa(VCC),
	.datab(r32_o_2_8),
	.datac(r32_o_3_8),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_10_.operation_mode="normal";
defparam a_o_3_d_a_10_.output_mode="comb_only";
defparam a_o_3_d_a_10_.lut_mask="330f";
defparam a_o_3_d_a_10_.synch_mode="off";
defparam a_o_3_d_a_10_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_11_ (
	.combout(a_o_3_d[11]),
	.dataa(wb_o_11),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_11_.operation_mode="normal";
defparam a_o_3_d_11_.output_mode="comb_only";
defparam a_o_3_d_11_.lut_mask="80bf";
defparam a_o_3_d_11_.synch_mode="off";
defparam a_o_3_d_11_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_11_ (
	.combout(a_o_3_d_a[11]),
	.dataa(VCC),
	.datab(r32_o_2_9),
	.datac(r32_o_3_9),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_11_.operation_mode="normal";
defparam a_o_3_d_a_11_.output_mode="comb_only";
defparam a_o_3_d_a_11_.lut_mask="330f";
defparam a_o_3_d_a_11_.synch_mode="off";
defparam a_o_3_d_a_11_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_12_ (
	.combout(a_o_3_d[12]),
	.dataa(wb_o_12),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[12]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_12_.operation_mode="normal";
defparam a_o_3_d_12_.output_mode="comb_only";
defparam a_o_3_d_12_.lut_mask="80bf";
defparam a_o_3_d_12_.synch_mode="off";
defparam a_o_3_d_12_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_12_ (
	.combout(a_o_3_d_a[12]),
	.dataa(VCC),
	.datab(r32_o_2_10),
	.datac(r32_o_3_10),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_12_.operation_mode="normal";
defparam a_o_3_d_a_12_.output_mode="comb_only";
defparam a_o_3_d_a_12_.lut_mask="330f";
defparam a_o_3_d_a_12_.synch_mode="off";
defparam a_o_3_d_a_12_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_13_ (
	.combout(a_o_3_d[13]),
	.dataa(wb_o_13),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_13_.operation_mode="normal";
defparam a_o_3_d_13_.output_mode="comb_only";
defparam a_o_3_d_13_.lut_mask="80bf";
defparam a_o_3_d_13_.synch_mode="off";
defparam a_o_3_d_13_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_13_ (
	.combout(a_o_3_d_a[13]),
	.dataa(VCC),
	.datab(r32_o_2_11),
	.datac(r32_o_3_11),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_13_.operation_mode="normal";
defparam a_o_3_d_a_13_.output_mode="comb_only";
defparam a_o_3_d_a_13_.lut_mask="330f";
defparam a_o_3_d_a_13_.synch_mode="off";
defparam a_o_3_d_a_13_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_14_ (
	.combout(a_o_3_d[14]),
	.dataa(wb_o_14),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_14_.operation_mode="normal";
defparam a_o_3_d_14_.output_mode="comb_only";
defparam a_o_3_d_14_.lut_mask="80bf";
defparam a_o_3_d_14_.synch_mode="off";
defparam a_o_3_d_14_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_14_ (
	.combout(a_o_3_d_a[14]),
	.dataa(VCC),
	.datab(r32_o_2_12),
	.datac(r32_o_3_12),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_14_.operation_mode="normal";
defparam a_o_3_d_a_14_.output_mode="comb_only";
defparam a_o_3_d_a_14_.lut_mask="330f";
defparam a_o_3_d_a_14_.synch_mode="off";
defparam a_o_3_d_a_14_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_15_ (
	.combout(a_o_3_d[15]),
	.dataa(wb_o_15),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[15]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_15_.operation_mode="normal";
defparam a_o_3_d_15_.output_mode="comb_only";
defparam a_o_3_d_15_.lut_mask="80bf";
defparam a_o_3_d_15_.synch_mode="off";
defparam a_o_3_d_15_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_15_ (
	.combout(a_o_3_d_a[15]),
	.dataa(VCC),
	.datab(r32_o_2_13),
	.datac(r32_o_3_13),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_15_.operation_mode="normal";
defparam a_o_3_d_a_15_.output_mode="comb_only";
defparam a_o_3_d_a_15_.lut_mask="330f";
defparam a_o_3_d_a_15_.synch_mode="off";
defparam a_o_3_d_a_15_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_16_ (
	.combout(a_o_3_d[16]),
	.dataa(wb_o_16),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[16]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_16_.operation_mode="normal";
defparam a_o_3_d_16_.output_mode="comb_only";
defparam a_o_3_d_16_.lut_mask="80bf";
defparam a_o_3_d_16_.synch_mode="off";
defparam a_o_3_d_16_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_16_ (
	.combout(a_o_3_d_a[16]),
	.dataa(VCC),
	.datab(r32_o_2_14),
	.datac(r32_o_3_14),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_16_.operation_mode="normal";
defparam a_o_3_d_a_16_.output_mode="comb_only";
defparam a_o_3_d_a_16_.lut_mask="330f";
defparam a_o_3_d_a_16_.synch_mode="off";
defparam a_o_3_d_a_16_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_17_ (
	.combout(a_o_3_d[17]),
	.dataa(wb_o_17),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_17_.operation_mode="normal";
defparam a_o_3_d_17_.output_mode="comb_only";
defparam a_o_3_d_17_.lut_mask="80bf";
defparam a_o_3_d_17_.synch_mode="off";
defparam a_o_3_d_17_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_17_ (
	.combout(a_o_3_d_a[17]),
	.dataa(VCC),
	.datab(r32_o_2_15),
	.datac(r32_o_3_15),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_17_.operation_mode="normal";
defparam a_o_3_d_a_17_.output_mode="comb_only";
defparam a_o_3_d_a_17_.lut_mask="330f";
defparam a_o_3_d_a_17_.synch_mode="off";
defparam a_o_3_d_a_17_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_18_ (
	.combout(a_o_3_d[18]),
	.dataa(wb_o_18),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[18]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_18_.operation_mode="normal";
defparam a_o_3_d_18_.output_mode="comb_only";
defparam a_o_3_d_18_.lut_mask="80bf";
defparam a_o_3_d_18_.synch_mode="off";
defparam a_o_3_d_18_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_18_ (
	.combout(a_o_3_d_a[18]),
	.dataa(VCC),
	.datab(r32_o_2_16),
	.datac(r32_o_3_16),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_18_.operation_mode="normal";
defparam a_o_3_d_a_18_.output_mode="comb_only";
defparam a_o_3_d_a_18_.lut_mask="330f";
defparam a_o_3_d_a_18_.synch_mode="off";
defparam a_o_3_d_a_18_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_19_ (
	.combout(a_o_3_d[19]),
	.dataa(wb_o_19),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_19_.operation_mode="normal";
defparam a_o_3_d_19_.output_mode="comb_only";
defparam a_o_3_d_19_.lut_mask="80bf";
defparam a_o_3_d_19_.synch_mode="off";
defparam a_o_3_d_19_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_19_ (
	.combout(a_o_3_d_a[19]),
	.dataa(VCC),
	.datab(r32_o_2_17),
	.datac(r32_o_3_17),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_19_.operation_mode="normal";
defparam a_o_3_d_a_19_.output_mode="comb_only";
defparam a_o_3_d_a_19_.lut_mask="330f";
defparam a_o_3_d_a_19_.synch_mode="off";
defparam a_o_3_d_a_19_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_20_ (
	.combout(a_o_3_d[20]),
	.dataa(wb_o_20),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_20_.operation_mode="normal";
defparam a_o_3_d_20_.output_mode="comb_only";
defparam a_o_3_d_20_.lut_mask="80bf";
defparam a_o_3_d_20_.synch_mode="off";
defparam a_o_3_d_20_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_20_ (
	.combout(a_o_3_d_a[20]),
	.dataa(VCC),
	.datab(r32_o_2_18),
	.datac(r32_o_3_18),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_20_.operation_mode="normal";
defparam a_o_3_d_a_20_.output_mode="comb_only";
defparam a_o_3_d_a_20_.lut_mask="330f";
defparam a_o_3_d_a_20_.synch_mode="off";
defparam a_o_3_d_a_20_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_21_ (
	.combout(a_o_3_d[21]),
	.dataa(wb_o_21),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[21]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_21_.operation_mode="normal";
defparam a_o_3_d_21_.output_mode="comb_only";
defparam a_o_3_d_21_.lut_mask="80bf";
defparam a_o_3_d_21_.synch_mode="off";
defparam a_o_3_d_21_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_21_ (
	.combout(a_o_3_d_a[21]),
	.dataa(VCC),
	.datab(r32_o_2_19),
	.datac(r32_o_3_19),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_21_.operation_mode="normal";
defparam a_o_3_d_a_21_.output_mode="comb_only";
defparam a_o_3_d_a_21_.lut_mask="330f";
defparam a_o_3_d_a_21_.synch_mode="off";
defparam a_o_3_d_a_21_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_22_ (
	.combout(a_o_3_d[22]),
	.dataa(wb_o_22),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[22]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_22_.operation_mode="normal";
defparam a_o_3_d_22_.output_mode="comb_only";
defparam a_o_3_d_22_.lut_mask="80bf";
defparam a_o_3_d_22_.synch_mode="off";
defparam a_o_3_d_22_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_22_ (
	.combout(a_o_3_d_a[22]),
	.dataa(VCC),
	.datab(r32_o_2_20),
	.datac(r32_o_3_20),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_22_.operation_mode="normal";
defparam a_o_3_d_a_22_.output_mode="comb_only";
defparam a_o_3_d_a_22_.lut_mask="330f";
defparam a_o_3_d_a_22_.synch_mode="off";
defparam a_o_3_d_a_22_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_23_ (
	.combout(a_o_3_d[23]),
	.dataa(wb_o_23),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[23]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_23_.operation_mode="normal";
defparam a_o_3_d_23_.output_mode="comb_only";
defparam a_o_3_d_23_.lut_mask="80bf";
defparam a_o_3_d_23_.synch_mode="off";
defparam a_o_3_d_23_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_23_ (
	.combout(a_o_3_d_a[23]),
	.dataa(VCC),
	.datab(r32_o_2_21),
	.datac(r32_o_3_21),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_23_.operation_mode="normal";
defparam a_o_3_d_a_23_.output_mode="comb_only";
defparam a_o_3_d_a_23_.lut_mask="330f";
defparam a_o_3_d_a_23_.synch_mode="off";
defparam a_o_3_d_a_23_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_24_ (
	.combout(a_o_3_d[24]),
	.dataa(wb_o_24),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[24]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_24_.operation_mode="normal";
defparam a_o_3_d_24_.output_mode="comb_only";
defparam a_o_3_d_24_.lut_mask="80bf";
defparam a_o_3_d_24_.synch_mode="off";
defparam a_o_3_d_24_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_24_ (
	.combout(a_o_3_d_a[24]),
	.dataa(VCC),
	.datab(r32_o_2_22),
	.datac(r32_o_3_22),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_24_.operation_mode="normal";
defparam a_o_3_d_a_24_.output_mode="comb_only";
defparam a_o_3_d_a_24_.lut_mask="330f";
defparam a_o_3_d_a_24_.synch_mode="off";
defparam a_o_3_d_a_24_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_25_ (
	.combout(a_o_3_d[25]),
	.dataa(wb_o_25),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_25_.operation_mode="normal";
defparam a_o_3_d_25_.output_mode="comb_only";
defparam a_o_3_d_25_.lut_mask="80bf";
defparam a_o_3_d_25_.synch_mode="off";
defparam a_o_3_d_25_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_25_ (
	.combout(a_o_3_d_a[25]),
	.dataa(VCC),
	.datab(r32_o_2_23),
	.datac(r32_o_3_23),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_25_.operation_mode="normal";
defparam a_o_3_d_a_25_.output_mode="comb_only";
defparam a_o_3_d_a_25_.lut_mask="330f";
defparam a_o_3_d_a_25_.synch_mode="off";
defparam a_o_3_d_a_25_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_26_ (
	.combout(a_o_3_d[26]),
	.dataa(wb_o_26),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[26]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_26_.operation_mode="normal";
defparam a_o_3_d_26_.output_mode="comb_only";
defparam a_o_3_d_26_.lut_mask="80bf";
defparam a_o_3_d_26_.synch_mode="off";
defparam a_o_3_d_26_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_26_ (
	.combout(a_o_3_d_a[26]),
	.dataa(VCC),
	.datab(r32_o_2_24),
	.datac(r32_o_3_24),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_26_.operation_mode="normal";
defparam a_o_3_d_a_26_.output_mode="comb_only";
defparam a_o_3_d_a_26_.lut_mask="330f";
defparam a_o_3_d_a_26_.synch_mode="off";
defparam a_o_3_d_a_26_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_27_ (
	.combout(a_o_3_d[27]),
	.dataa(wb_o_27),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_27_.operation_mode="normal";
defparam a_o_3_d_27_.output_mode="comb_only";
defparam a_o_3_d_27_.lut_mask="80bf";
defparam a_o_3_d_27_.synch_mode="off";
defparam a_o_3_d_27_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_27_ (
	.combout(a_o_3_d_a[27]),
	.dataa(VCC),
	.datab(r32_o_2_25),
	.datac(r32_o_3_25),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_27_.operation_mode="normal";
defparam a_o_3_d_a_27_.output_mode="comb_only";
defparam a_o_3_d_a_27_.lut_mask="330f";
defparam a_o_3_d_a_27_.synch_mode="off";
defparam a_o_3_d_a_27_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_28_ (
	.combout(a_o_3_d[28]),
	.dataa(wb_o_28),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[28]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_28_.operation_mode="normal";
defparam a_o_3_d_28_.output_mode="comb_only";
defparam a_o_3_d_28_.lut_mask="80bf";
defparam a_o_3_d_28_.synch_mode="off";
defparam a_o_3_d_28_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_28_ (
	.combout(a_o_3_d_a[28]),
	.dataa(VCC),
	.datab(r32_o_2_26),
	.datac(r32_o_3_26),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_28_.operation_mode="normal";
defparam a_o_3_d_a_28_.output_mode="comb_only";
defparam a_o_3_d_a_28_.lut_mask="330f";
defparam a_o_3_d_a_28_.synch_mode="off";
defparam a_o_3_d_a_28_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_29_ (
	.combout(a_o_3_d[29]),
	.dataa(wb_o_29),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_29_.operation_mode="normal";
defparam a_o_3_d_29_.output_mode="comb_only";
defparam a_o_3_d_29_.lut_mask="80bf";
defparam a_o_3_d_29_.synch_mode="off";
defparam a_o_3_d_29_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_29_ (
	.combout(a_o_3_d_a[29]),
	.dataa(VCC),
	.datab(r32_o_2_27),
	.datac(r32_o_3_27),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_29_.operation_mode="normal";
defparam a_o_3_d_a_29_.output_mode="comb_only";
defparam a_o_3_d_a_29_.lut_mask="330f";
defparam a_o_3_d_a_29_.synch_mode="off";
defparam a_o_3_d_a_29_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_30_ (
	.combout(a_o_3_d[30]),
	.dataa(wb_o_30),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_30_.operation_mode="normal";
defparam a_o_3_d_30_.output_mode="comb_only";
defparam a_o_3_d_30_.lut_mask="80bf";
defparam a_o_3_d_30_.synch_mode="off";
defparam a_o_3_d_30_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_30_ (
	.combout(a_o_3_d_a[30]),
	.dataa(VCC),
	.datab(r32_o_2_28),
	.datac(r32_o_3_28),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_30_.operation_mode="normal";
defparam a_o_3_d_a_30_.output_mode="comb_only";
defparam a_o_3_d_a_30_.lut_mask="330f";
defparam a_o_3_d_a_30_.synch_mode="off";
defparam a_o_3_d_a_30_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_31_ (
	.combout(a_o_3_d[31]),
	.dataa(wb_o_31),
	.datab(un6_a_o),
	.datac(a_o_sn_m2),
	.datad(a_o_3_d_a[31]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_31_.operation_mode="normal";
defparam a_o_3_d_31_.output_mode="comb_only";
defparam a_o_3_d_31_.lut_mask="80bf";
defparam a_o_3_d_31_.synch_mode="off";
defparam a_o_3_d_31_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_3_d_a_31_ (
	.combout(a_o_3_d_a[31]),
	.dataa(VCC),
	.datab(r32_o_2_29),
	.datac(r32_o_3_29),
	.datad(a_o_sn_m2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_3_d_a_31_.operation_mode="normal";
defparam a_o_3_d_a_31_.output_mode="comb_only";
defparam a_o_3_d_a_31_.lut_mask="330f";
defparam a_o_3_d_a_31_.synch_mode="off";
defparam a_o_3_d_a_31_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_0_3_ (
	.combout(a_o_0_Z[3]),
	.dataa(VCC),
	.datab(r32_o_2_1),
	.datac(r32_o_3_1),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_0_3_.operation_mode="normal";
defparam a_o_0_3_.output_mode="comb_only";
defparam a_o_0_3_.lut_mask="ccf0";
defparam a_o_0_3_.synch_mode="off";
defparam a_o_0_3_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_0_4_ (
	.combout(a_o_0_Z[4]),
	.dataa(VCC),
	.datab(r32_o_2_2),
	.datac(r32_o_3_2),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_0_4_.operation_mode="normal";
defparam a_o_0_4_.output_mode="comb_only";
defparam a_o_0_4_.lut_mask="ccf0";
defparam a_o_0_4_.synch_mode="off";
defparam a_o_0_4_.sum_lutc_input="datac";
// @5:207
  cyclone_lcell a_o_0_2_ (
	.combout(a_o_0_Z[2]),
	.dataa(VCC),
	.datab(r32_o_2_0),
	.datac(r32_o_3_0),
	.datad(muxa_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam a_o_0_2_.operation_mode="normal";
defparam a_o_0_2_.output_mode="comb_only";
defparam a_o_0_2_.lut_mask="ccf0";
defparam a_o_0_2_.synch_mode="off";
defparam a_o_0_2_.sum_lutc_input="datac";
endmodule /* alu_muxa */

// VQM4.1+ 
module alu_muxb (
  b_o_iv_0_a5_0,
  r32_o_0,
  r32_o_2,
  r32_o_1,
  b_o_iv_0_a5_1_1,
  b_o_iv_0_a5_1_0,
  muxb_ctl_o_1,
  muxb_ctl_o_0,
  un31_mux_fw,
  b_o_1_sqmuxa,
  mux_fw_1,
  b_o_0_sqmuxa,
  un32_mux_fw,
  b_o18,
  un1_b_o18_2
);
output b_o_iv_0_a5_0 ;
input r32_o_0 ;
input r32_o_2 ;
input r32_o_1 ;
output b_o_iv_0_a5_1_1 ;
output b_o_iv_0_a5_1_0 ;
input muxb_ctl_o_1 ;
input muxb_ctl_o_0 ;
input un31_mux_fw ;
output b_o_1_sqmuxa ;
input mux_fw_1 ;
output b_o_0_sqmuxa ;
input un32_mux_fw ;
output b_o18 ;
output un1_b_o18_2 ;
wire b_o_iv_0_a5_0 ;
wire r32_o_0 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire b_o_iv_0_a5_1_1 ;
wire b_o_iv_0_a5_1_0 ;
wire muxb_ctl_o_1 ;
wire muxb_ctl_o_0 ;
wire un31_mux_fw ;
wire b_o_1_sqmuxa ;
wire mux_fw_1 ;
wire b_o_0_sqmuxa ;
wire un32_mux_fw ;
wire b_o18 ;
wire un1_b_o18_2 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @5:227
  cyclone_lcell un1_b_o18_2_cZ (
	.combout(un1_b_o18_2),
	.dataa(muxb_ctl_o_0),
	.datab(muxb_ctl_o_1),
	.datac(b_o18),
	.datad(un32_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_b_o18_2_cZ.operation_mode="normal";
defparam un1_b_o18_2_cZ.output_mode="comb_only";
defparam un1_b_o18_2_cZ.lut_mask="2f0d";
defparam un1_b_o18_2_cZ.synch_mode="off";
defparam un1_b_o18_2_cZ.sum_lutc_input="datac";
// @5:228
  cyclone_lcell b_o_0_sqmuxa_cZ (
	.combout(b_o_0_sqmuxa),
	.dataa(VCC),
	.datab(muxb_ctl_o_0),
	.datac(muxb_ctl_o_1),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam b_o_0_sqmuxa_cZ.operation_mode="normal";
defparam b_o_0_sqmuxa_cZ.output_mode="comb_only";
defparam b_o_0_sqmuxa_cZ.lut_mask="0c00";
defparam b_o_0_sqmuxa_cZ.synch_mode="off";
defparam b_o_0_sqmuxa_cZ.sum_lutc_input="datac";
// @5:228
  cyclone_lcell b_o_1_sqmuxa_cZ (
	.combout(b_o_1_sqmuxa),
	.dataa(VCC),
	.datab(muxb_ctl_o_0),
	.datac(muxb_ctl_o_1),
	.datad(un31_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam b_o_1_sqmuxa_cZ.operation_mode="normal";
defparam b_o_1_sqmuxa_cZ.output_mode="comb_only";
defparam b_o_1_sqmuxa_cZ.lut_mask="0c00";
defparam b_o_1_sqmuxa_cZ.synch_mode="off";
defparam b_o_1_sqmuxa_cZ.sum_lutc_input="datac";
// @5:227
  cyclone_lcell b_o_iv_0_a5_1_1_ (
	.combout(b_o_iv_0_a5_1_0),
	.dataa(VCC),
	.datab(r32_o_1),
	.datac(muxb_ctl_o_1),
	.datad(muxb_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam b_o_iv_0_a5_1_1_.operation_mode="normal";
defparam b_o_iv_0_a5_1_1_.output_mode="comb_only";
defparam b_o_iv_0_a5_1_1_.lut_mask="0030";
defparam b_o_iv_0_a5_1_1_.synch_mode="off";
defparam b_o_iv_0_a5_1_1_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell b_o_iv_0_a5_1_2_ (
	.combout(b_o_iv_0_a5_1_1),
	.dataa(VCC),
	.datab(r32_o_2),
	.datac(muxb_ctl_o_1),
	.datad(muxb_ctl_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam b_o_iv_0_a5_1_2_.operation_mode="normal";
defparam b_o_iv_0_a5_1_2_.output_mode="comb_only";
defparam b_o_iv_0_a5_1_2_.lut_mask="0030";
defparam b_o_iv_0_a5_1_2_.synch_mode="off";
defparam b_o_iv_0_a5_1_2_.sum_lutc_input="datac";
// @5:229
  cyclone_lcell b_o18_cZ (
	.combout(b_o18),
	.dataa(VCC),
	.datab(VCC),
	.datac(muxb_ctl_o_0),
	.datad(muxb_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam b_o18_cZ.operation_mode="normal";
defparam b_o18_cZ.output_mode="comb_only";
defparam b_o18_cZ.lut_mask="0f00";
defparam b_o18_cZ.synch_mode="off";
defparam b_o18_cZ.sum_lutc_input="datac";
// @5:227
  cyclone_lcell b_o_iv_0_a5_0_ (
	.combout(b_o_iv_0_a5_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o_0),
	.datad(un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam b_o_iv_0_a5_0_.operation_mode="normal";
defparam b_o_iv_0_a5_0_.output_mode="comb_only";
defparam b_o_iv_0_a5_0_.lut_mask="0f00";
defparam b_o_iv_0_a5_0_.synch_mode="off";
defparam b_o_iv_0_a5_0_.sum_lutc_input="datac";
endmodule /* alu_muxb */

// VQM4.1+ 
module r32_reg (
  BUS2446_cout_0,
  r32_o_0_2,
  r32_o_0_3,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_23,
  r32_o_0_24,
  r32_o_0_25,
  r32_o_0_26,
  r32_o_0_27,
  r32_o_0_28,
  r32_o_0_29,
  r32_o_0_30,
  r32_o_0_31,
  r32_o_0_1,
  r32_o_0_0,
  muxa_ctl_o_0,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  r32_o_1,
  r32_o_0,
  a_o_0_1,
  a_o_0_0,
  CLK
);
input BUS2446_cout_0 ;
output r32_o_0_2 ;
input r32_o_0_3 ;
output r32_o_0_4 ;
input r32_o_0_5 ;
output r32_o_0_6 ;
input r32_o_0_7 ;
output r32_o_0_8 ;
input r32_o_0_9 ;
output r32_o_0_10 ;
input r32_o_0_11 ;
output r32_o_0_12 ;
input r32_o_0_13 ;
output r32_o_0_14 ;
input r32_o_0_15 ;
output r32_o_0_16 ;
input r32_o_0_17 ;
output r32_o_0_18 ;
input r32_o_0_19 ;
output r32_o_0_20 ;
input r32_o_0_21 ;
output r32_o_0_22 ;
input r32_o_0_23 ;
output r32_o_0_24 ;
input r32_o_0_25 ;
output r32_o_0_26 ;
input r32_o_0_27 ;
output r32_o_0_28 ;
input r32_o_0_29 ;
output r32_o_0_30 ;
input r32_o_0_31 ;
input r32_o_0_1 ;
input r32_o_0_0 ;
input muxa_ctl_o_0 ;
input r32_o_2 ;
output r32_o_3 ;
input r32_o_4 ;
output r32_o_5 ;
input r32_o_6 ;
output r32_o_7 ;
input r32_o_8 ;
output r32_o_9 ;
input r32_o_10 ;
output r32_o_11 ;
input r32_o_12 ;
output r32_o_13 ;
input r32_o_14 ;
output r32_o_15 ;
input r32_o_16 ;
output r32_o_17 ;
input r32_o_18 ;
output r32_o_19 ;
input r32_o_20 ;
output r32_o_21 ;
input r32_o_22 ;
output r32_o_23 ;
input r32_o_24 ;
output r32_o_25 ;
input r32_o_26 ;
output r32_o_27 ;
input r32_o_28 ;
output r32_o_29 ;
input r32_o_30 ;
output r32_o_31 ;
input r32_o_1 ;
input r32_o_0 ;
output a_o_0_1 ;
output a_o_0_0 ;
input CLK ;
wire BUS2446_cout_0 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_23 ;
wire r32_o_0_24 ;
wire r32_o_0_25 ;
wire r32_o_0_26 ;
wire r32_o_0_27 ;
wire r32_o_0_28 ;
wire r32_o_0_29 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire r32_o_0_1 ;
wire r32_o_0_0 ;
wire muxa_ctl_o_0 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire a_o_0_1 ;
wire a_o_0_0 ;
wire CLK ;
wire [29:3] r32_o_cout;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_0__Z (
	.combout(a_o_0_0),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(muxa_ctl_o_0),
	.datac(r32_o_0_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="comb_only";
defparam r32_o_0__Z.lut_mask="b8b8";
defparam r32_o_0__Z.synch_mode="on";
defparam r32_o_0__Z.sum_lutc_input="qfbk";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.combout(a_o_0_1),
	.clk(CLK),
	.dataa(r32_o_1),
	.datab(muxa_ctl_o_0),
	.datac(r32_o_0_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="comb_only";
defparam r32_o_1__Z.lut_mask="b8b8";
defparam r32_o_1__Z.synch_mode="on";
defparam r32_o_1__Z.sum_lutc_input="qfbk";
// @18:186
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(r32_o_30),
	.datab(r32_o_0_31),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[29]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.cin_used="true";
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="6c6c";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_0_30),
	.clk(CLK),
	.dataa(r32_o_30),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[28]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.cin_used="true";
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="5a5a";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.cout(r32_o_cout[29]),
	.clk(CLK),
	.dataa(r32_o_28),
	.datab(r32_o_0_29),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[27]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.cin_used="true";
defparam r32_o_29__Z.operation_mode="arithmetic";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="6c80";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_0_28),
	.cout(r32_o_cout[28]),
	.clk(CLK),
	.dataa(r32_o_28),
	.datab(r32_o_0_29),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[26]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.cin_used="true";
defparam r32_o_28__Z.operation_mode="arithmetic";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="5a80";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.cout(r32_o_cout[27]),
	.clk(CLK),
	.dataa(r32_o_26),
	.datab(r32_o_0_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[25]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.cin_used="true";
defparam r32_o_27__Z.operation_mode="arithmetic";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="6c80";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_0_26),
	.cout(r32_o_cout[26]),
	.clk(CLK),
	.dataa(r32_o_26),
	.datab(r32_o_0_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[24]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.cin_used="true";
defparam r32_o_26__Z.operation_mode="arithmetic";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="5a80";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.cout(r32_o_cout[25]),
	.clk(CLK),
	.dataa(r32_o_24),
	.datab(r32_o_0_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[23]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.cin_used="true";
defparam r32_o_25__Z.operation_mode="arithmetic";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="6c80";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_0_24),
	.cout(r32_o_cout[24]),
	.clk(CLK),
	.dataa(r32_o_24),
	.datab(r32_o_0_25),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[22]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.cin_used="true";
defparam r32_o_24__Z.operation_mode="arithmetic";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="5a80";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.cout(r32_o_cout[23]),
	.clk(CLK),
	.dataa(r32_o_22),
	.datab(r32_o_0_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[21]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.cin_used="true";
defparam r32_o_23__Z.operation_mode="arithmetic";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="6c80";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_0_22),
	.cout(r32_o_cout[22]),
	.clk(CLK),
	.dataa(r32_o_22),
	.datab(r32_o_0_23),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[20]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.cin_used="true";
defparam r32_o_22__Z.operation_mode="arithmetic";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="5a80";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.cout(r32_o_cout[21]),
	.clk(CLK),
	.dataa(r32_o_20),
	.datab(r32_o_0_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[19]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.cin_used="true";
defparam r32_o_21__Z.operation_mode="arithmetic";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="6c80";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_0_20),
	.cout(r32_o_cout[20]),
	.clk(CLK),
	.dataa(r32_o_20),
	.datab(r32_o_0_21),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[18]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.cin_used="true";
defparam r32_o_20__Z.operation_mode="arithmetic";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="5a80";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.cout(r32_o_cout[19]),
	.clk(CLK),
	.dataa(r32_o_18),
	.datab(r32_o_0_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[17]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.cin_used="true";
defparam r32_o_19__Z.operation_mode="arithmetic";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="6c80";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_0_18),
	.cout(r32_o_cout[18]),
	.clk(CLK),
	.dataa(r32_o_18),
	.datab(r32_o_0_19),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[16]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.cin_used="true";
defparam r32_o_18__Z.operation_mode="arithmetic";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="5a80";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.cout(r32_o_cout[17]),
	.clk(CLK),
	.dataa(r32_o_16),
	.datab(r32_o_0_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[15]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.cin_used="true";
defparam r32_o_17__Z.operation_mode="arithmetic";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="6c80";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_0_16),
	.cout(r32_o_cout[16]),
	.clk(CLK),
	.dataa(r32_o_16),
	.datab(r32_o_0_17),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[14]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.cin_used="true";
defparam r32_o_16__Z.operation_mode="arithmetic";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="5a80";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.cout(r32_o_cout[15]),
	.clk(CLK),
	.dataa(r32_o_14),
	.datab(r32_o_0_15),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[13]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.cin_used="true";
defparam r32_o_15__Z.operation_mode="arithmetic";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="6c80";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_0_14),
	.cout(r32_o_cout[14]),
	.clk(CLK),
	.dataa(r32_o_14),
	.datab(r32_o_0_15),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[12]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.cin_used="true";
defparam r32_o_14__Z.operation_mode="arithmetic";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="5a80";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.cout(r32_o_cout[13]),
	.clk(CLK),
	.dataa(r32_o_12),
	.datab(r32_o_0_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[11]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.cin_used="true";
defparam r32_o_13__Z.operation_mode="arithmetic";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="6c80";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_0_12),
	.cout(r32_o_cout[12]),
	.clk(CLK),
	.dataa(r32_o_12),
	.datab(r32_o_0_13),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[10]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.cin_used="true";
defparam r32_o_12__Z.operation_mode="arithmetic";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="5a80";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.cout(r32_o_cout[11]),
	.clk(CLK),
	.dataa(r32_o_10),
	.datab(r32_o_0_11),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[9]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.cin_used="true";
defparam r32_o_11__Z.operation_mode="arithmetic";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="6c80";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_0_10),
	.cout(r32_o_cout[10]),
	.clk(CLK),
	.dataa(r32_o_10),
	.datab(r32_o_0_11),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[8]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.cin_used="true";
defparam r32_o_10__Z.operation_mode="arithmetic";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="5a80";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.cout(r32_o_cout[9]),
	.clk(CLK),
	.dataa(r32_o_8),
	.datab(r32_o_0_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[7]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.cin_used="true";
defparam r32_o_9__Z.operation_mode="arithmetic";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="6c80";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_0_8),
	.cout(r32_o_cout[8]),
	.clk(CLK),
	.dataa(r32_o_8),
	.datab(r32_o_0_9),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[6]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.cin_used="true";
defparam r32_o_8__Z.operation_mode="arithmetic";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="5a80";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.cout(r32_o_cout[7]),
	.clk(CLK),
	.dataa(r32_o_6),
	.datab(r32_o_0_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.cin_used="true";
defparam r32_o_7__Z.operation_mode="arithmetic";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="6c80";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_0_6),
	.cout(r32_o_cout[6]),
	.clk(CLK),
	.dataa(r32_o_6),
	.datab(r32_o_0_7),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.cin_used="true";
defparam r32_o_6__Z.operation_mode="arithmetic";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="5a80";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.cout(r32_o_cout[5]),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(r32_o_0_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(r32_o_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.cin_used="true";
defparam r32_o_5__Z.operation_mode="arithmetic";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="6c80";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_0_4),
	.cout(r32_o_cout[4]),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(r32_o_0_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.cin(BUS2446_cout_0),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.cin_used="true";
defparam r32_o_4__Z.operation_mode="arithmetic";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="5a80";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="cin";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.cout(r32_o_cout[3]),
	.clk(CLK),
	.dataa(r32_o_2),
	.datab(r32_o_0_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="arithmetic";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="6688";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_0_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="00ff";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
endmodule /* r32_reg */

// VQM4.1+ 
module r32_reg_cls (
  r32_o_0_0,
  r32_o_0_1,
  r32_o_0_2,
  r32_o_0_3,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_23,
  r32_o_0_24,
  r32_o_0_25,
  r32_o_0_26,
  r32_o_0_27,
  r32_o_0_28,
  r32_o_0_29,
  r32_o_0_30,
  r32_o_0_31,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  NET21531_i,
  CLK
);
input r32_o_0_0 ;
input r32_o_0_1 ;
input r32_o_0_2 ;
input r32_o_0_3 ;
input r32_o_0_4 ;
input r32_o_0_5 ;
input r32_o_0_6 ;
input r32_o_0_7 ;
input r32_o_0_8 ;
input r32_o_0_9 ;
input r32_o_0_10 ;
input r32_o_0_11 ;
input r32_o_0_12 ;
input r32_o_0_13 ;
input r32_o_0_14 ;
input r32_o_0_15 ;
input r32_o_0_16 ;
input r32_o_0_17 ;
input r32_o_0_18 ;
input r32_o_0_19 ;
input r32_o_0_20 ;
input r32_o_0_21 ;
input r32_o_0_22 ;
input r32_o_0_23 ;
input r32_o_0_24 ;
input r32_o_0_25 ;
input r32_o_0_26 ;
input r32_o_0_27 ;
input r32_o_0_28 ;
input r32_o_0_29 ;
input r32_o_0_30 ;
input r32_o_0_31 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
input NET21531_i ;
input CLK ;
wire r32_o_0_0 ;
wire r32_o_0_1 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_23 ;
wire r32_o_0_24 ;
wire r32_o_0_25 ;
wire r32_o_0_26 ;
wire r32_o_0_27 ;
wire r32_o_0_28 ;
wire r32_o_0_29 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire NET21531_i ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:209
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="ff00";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="ff00";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="ff00";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="ff00";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="ff00";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="ff00";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="ff00";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="ff00";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="ff00";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="ff00";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="ff00";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="ff00";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="ff00";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="ff00";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ff00";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ff00";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="ff00";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="ff00";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="ff00";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="ff00";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="ff00";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="ff00";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="ff00";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="ff00";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="ff00";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="ff00";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="ff00";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="ff00";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="ff00";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="ff00";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="ff00";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:209
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(NET21531_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="ff00";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_cls */

// VQM4.1+ 
module exec_stage (
  muxb_ctl_o_0,
  muxb_ctl_o_1,
  wb_we_o_0,
  muxa_ctl_o_1,
  muxa_ctl_o_0,
  r32_o_5_28,
  r32_o_5_26,
  r32_o_5_24,
  r32_o_5_20,
  r32_o_5_18,
  r32_o_5_16,
  r32_o_5_14,
  r32_o_5_12,
  r32_o_5_10,
  r32_o_5_8,
  r32_o_5_6,
  r32_o_5_4,
  r32_o_5_2,
  r32_o_5_29,
  r32_o_5_23,
  r32_o_5_21,
  r32_o_5_19,
  r32_o_5_17,
  r32_o_5_15,
  r32_o_5_13,
  r32_o_5_11,
  r32_o_5_9,
  r32_o_5_7,
  r32_o_5_5,
  r32_o_5_3,
  r32_o_5_1,
  r32_o_5_0,
  r32_o_4_0,
  r32_o_4_24,
  r32_o_4_1,
  r32_o_4_29,
  r32_o_4_27,
  r32_o_4_4,
  r32_o_4_2,
  r32_o_4_3,
  r32_o_2_0,
  r32_o_2_1,
  r32_o_2_24,
  r32_o_2_27,
  r32_o_2_29,
  r32_o_2_5,
  r32_o_2_6,
  r32_o_2_7,
  r32_o_2_8,
  r32_o_2_9,
  r32_o_2_10,
  r32_o_2_11,
  r32_o_2_12,
  r32_o_2_13,
  r32_o_2_14,
  r32_o_2_15,
  r32_o_2_16,
  r32_o_2_17,
  r32_o_2_18,
  r32_o_2_19,
  r32_o_2_20,
  r32_o_2_21,
  r32_o_2_22,
  r32_o_2_23,
  r32_o_2_25,
  r32_o_2_26,
  r32_o_2_28,
  r32_o_2_30,
  r32_o_2_31,
  r32_o_2_4,
  r32_o_3_0,
  r32_o_3_1,
  r32_o_3_5,
  r32_o_3_6,
  r32_o_3_7,
  r32_o_3_8,
  r32_o_3_9,
  r32_o_3_10,
  r32_o_3_11,
  r32_o_3_12,
  r32_o_3_13,
  r32_o_3_14,
  r32_o_3_15,
  r32_o_3_16,
  r32_o_3_17,
  r32_o_3_18,
  r32_o_3_19,
  r32_o_3_20,
  r32_o_3_21,
  r32_o_3_22,
  r32_o_3_23,
  r32_o_3_25,
  r32_o_3_26,
  r32_o_3_28,
  r32_o_3_30,
  r32_o_3_31,
  r32_o_3_4,
  r32_o_3_3,
  r32_o_3_2,
  dout_2_a_0,
  dout_2_a_1,
  dout_2_a_2,
  dout_2_a_3,
  dout_2_a_5,
  dout_2_a_6,
  dout_2_a_7,
  dout_2_a_8,
  dout_2_a_9,
  dout_2_a_10,
  dout_2_a_11,
  dout_2_a_12,
  dout_2_a_13,
  dout_2_a_14,
  dout_2_a_15,
  dout_2_a_16,
  dout_2_a_17,
  dout_2_a_18,
  dout_2_a_19,
  dout_2_a_20,
  dout_2_a_21,
  dout_2_a_22,
  dout_2_a_23,
  dout_2_a_25,
  dout_2_a_26,
  dout_2_a_28,
  dout_2_a_30,
  dout_2_a_31,
  dout_2_a_4,
  r32_o_1_0,
  r32_o_1_1,
  r32_o_1_24,
  r32_o_1_27,
  r32_o_1_29,
  r32_o_1_5,
  r32_o_1_6,
  r32_o_1_7,
  r32_o_1_8,
  r32_o_1_9,
  r32_o_1_10,
  r32_o_1_11,
  r32_o_1_12,
  r32_o_1_13,
  r32_o_1_14,
  r32_o_1_15,
  r32_o_1_16,
  r32_o_1_17,
  r32_o_1_18,
  r32_o_1_19,
  r32_o_1_20,
  r32_o_1_21,
  r32_o_1_22,
  r32_o_1_23,
  r32_o_1_25,
  r32_o_1_26,
  r32_o_1_28,
  r32_o_1_30,
  r32_o_1_31,
  r32_o_1_2,
  r32_o_1_3,
  r32_o_0_24,
  r32_o_0_27,
  r32_o_0_29,
  r32_o_0_0,
  r32_o_0_1,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_23,
  r32_o_0_25,
  r32_o_0_26,
  r32_o_0_28,
  r32_o_0_30,
  r32_o_0_31,
  r32_o_0_4,
  r32_o_0_2,
  r32_o_0_3,
  c_a_26,
  c_a_22,
  c_a_27,
  c_a_25,
  c_a_0,
  c_a_16,
  c_a_13,
  c_a_14,
  c_a_15,
  c_a_18,
  c_a_19,
  c_a_20,
  c_a_21,
  c_a_10,
  c_a_12,
  c_a_17,
  c_a_24,
  res_2_0_o3_0,
  alu_func_o_4,
  alu_func_o_2,
  alu_func_o_0,
  alu_func_o_1,
  alu_func_o_3,
  c_1_d0,
  c_0_d0,
  c_4_d0,
  c_0_1,
  c_0_0,
  c_0_16,
  c_0_2,
  c_0_12,
  c_0_20,
  c_0_17,
  c_0_6,
  c_0_18,
  a_o_2,
  a_o_1,
  a_o_3,
  res_2_10,
  res_2_14,
  res_2_1,
  res_2_0,
  c_4_0,
  c_4_28,
  res_2_0_a2_0_0_a2_0_0_o2_i_o3_0,
  c_1_0,
  c_1_2,
  c_1_3,
  c_1_7,
  c_1_9,
  hilo_0,
  hilo_30,
  hilo_26,
  hilo_52,
  hilo_64,
  b_o_iv_0_a_0,
  b_o_iv_0_a_1,
  b_o_iv_0_a_2,
  b_o_iv_0,
  b_o_iv_1,
  b_o_iv_a_0,
  b_o_iv_a_1,
  b_o_iv_a_2,
  b_o_iv_a_3,
  b_o_iv_a_4,
  b_o_iv_a_5,
  b_o_iv_a_6,
  b_o_iv_a_7,
  b_o_iv_a_8,
  b_o_iv_a_9,
  b_o_iv_a_10,
  b_o_iv_a_11,
  b_o_iv_a_12,
  b_o_iv_a_13,
  b_o_iv_a_14,
  b_o_iv_a_15,
  b_o_iv_a_16,
  b_o_iv_a_17,
  b_o_iv_a_18,
  b_o_iv_a_19,
  b_o_iv_a_20,
  b_o_iv_a_21,
  b_o_iv_a_22,
  b_o_iv_a_23,
  b_o_iv_a_24,
  b_o_iv_a_25,
  b_o_iv_a_26,
  b_o_iv_a_27,
  b_o_iv_a_28,
  cop_addr_o_i_m_0,
  cop_addr_o_i_m_1,
  cop_addr_o_i_m_2,
  cop_addr_o_i_m_3,
  cop_addr_o_i_m_4,
  cop_addr_o_i_m_5,
  cop_addr_o_i_m_6,
  cop_addr_o_i_m_7,
  cop_addr_o_i_m_8,
  cop_addr_o_i_m_9,
  cop_addr_o_i_m_10,
  cop_addr_o_i_m_11,
  cop_addr_o_i_m_12,
  cop_addr_o_i_m_13,
  cop_addr_o_i_m_14,
  cop_addr_o_i_m_15,
  cop_addr_o_i_m_16,
  cop_addr_o_i_m_17,
  cop_addr_o_i_m_18,
  cop_addr_o_i_m_19,
  cop_addr_o_i_m_20,
  cop_addr_o_i_m_21,
  cop_addr_o_i_m_22,
  cop_addr_o_i_m_23,
  cop_addr_o_i_m_24,
  cop_addr_o_i_m_25,
  cop_addr_o_i_m_26,
  cop_addr_o_i_m_27,
  cop_addr_o_i_m_28,
  wb_o_0,
  wb_o_1,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_7,
  wb_o_8,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_12,
  wb_o_13,
  wb_o_14,
  wb_o_15,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_22,
  wb_o_23,
  wb_o_24,
  wb_o_25,
  wb_o_26,
  wb_o_27,
  wb_o_28,
  wb_o_29,
  wb_o_30,
  wb_o_31,
  count_0,
  alu_out_0_a2_3,
  alu_out_0_a2_0,
  r32_o_24,
  r32_o_27,
  r32_o_29,
  r32_o_0,
  r32_o_1,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_25,
  r32_o_26,
  r32_o_28,
  r32_o_30,
  r32_o_31,
  r32_o_4,
  r32_o_3,
  r32_o_2,
  NET21531_i,
  un1_b_o18_2,
  b_o18,
  un32_mux_fw,
  b_o_0_sqmuxa,
  un31_mux_fw,
  un17_mux_fw_NE,
  un30_mux_fw,
  mux_fw_1_0,
  mux_fw_1,
  un11_res_0_a2_0_a2,
  m17,
  m263,
  m467_a,
  m245,
  m248,
  m22,
  m305,
  alu_out_sn_m14_0_0_a4_0,
  alu_out_sn_m14_0_0,
  un1_hilo25_5_0,
  G_291,
  hilo25_0_a2,
  I_220_a,
  finish,
  op2_sign_reged,
  start,
  mul,
  rr_rst,
  rdy,
  b_o_1_sqmuxa,
  CLK,
  m491,
  m447,
  m75,
  m489,
  m467,
  m456,
  m403,
  G_23,
  m332,
  m329,
  m318,
  m315,
  m276,
  m273,
  G_116,
  m514,
  m437,
  m426,
  m393,
  m382,
  m371,
  m360,
  m347,
  m291,
  m231,
  m212,
  m174,
  m147,
  m119,
  un1_a_add3,
  un1_a_add4,
  un1_a_add5,
  un1_a_add6,
  un1_a_add10,
  un1_a_add28,
  un1_a_add31,
  m133,
  m113,
  m97,
  m92,
  m82,
  m62,
  m57,
  m47,
  m42,
  m37,
  m32,
  m27
);
input muxb_ctl_o_0 ;
input muxb_ctl_o_1 ;
input wb_we_o_0 ;
input muxa_ctl_o_1 ;
input muxa_ctl_o_0 ;
input r32_o_5_28 ;
input r32_o_5_26 ;
input r32_o_5_24 ;
input r32_o_5_20 ;
input r32_o_5_18 ;
input r32_o_5_16 ;
input r32_o_5_14 ;
input r32_o_5_12 ;
input r32_o_5_10 ;
input r32_o_5_8 ;
input r32_o_5_6 ;
input r32_o_5_4 ;
input r32_o_5_2 ;
input r32_o_5_29 ;
input r32_o_5_23 ;
input r32_o_5_21 ;
input r32_o_5_19 ;
input r32_o_5_17 ;
input r32_o_5_15 ;
input r32_o_5_13 ;
input r32_o_5_11 ;
input r32_o_5_9 ;
input r32_o_5_7 ;
input r32_o_5_5 ;
input r32_o_5_3 ;
output r32_o_5_1 ;
output r32_o_5_0 ;
input r32_o_4_0 ;
input r32_o_4_24 ;
input r32_o_4_1 ;
input r32_o_4_29 ;
input r32_o_4_27 ;
output r32_o_4_4 ;
input r32_o_4_2 ;
input r32_o_4_3 ;
output r32_o_2_0 ;
output r32_o_2_1 ;
input r32_o_2_24 ;
input r32_o_2_27 ;
input r32_o_2_29 ;
output r32_o_2_5 ;
output r32_o_2_6 ;
output r32_o_2_7 ;
output r32_o_2_8 ;
output r32_o_2_9 ;
output r32_o_2_10 ;
output r32_o_2_11 ;
output r32_o_2_12 ;
output r32_o_2_13 ;
output r32_o_2_14 ;
output r32_o_2_15 ;
output r32_o_2_16 ;
output r32_o_2_17 ;
output r32_o_2_18 ;
output r32_o_2_19 ;
output r32_o_2_20 ;
output r32_o_2_21 ;
output r32_o_2_22 ;
output r32_o_2_23 ;
output r32_o_2_25 ;
output r32_o_2_26 ;
output r32_o_2_28 ;
output r32_o_2_30 ;
output r32_o_2_31 ;
input r32_o_2_4 ;
input r32_o_3_0 ;
input r32_o_3_1 ;
input r32_o_3_5 ;
input r32_o_3_6 ;
input r32_o_3_7 ;
input r32_o_3_8 ;
input r32_o_3_9 ;
input r32_o_3_10 ;
input r32_o_3_11 ;
input r32_o_3_12 ;
input r32_o_3_13 ;
input r32_o_3_14 ;
input r32_o_3_15 ;
input r32_o_3_16 ;
input r32_o_3_17 ;
input r32_o_3_18 ;
input r32_o_3_19 ;
input r32_o_3_20 ;
input r32_o_3_21 ;
input r32_o_3_22 ;
input r32_o_3_23 ;
input r32_o_3_25 ;
input r32_o_3_26 ;
input r32_o_3_28 ;
input r32_o_3_30 ;
input r32_o_3_31 ;
input r32_o_3_4 ;
input r32_o_3_3 ;
input r32_o_3_2 ;
output dout_2_a_0 ;
output dout_2_a_1 ;
output dout_2_a_2 ;
output dout_2_a_3 ;
output dout_2_a_5 ;
output dout_2_a_6 ;
output dout_2_a_7 ;
output dout_2_a_8 ;
output dout_2_a_9 ;
output dout_2_a_10 ;
output dout_2_a_11 ;
output dout_2_a_12 ;
output dout_2_a_13 ;
output dout_2_a_14 ;
output dout_2_a_15 ;
output dout_2_a_16 ;
output dout_2_a_17 ;
output dout_2_a_18 ;
output dout_2_a_19 ;
output dout_2_a_20 ;
output dout_2_a_21 ;
output dout_2_a_22 ;
output dout_2_a_23 ;
output dout_2_a_25 ;
output dout_2_a_26 ;
output dout_2_a_28 ;
output dout_2_a_30 ;
output dout_2_a_31 ;
output dout_2_a_4 ;
input r32_o_1_0 ;
input r32_o_1_1 ;
output r32_o_1_24 ;
output r32_o_1_27 ;
output r32_o_1_29 ;
input r32_o_1_5 ;
input r32_o_1_6 ;
input r32_o_1_7 ;
input r32_o_1_8 ;
input r32_o_1_9 ;
input r32_o_1_10 ;
input r32_o_1_11 ;
input r32_o_1_12 ;
input r32_o_1_13 ;
input r32_o_1_14 ;
input r32_o_1_15 ;
input r32_o_1_16 ;
input r32_o_1_17 ;
input r32_o_1_18 ;
input r32_o_1_19 ;
input r32_o_1_20 ;
input r32_o_1_21 ;
input r32_o_1_22 ;
input r32_o_1_23 ;
input r32_o_1_25 ;
input r32_o_1_26 ;
input r32_o_1_28 ;
input r32_o_1_30 ;
input r32_o_1_31 ;
input r32_o_1_2 ;
input r32_o_1_3 ;
input r32_o_0_24 ;
input r32_o_0_27 ;
input r32_o_0_29 ;
input r32_o_0_0 ;
input r32_o_0_1 ;
input r32_o_0_5 ;
input r32_o_0_6 ;
input r32_o_0_7 ;
input r32_o_0_8 ;
input r32_o_0_9 ;
input r32_o_0_10 ;
input r32_o_0_11 ;
input r32_o_0_12 ;
input r32_o_0_13 ;
input r32_o_0_14 ;
input r32_o_0_15 ;
input r32_o_0_16 ;
input r32_o_0_17 ;
input r32_o_0_18 ;
input r32_o_0_19 ;
input r32_o_0_20 ;
input r32_o_0_21 ;
input r32_o_0_22 ;
input r32_o_0_23 ;
input r32_o_0_25 ;
input r32_o_0_26 ;
input r32_o_0_28 ;
input r32_o_0_30 ;
input r32_o_0_31 ;
input r32_o_0_4 ;
input r32_o_0_2 ;
input r32_o_0_3 ;
output c_a_26 ;
output c_a_22 ;
output c_a_27 ;
output c_a_25 ;
output c_a_0 ;
output c_a_16 ;
output c_a_13 ;
output c_a_14 ;
output c_a_15 ;
output c_a_18 ;
output c_a_19 ;
output c_a_20 ;
output c_a_21 ;
output c_a_10 ;
output c_a_12 ;
output c_a_17 ;
output c_a_24 ;
output res_2_0_o3_0 ;
input alu_func_o_4 ;
input alu_func_o_2 ;
input alu_func_o_0 ;
input alu_func_o_1 ;
input alu_func_o_3 ;
output c_1_d0 ;
output c_0_d0 ;
output c_4_d0 ;
output c_0_1 ;
output c_0_0 ;
output c_0_16 ;
output c_0_2 ;
output c_0_12 ;
output c_0_20 ;
output c_0_17 ;
output c_0_6 ;
output c_0_18 ;
output a_o_2 ;
output a_o_1 ;
output a_o_3 ;
output res_2_10 ;
output res_2_14 ;
output res_2_1 ;
output res_2_0 ;
output c_4_0 ;
output c_4_28 ;
output res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
output c_1_0 ;
output c_1_2 ;
output c_1_3 ;
output c_1_7 ;
output c_1_9 ;
output hilo_0 ;
output hilo_30 ;
output hilo_26 ;
output hilo_52 ;
output hilo_64 ;
input b_o_iv_0_a_0 ;
input b_o_iv_0_a_1 ;
input b_o_iv_0_a_2 ;
input b_o_iv_0 ;
input b_o_iv_1 ;
input b_o_iv_a_0 ;
input b_o_iv_a_1 ;
input b_o_iv_a_2 ;
input b_o_iv_a_3 ;
input b_o_iv_a_4 ;
input b_o_iv_a_5 ;
input b_o_iv_a_6 ;
input b_o_iv_a_7 ;
input b_o_iv_a_8 ;
input b_o_iv_a_9 ;
input b_o_iv_a_10 ;
input b_o_iv_a_11 ;
input b_o_iv_a_12 ;
input b_o_iv_a_13 ;
input b_o_iv_a_14 ;
input b_o_iv_a_15 ;
input b_o_iv_a_16 ;
input b_o_iv_a_17 ;
input b_o_iv_a_18 ;
input b_o_iv_a_19 ;
input b_o_iv_a_20 ;
input b_o_iv_a_21 ;
input b_o_iv_a_22 ;
input b_o_iv_a_23 ;
input b_o_iv_a_24 ;
input b_o_iv_a_25 ;
input b_o_iv_a_26 ;
input b_o_iv_a_27 ;
input b_o_iv_a_28 ;
input cop_addr_o_i_m_0 ;
input cop_addr_o_i_m_1 ;
input cop_addr_o_i_m_2 ;
input cop_addr_o_i_m_3 ;
input cop_addr_o_i_m_4 ;
input cop_addr_o_i_m_5 ;
input cop_addr_o_i_m_6 ;
input cop_addr_o_i_m_7 ;
input cop_addr_o_i_m_8 ;
input cop_addr_o_i_m_9 ;
input cop_addr_o_i_m_10 ;
input cop_addr_o_i_m_11 ;
input cop_addr_o_i_m_12 ;
input cop_addr_o_i_m_13 ;
input cop_addr_o_i_m_14 ;
input cop_addr_o_i_m_15 ;
input cop_addr_o_i_m_16 ;
input cop_addr_o_i_m_17 ;
input cop_addr_o_i_m_18 ;
input cop_addr_o_i_m_19 ;
input cop_addr_o_i_m_20 ;
input cop_addr_o_i_m_21 ;
input cop_addr_o_i_m_22 ;
input cop_addr_o_i_m_23 ;
input cop_addr_o_i_m_24 ;
input cop_addr_o_i_m_25 ;
input cop_addr_o_i_m_26 ;
input cop_addr_o_i_m_27 ;
input cop_addr_o_i_m_28 ;
input wb_o_0 ;
input wb_o_1 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_4 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_7 ;
input wb_o_8 ;
input wb_o_9 ;
input wb_o_10 ;
input wb_o_11 ;
input wb_o_12 ;
input wb_o_13 ;
input wb_o_14 ;
input wb_o_15 ;
input wb_o_16 ;
input wb_o_17 ;
input wb_o_18 ;
input wb_o_19 ;
input wb_o_20 ;
input wb_o_21 ;
input wb_o_22 ;
input wb_o_23 ;
input wb_o_24 ;
input wb_o_25 ;
input wb_o_26 ;
input wb_o_27 ;
input wb_o_28 ;
input wb_o_29 ;
input wb_o_30 ;
input wb_o_31 ;
output count_0 ;
output alu_out_0_a2_3 ;
output alu_out_0_a2_0 ;
input r32_o_24 ;
input r32_o_27 ;
input r32_o_29 ;
input r32_o_0 ;
input r32_o_1 ;
input r32_o_5 ;
input r32_o_6 ;
input r32_o_7 ;
input r32_o_8 ;
input r32_o_9 ;
input r32_o_10 ;
input r32_o_11 ;
input r32_o_12 ;
input r32_o_13 ;
input r32_o_14 ;
input r32_o_15 ;
input r32_o_16 ;
input r32_o_17 ;
input r32_o_18 ;
input r32_o_19 ;
input r32_o_20 ;
input r32_o_21 ;
input r32_o_22 ;
input r32_o_23 ;
input r32_o_25 ;
input r32_o_26 ;
input r32_o_28 ;
input r32_o_30 ;
input r32_o_31 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_2 ;
input NET21531_i ;
output un1_b_o18_2 ;
output b_o18 ;
input un32_mux_fw ;
output b_o_0_sqmuxa ;
input un31_mux_fw ;
input un17_mux_fw_NE ;
input un30_mux_fw ;
input mux_fw_1_0 ;
input mux_fw_1 ;
output un11_res_0_a2_0_a2 ;
output m17 ;
output m263 ;
output m467_a ;
output m245 ;
output m248 ;
output m22 ;
output m305 ;
output alu_out_sn_m14_0_0_a4_0 ;
output alu_out_sn_m14_0_0 ;
output un1_hilo25_5_0 ;
input G_291 ;
output hilo25_0_a2 ;
input I_220_a ;
output finish ;
output op2_sign_reged ;
output start ;
output mul ;
input rr_rst ;
output rdy ;
output b_o_1_sqmuxa ;
input CLK ;
output m491 ;
output m447 ;
output m75 ;
output m489 ;
output m467 ;
output m456 ;
output m403 ;
input G_23 ;
output m332 ;
output m329 ;
output m318 ;
output m315 ;
output m276 ;
output m273 ;
input G_116 ;
output m514 ;
output m437 ;
output m426 ;
output m393 ;
output m382 ;
output m371 ;
output m360 ;
output m347 ;
output m291 ;
output m231 ;
output m212 ;
output m174 ;
output m147 ;
output m119 ;
output un1_a_add3 ;
output un1_a_add4 ;
output un1_a_add5 ;
output un1_a_add6 ;
output un1_a_add10 ;
output un1_a_add28 ;
output un1_a_add31 ;
output m133 ;
output m113 ;
output m97 ;
output m92 ;
output m82 ;
output m62 ;
output m57 ;
output m47 ;
output m42 ;
output m37 ;
output m32 ;
output m27 ;
wire muxb_ctl_o_0 ;
wire muxb_ctl_o_1 ;
wire wb_we_o_0 ;
wire muxa_ctl_o_1 ;
wire muxa_ctl_o_0 ;
wire r32_o_5_28 ;
wire r32_o_5_26 ;
wire r32_o_5_24 ;
wire r32_o_5_20 ;
wire r32_o_5_18 ;
wire r32_o_5_16 ;
wire r32_o_5_14 ;
wire r32_o_5_12 ;
wire r32_o_5_10 ;
wire r32_o_5_8 ;
wire r32_o_5_6 ;
wire r32_o_5_4 ;
wire r32_o_5_2 ;
wire r32_o_5_29 ;
wire r32_o_5_23 ;
wire r32_o_5_21 ;
wire r32_o_5_19 ;
wire r32_o_5_17 ;
wire r32_o_5_15 ;
wire r32_o_5_13 ;
wire r32_o_5_11 ;
wire r32_o_5_9 ;
wire r32_o_5_7 ;
wire r32_o_5_5 ;
wire r32_o_5_3 ;
wire r32_o_5_1 ;
wire r32_o_5_0 ;
wire r32_o_4_0 ;
wire r32_o_4_24 ;
wire r32_o_4_1 ;
wire r32_o_4_29 ;
wire r32_o_4_27 ;
wire r32_o_4_4 ;
wire r32_o_4_2 ;
wire r32_o_4_3 ;
wire r32_o_2_0 ;
wire r32_o_2_1 ;
wire r32_o_2_24 ;
wire r32_o_2_27 ;
wire r32_o_2_29 ;
wire r32_o_2_5 ;
wire r32_o_2_6 ;
wire r32_o_2_7 ;
wire r32_o_2_8 ;
wire r32_o_2_9 ;
wire r32_o_2_10 ;
wire r32_o_2_11 ;
wire r32_o_2_12 ;
wire r32_o_2_13 ;
wire r32_o_2_14 ;
wire r32_o_2_15 ;
wire r32_o_2_16 ;
wire r32_o_2_17 ;
wire r32_o_2_18 ;
wire r32_o_2_19 ;
wire r32_o_2_20 ;
wire r32_o_2_21 ;
wire r32_o_2_22 ;
wire r32_o_2_23 ;
wire r32_o_2_25 ;
wire r32_o_2_26 ;
wire r32_o_2_28 ;
wire r32_o_2_30 ;
wire r32_o_2_31 ;
wire r32_o_2_4 ;
wire r32_o_3_0 ;
wire r32_o_3_1 ;
wire r32_o_3_5 ;
wire r32_o_3_6 ;
wire r32_o_3_7 ;
wire r32_o_3_8 ;
wire r32_o_3_9 ;
wire r32_o_3_10 ;
wire r32_o_3_11 ;
wire r32_o_3_12 ;
wire r32_o_3_13 ;
wire r32_o_3_14 ;
wire r32_o_3_15 ;
wire r32_o_3_16 ;
wire r32_o_3_17 ;
wire r32_o_3_18 ;
wire r32_o_3_19 ;
wire r32_o_3_20 ;
wire r32_o_3_21 ;
wire r32_o_3_22 ;
wire r32_o_3_23 ;
wire r32_o_3_25 ;
wire r32_o_3_26 ;
wire r32_o_3_28 ;
wire r32_o_3_30 ;
wire r32_o_3_31 ;
wire r32_o_3_4 ;
wire r32_o_3_3 ;
wire r32_o_3_2 ;
wire dout_2_a_0 ;
wire dout_2_a_1 ;
wire dout_2_a_2 ;
wire dout_2_a_3 ;
wire dout_2_a_5 ;
wire dout_2_a_6 ;
wire dout_2_a_7 ;
wire dout_2_a_8 ;
wire dout_2_a_9 ;
wire dout_2_a_10 ;
wire dout_2_a_11 ;
wire dout_2_a_12 ;
wire dout_2_a_13 ;
wire dout_2_a_14 ;
wire dout_2_a_15 ;
wire dout_2_a_16 ;
wire dout_2_a_17 ;
wire dout_2_a_18 ;
wire dout_2_a_19 ;
wire dout_2_a_20 ;
wire dout_2_a_21 ;
wire dout_2_a_22 ;
wire dout_2_a_23 ;
wire dout_2_a_25 ;
wire dout_2_a_26 ;
wire dout_2_a_28 ;
wire dout_2_a_30 ;
wire dout_2_a_31 ;
wire dout_2_a_4 ;
wire r32_o_1_0 ;
wire r32_o_1_1 ;
wire r32_o_1_24 ;
wire r32_o_1_27 ;
wire r32_o_1_29 ;
wire r32_o_1_5 ;
wire r32_o_1_6 ;
wire r32_o_1_7 ;
wire r32_o_1_8 ;
wire r32_o_1_9 ;
wire r32_o_1_10 ;
wire r32_o_1_11 ;
wire r32_o_1_12 ;
wire r32_o_1_13 ;
wire r32_o_1_14 ;
wire r32_o_1_15 ;
wire r32_o_1_16 ;
wire r32_o_1_17 ;
wire r32_o_1_18 ;
wire r32_o_1_19 ;
wire r32_o_1_20 ;
wire r32_o_1_21 ;
wire r32_o_1_22 ;
wire r32_o_1_23 ;
wire r32_o_1_25 ;
wire r32_o_1_26 ;
wire r32_o_1_28 ;
wire r32_o_1_30 ;
wire r32_o_1_31 ;
wire r32_o_1_2 ;
wire r32_o_1_3 ;
wire r32_o_0_24 ;
wire r32_o_0_27 ;
wire r32_o_0_29 ;
wire r32_o_0_0 ;
wire r32_o_0_1 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_23 ;
wire r32_o_0_25 ;
wire r32_o_0_26 ;
wire r32_o_0_28 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire r32_o_0_4 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire c_a_26 ;
wire c_a_22 ;
wire c_a_27 ;
wire c_a_25 ;
wire c_a_0 ;
wire c_a_16 ;
wire c_a_13 ;
wire c_a_14 ;
wire c_a_15 ;
wire c_a_18 ;
wire c_a_19 ;
wire c_a_20 ;
wire c_a_21 ;
wire c_a_10 ;
wire c_a_12 ;
wire c_a_17 ;
wire c_a_24 ;
wire res_2_0_o3_0 ;
wire alu_func_o_4 ;
wire alu_func_o_2 ;
wire alu_func_o_0 ;
wire alu_func_o_1 ;
wire alu_func_o_3 ;
wire c_1_d0 ;
wire c_0_d0 ;
wire c_4_d0 ;
wire c_0_1 ;
wire c_0_0 ;
wire c_0_16 ;
wire c_0_2 ;
wire c_0_12 ;
wire c_0_20 ;
wire c_0_17 ;
wire c_0_6 ;
wire c_0_18 ;
wire a_o_2 ;
wire a_o_1 ;
wire a_o_3 ;
wire res_2_10 ;
wire res_2_14 ;
wire res_2_1 ;
wire res_2_0 ;
wire c_4_0 ;
wire c_4_28 ;
wire res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
wire c_1_0 ;
wire c_1_2 ;
wire c_1_3 ;
wire c_1_7 ;
wire c_1_9 ;
wire hilo_0 ;
wire hilo_30 ;
wire hilo_26 ;
wire hilo_52 ;
wire hilo_64 ;
wire b_o_iv_0_a_0 ;
wire b_o_iv_0_a_1 ;
wire b_o_iv_0_a_2 ;
wire b_o_iv_0 ;
wire b_o_iv_1 ;
wire b_o_iv_a_0 ;
wire b_o_iv_a_1 ;
wire b_o_iv_a_2 ;
wire b_o_iv_a_3 ;
wire b_o_iv_a_4 ;
wire b_o_iv_a_5 ;
wire b_o_iv_a_6 ;
wire b_o_iv_a_7 ;
wire b_o_iv_a_8 ;
wire b_o_iv_a_9 ;
wire b_o_iv_a_10 ;
wire b_o_iv_a_11 ;
wire b_o_iv_a_12 ;
wire b_o_iv_a_13 ;
wire b_o_iv_a_14 ;
wire b_o_iv_a_15 ;
wire b_o_iv_a_16 ;
wire b_o_iv_a_17 ;
wire b_o_iv_a_18 ;
wire b_o_iv_a_19 ;
wire b_o_iv_a_20 ;
wire b_o_iv_a_21 ;
wire b_o_iv_a_22 ;
wire b_o_iv_a_23 ;
wire b_o_iv_a_24 ;
wire b_o_iv_a_25 ;
wire b_o_iv_a_26 ;
wire b_o_iv_a_27 ;
wire b_o_iv_a_28 ;
wire cop_addr_o_i_m_0 ;
wire cop_addr_o_i_m_1 ;
wire cop_addr_o_i_m_2 ;
wire cop_addr_o_i_m_3 ;
wire cop_addr_o_i_m_4 ;
wire cop_addr_o_i_m_5 ;
wire cop_addr_o_i_m_6 ;
wire cop_addr_o_i_m_7 ;
wire cop_addr_o_i_m_8 ;
wire cop_addr_o_i_m_9 ;
wire cop_addr_o_i_m_10 ;
wire cop_addr_o_i_m_11 ;
wire cop_addr_o_i_m_12 ;
wire cop_addr_o_i_m_13 ;
wire cop_addr_o_i_m_14 ;
wire cop_addr_o_i_m_15 ;
wire cop_addr_o_i_m_16 ;
wire cop_addr_o_i_m_17 ;
wire cop_addr_o_i_m_18 ;
wire cop_addr_o_i_m_19 ;
wire cop_addr_o_i_m_20 ;
wire cop_addr_o_i_m_21 ;
wire cop_addr_o_i_m_22 ;
wire cop_addr_o_i_m_23 ;
wire cop_addr_o_i_m_24 ;
wire cop_addr_o_i_m_25 ;
wire cop_addr_o_i_m_26 ;
wire cop_addr_o_i_m_27 ;
wire cop_addr_o_i_m_28 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_7 ;
wire wb_o_8 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_25 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_28 ;
wire wb_o_29 ;
wire wb_o_30 ;
wire wb_o_31 ;
wire count_0 ;
wire alu_out_0_a2_3 ;
wire alu_out_0_a2_0 ;
wire r32_o_24 ;
wire r32_o_27 ;
wire r32_o_29 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_28 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire NET21531_i ;
wire un1_b_o18_2 ;
wire b_o18 ;
wire un32_mux_fw ;
wire b_o_0_sqmuxa ;
wire un31_mux_fw ;
wire un17_mux_fw_NE ;
wire un30_mux_fw ;
wire mux_fw_1_0 ;
wire mux_fw_1 ;
wire un11_res_0_a2_0_a2 ;
wire m17 ;
wire m263 ;
wire m467_a ;
wire m245 ;
wire m248 ;
wire m22 ;
wire m305 ;
wire alu_out_sn_m14_0_0_a4_0 ;
wire alu_out_sn_m14_0_0 ;
wire un1_hilo25_5_0 ;
wire G_291 ;
wire hilo25_0_a2 ;
wire I_220_a ;
wire finish ;
wire op2_sign_reged ;
wire start ;
wire mul ;
wire rr_rst ;
wire rdy ;
wire b_o_1_sqmuxa ;
wire CLK ;
wire m491 ;
wire m447 ;
wire m75 ;
wire m489 ;
wire m467 ;
wire m456 ;
wire m403 ;
wire G_23 ;
wire m332 ;
wire m329 ;
wire m318 ;
wire m315 ;
wire m276 ;
wire m273 ;
wire G_116 ;
wire m514 ;
wire m437 ;
wire m426 ;
wire m393 ;
wire m382 ;
wire m371 ;
wire m360 ;
wire m347 ;
wire m291 ;
wire m231 ;
wire m212 ;
wire m174 ;
wire m147 ;
wire m119 ;
wire un1_a_add3 ;
wire un1_a_add4 ;
wire un1_a_add5 ;
wire un1_a_add6 ;
wire un1_a_add10 ;
wire un1_a_add28 ;
wire un1_a_add31 ;
wire m133 ;
wire m113 ;
wire m97 ;
wire m92 ;
wire m82 ;
wire m62 ;
wire m57 ;
wire m47 ;
wire m42 ;
wire m37 ;
wire m32 ;
wire m27 ;
wire [2:2] BUS2446_cout;
wire [2:1] b_o_iv_0_a5_1;
wire [0:0] b_o_iv_0_a5;
wire [31:0] a_o;
wire [3:2] r32_o_2_Z;
wire [4:4] r32_o_1_Z;
wire [1:0] a_o_0;
wire [31:5] r32_o_4_Z;
wire [29:24] r32_o_3_Z;
wire N_1 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:39
  cyclone_lcell BUS2446_2_ (
	.combout(N_1),
	.cout(BUS2446_cout[2]),
	.dataa(r32_o_2),
	.datab(r32_o_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam BUS2446_2_.operation_mode="arithmetic";
defparam BUS2446_2_.output_mode="comb_only";
defparam BUS2446_2_.lut_mask="5588";
defparam BUS2446_2_.synch_mode="off";
defparam BUS2446_2_.sum_lutc_input="datac";
// @5:68
  mips_alu MIPS_alu (
	.alu_out_0_a2_0(alu_out_0_a2_0),
	.alu_out_0_a2_3(alu_out_0_a2_3),
	.count_0(count_0),
	.wb_o_31(wb_o_31),
	.wb_o_30(wb_o_30),
	.wb_o_29(wb_o_29),
	.wb_o_28(wb_o_28),
	.wb_o_27(wb_o_27),
	.wb_o_26(wb_o_26),
	.wb_o_25(wb_o_25),
	.wb_o_24(wb_o_24),
	.wb_o_23(wb_o_23),
	.wb_o_22(wb_o_22),
	.wb_o_21(wb_o_21),
	.wb_o_20(wb_o_20),
	.wb_o_19(wb_o_19),
	.wb_o_18(wb_o_18),
	.wb_o_17(wb_o_17),
	.wb_o_16(wb_o_16),
	.wb_o_15(wb_o_15),
	.wb_o_14(wb_o_14),
	.wb_o_13(wb_o_13),
	.wb_o_12(wb_o_12),
	.wb_o_11(wb_o_11),
	.wb_o_10(wb_o_10),
	.wb_o_9(wb_o_9),
	.wb_o_8(wb_o_8),
	.wb_o_7(wb_o_7),
	.wb_o_6(wb_o_6),
	.wb_o_5(wb_o_5),
	.wb_o_4(wb_o_4),
	.wb_o_3(wb_o_3),
	.wb_o_2(wb_o_2),
	.wb_o_1(wb_o_1),
	.wb_o_0(wb_o_0),
	.cop_addr_o_i_m_28(cop_addr_o_i_m_28),
	.cop_addr_o_i_m_27(cop_addr_o_i_m_27),
	.cop_addr_o_i_m_26(cop_addr_o_i_m_26),
	.cop_addr_o_i_m_25(cop_addr_o_i_m_25),
	.cop_addr_o_i_m_24(cop_addr_o_i_m_24),
	.cop_addr_o_i_m_23(cop_addr_o_i_m_23),
	.cop_addr_o_i_m_22(cop_addr_o_i_m_22),
	.cop_addr_o_i_m_21(cop_addr_o_i_m_21),
	.cop_addr_o_i_m_20(cop_addr_o_i_m_20),
	.cop_addr_o_i_m_19(cop_addr_o_i_m_19),
	.cop_addr_o_i_m_18(cop_addr_o_i_m_18),
	.cop_addr_o_i_m_17(cop_addr_o_i_m_17),
	.cop_addr_o_i_m_16(cop_addr_o_i_m_16),
	.cop_addr_o_i_m_15(cop_addr_o_i_m_15),
	.cop_addr_o_i_m_14(cop_addr_o_i_m_14),
	.cop_addr_o_i_m_13(cop_addr_o_i_m_13),
	.cop_addr_o_i_m_12(cop_addr_o_i_m_12),
	.cop_addr_o_i_m_11(cop_addr_o_i_m_11),
	.cop_addr_o_i_m_10(cop_addr_o_i_m_10),
	.cop_addr_o_i_m_9(cop_addr_o_i_m_9),
	.cop_addr_o_i_m_8(cop_addr_o_i_m_8),
	.cop_addr_o_i_m_7(cop_addr_o_i_m_7),
	.cop_addr_o_i_m_6(cop_addr_o_i_m_6),
	.cop_addr_o_i_m_5(cop_addr_o_i_m_5),
	.cop_addr_o_i_m_4(cop_addr_o_i_m_4),
	.cop_addr_o_i_m_3(cop_addr_o_i_m_3),
	.cop_addr_o_i_m_2(cop_addr_o_i_m_2),
	.cop_addr_o_i_m_1(cop_addr_o_i_m_1),
	.cop_addr_o_i_m_0(cop_addr_o_i_m_0),
	.b_o_iv_a_28(b_o_iv_a_28),
	.b_o_iv_a_27(b_o_iv_a_27),
	.b_o_iv_a_26(b_o_iv_a_26),
	.b_o_iv_a_25(b_o_iv_a_25),
	.b_o_iv_a_24(b_o_iv_a_24),
	.b_o_iv_a_23(b_o_iv_a_23),
	.b_o_iv_a_22(b_o_iv_a_22),
	.b_o_iv_a_21(b_o_iv_a_21),
	.b_o_iv_a_20(b_o_iv_a_20),
	.b_o_iv_a_19(b_o_iv_a_19),
	.b_o_iv_a_18(b_o_iv_a_18),
	.b_o_iv_a_17(b_o_iv_a_17),
	.b_o_iv_a_16(b_o_iv_a_16),
	.b_o_iv_a_15(b_o_iv_a_15),
	.b_o_iv_a_14(b_o_iv_a_14),
	.b_o_iv_a_13(b_o_iv_a_13),
	.b_o_iv_a_12(b_o_iv_a_12),
	.b_o_iv_a_11(b_o_iv_a_11),
	.b_o_iv_a_10(b_o_iv_a_10),
	.b_o_iv_a_9(b_o_iv_a_9),
	.b_o_iv_a_8(b_o_iv_a_8),
	.b_o_iv_a_7(b_o_iv_a_7),
	.b_o_iv_a_6(b_o_iv_a_6),
	.b_o_iv_a_5(b_o_iv_a_5),
	.b_o_iv_a_4(b_o_iv_a_4),
	.b_o_iv_a_3(b_o_iv_a_3),
	.b_o_iv_a_2(b_o_iv_a_2),
	.b_o_iv_a_1(b_o_iv_a_1),
	.b_o_iv_a_0(b_o_iv_a_0),
	.b_o_iv_28(b_o_iv_1),
	.b_o_iv_27(b_o_iv_0),
	.b_o_iv_0_a5_1_1(b_o_iv_0_a5_1[2]),
	.b_o_iv_0_a5_1_0(b_o_iv_0_a5_1[1]),
	.b_o_iv_0_a_2(b_o_iv_0_a_2),
	.b_o_iv_0_a_1(b_o_iv_0_a_1),
	.b_o_iv_0_a_0(b_o_iv_0_a_0),
	.b_o_iv_0_a5_0(b_o_iv_0_a5[0]),
	.hilo_64(hilo_64),
	.hilo_52(hilo_52),
	.hilo_26(hilo_26),
	.hilo_30(hilo_30),
	.hilo_0(hilo_0),
	.c_1_12(c_1_9),
	.c_1_10(c_1_7),
	.c_1_6(c_1_3),
	.c_1_5(c_1_2),
	.c_1_3(c_1_0),
	.res_2_0_a2_0_0_a2_0_0_o2_i_o3_0(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.c_4_28(c_4_28),
	.c_4_0(c_4_0),
	.res_2_1(res_2_0),
	.res_2_2(res_2_1),
	.res_2_15(res_2_14),
	.res_2_11(res_2_10),
	.a_o_31(a_o[31]),
	.a_o_12(a_o[12]),
	.a_o_21(a_o[21]),
	.a_o_29(a_o[29]),
	.a_o_3(a_o_3),
	.a_o_1(a_o_1),
	.a_o_13(a_o[13]),
	.a_o_18(a_o[18]),
	.a_o_22(a_o[22]),
	.a_o_26(a_o[26]),
	.a_o_30(a_o[30]),
	.a_o_8(a_o[8]),
	.a_o_25(a_o[25]),
	.a_o_24(a_o[24]),
	.a_o_19(a_o[19]),
	.a_o_2(a_o_2),
	.a_o_6(a_o[6]),
	.a_o_14(a_o[14]),
	.a_o_16(a_o[16]),
	.a_o_11(a_o[11]),
	.a_o_20(a_o[20]),
	.a_o_15(a_o[15]),
	.a_o_27(a_o[27]),
	.a_o_23(a_o[23]),
	.a_o_17(a_o[17]),
	.a_o_10(a_o[10]),
	.a_o_9(a_o[9]),
	.a_o_5(a_o[5]),
	.a_o_7(a_o[7]),
	.a_o_28(a_o[28]),
	.a_o_0(a_o[0]),
	.a_o_4(a_o[4]),
	.c_0_21(c_0_18),
	.c_0_9(c_0_6),
	.c_0_20(c_0_17),
	.c_0_23(c_0_20),
	.c_0_15(c_0_12),
	.c_0_5(c_0_2),
	.c_0_19(c_0_16),
	.c_0_3(c_0_0),
	.c_0_4(c_0_1),
	.c_4_d0(c_4_d0),
	.c_0_d0(c_0_d0),
	.c_1_d0(c_1_d0),
	.alu_func_o_3(alu_func_o_3),
	.alu_func_o_1(alu_func_o_1),
	.alu_func_o_0(alu_func_o_0),
	.alu_func_o_2(alu_func_o_2),
	.alu_func_o_4(alu_func_o_4),
	.res_2_0_o3_0(res_2_0_o3_0),
	.c_a_24(c_a_24),
	.c_a_17(c_a_17),
	.c_a_12(c_a_12),
	.c_a_10(c_a_10),
	.c_a_21(c_a_21),
	.c_a_20(c_a_20),
	.c_a_19(c_a_19),
	.c_a_18(c_a_18),
	.c_a_15(c_a_15),
	.c_a_14(c_a_14),
	.c_a_13(c_a_13),
	.c_a_16(c_a_16),
	.c_a_0(c_a_0),
	.c_a_25(c_a_25),
	.c_a_27(c_a_27),
	.c_a_22(c_a_22),
	.c_a_26(c_a_26),
	.m27(m27),
	.m32(m32),
	.m37(m37),
	.m42(m42),
	.m47(m47),
	.m57(m57),
	.m62(m62),
	.m82(m82),
	.m92(m92),
	.m97(m97),
	.m113(m113),
	.m133(m133),
	.un1_a_add31(un1_a_add31),
	.un1_a_add28(un1_a_add28),
	.un1_a_add10(un1_a_add10),
	.un1_a_add6(un1_a_add6),
	.un1_a_add5(un1_a_add5),
	.un1_a_add4(un1_a_add4),
	.un1_a_add3(un1_a_add3),
	.m119(m119),
	.m147(m147),
	.m174(m174),
	.m212(m212),
	.m231(m231),
	.m291(m291),
	.m347(m347),
	.m360(m360),
	.m371(m371),
	.m382(m382),
	.m393(m393),
	.m426(m426),
	.m437(m437),
	.m514(m514),
	.G_116(G_116),
	.m273(m273),
	.m276(m276),
	.m315(m315),
	.m318(m318),
	.m329(m329),
	.m332(m332),
	.G_23(G_23),
	.m403(m403),
	.m456(m456),
	.m467(m467),
	.m489(m489),
	.m75(m75),
	.m447(m447),
	.m491(m491),
	.CLK(CLK),
	.b_o_1_sqmuxa(b_o_1_sqmuxa),
	.rdy(rdy),
	.rr_rst(rr_rst),
	.mul(mul),
	.start(start),
	.op2_sign_reged(op2_sign_reged),
	.finish(finish),
	.I_220_a(I_220_a),
	.hilo25_0_a2(hilo25_0_a2),
	.G_291(G_291),
	.un1_hilo25_5_0(un1_hilo25_5_0),
	.alu_out_sn_m14_0_0(alu_out_sn_m14_0_0),
	.alu_out_sn_m14_0_0_a4_0(alu_out_sn_m14_0_0_a4_0),
	.m305(m305),
	.m22(m22),
	.m248(m248),
	.m245(m245),
	.m467_a(m467_a),
	.m263(m263),
	.m17(m17),
	.un11_res_0_a2_0_a2(un11_res_0_a2_0_a2)
);
// @5:85
  fwd_mux_2 dmem_fw_mux (
	.r32_o_0_4(r32_o_4),
	.r32_o_0_31(r32_o_31),
	.r32_o_0_30(r32_o_30),
	.r32_o_0_28(r32_o_28),
	.r32_o_0_26(r32_o_26),
	.r32_o_0_25(r32_o_25),
	.r32_o_0_23(r32_o_23),
	.r32_o_0_22(r32_o_22),
	.r32_o_0_21(r32_o_21),
	.r32_o_0_20(r32_o_20),
	.r32_o_0_19(r32_o_19),
	.r32_o_0_18(r32_o_18),
	.r32_o_0_17(r32_o_17),
	.r32_o_0_16(r32_o_16),
	.r32_o_0_15(r32_o_15),
	.r32_o_0_14(r32_o_14),
	.r32_o_0_13(r32_o_13),
	.r32_o_0_12(r32_o_12),
	.r32_o_0_11(r32_o_11),
	.r32_o_0_10(r32_o_10),
	.r32_o_0_9(r32_o_9),
	.r32_o_0_8(r32_o_8),
	.r32_o_0_7(r32_o_7),
	.r32_o_0_6(r32_o_6),
	.r32_o_0_5(r32_o_5),
	.r32_o_0_3(r32_o_0_3),
	.r32_o_0_2(r32_o_0_2),
	.r32_o_0_1(r32_o_1),
	.r32_o_0_0(r32_o_0),
	.r32_o_4(r32_o_0_4),
	.r32_o_31(r32_o_0_31),
	.r32_o_30(r32_o_0_30),
	.r32_o_28(r32_o_0_28),
	.r32_o_26(r32_o_0_26),
	.r32_o_25(r32_o_0_25),
	.r32_o_23(r32_o_0_23),
	.r32_o_22(r32_o_0_22),
	.r32_o_21(r32_o_0_21),
	.r32_o_20(r32_o_0_20),
	.r32_o_19(r32_o_0_19),
	.r32_o_18(r32_o_0_18),
	.r32_o_17(r32_o_0_17),
	.r32_o_16(r32_o_0_16),
	.r32_o_15(r32_o_0_15),
	.r32_o_14(r32_o_0_14),
	.r32_o_13(r32_o_0_13),
	.r32_o_12(r32_o_0_12),
	.r32_o_11(r32_o_0_11),
	.r32_o_10(r32_o_0_10),
	.r32_o_9(r32_o_0_9),
	.r32_o_8(r32_o_0_8),
	.r32_o_7(r32_o_0_7),
	.r32_o_6(r32_o_0_6),
	.r32_o_5(r32_o_0_5),
	.r32_o_3(r32_o_1_3),
	.r32_o_2(r32_o_1_2),
	.r32_o_1(r32_o_0_1),
	.r32_o_0_d0(r32_o_0_0),
	.dout_2_a_4(dout_2_a_4),
	.dout_2_a_31(dout_2_a_31),
	.dout_2_a_30(dout_2_a_30),
	.dout_2_a_28(dout_2_a_28),
	.dout_2_a_26(dout_2_a_26),
	.dout_2_a_25(dout_2_a_25),
	.dout_2_a_23(dout_2_a_23),
	.dout_2_a_22(dout_2_a_22),
	.dout_2_a_21(dout_2_a_21),
	.dout_2_a_20(dout_2_a_20),
	.dout_2_a_19(dout_2_a_19),
	.dout_2_a_18(dout_2_a_18),
	.dout_2_a_17(dout_2_a_17),
	.dout_2_a_16(dout_2_a_16),
	.dout_2_a_15(dout_2_a_15),
	.dout_2_a_14(dout_2_a_14),
	.dout_2_a_13(dout_2_a_13),
	.dout_2_a_12(dout_2_a_12),
	.dout_2_a_11(dout_2_a_11),
	.dout_2_a_10(dout_2_a_10),
	.dout_2_a_9(dout_2_a_9),
	.dout_2_a_8(dout_2_a_8),
	.dout_2_a_7(dout_2_a_7),
	.dout_2_a_6(dout_2_a_6),
	.dout_2_a_5(dout_2_a_5),
	.dout_2_a_3(dout_2_a_3),
	.dout_2_a_2(dout_2_a_2),
	.dout_2_a_1(dout_2_a_1),
	.dout_2_a_0(dout_2_a_0),
	.mux_fw_1(mux_fw_1)
);
// @5:96
  alu_muxa i_alu_muxa (
	.r32_o_3_0(r32_o_2_Z[2]),
	.r32_o_3_2(r32_o_1_Z[4]),
	.r32_o_3_1(r32_o_2_Z[3]),
	.r32_o_3_29(r32_o_31),
	.r32_o_3_28(r32_o_30),
	.r32_o_3_27(r32_o_29),
	.r32_o_3_26(r32_o_28),
	.r32_o_3_25(r32_o_27),
	.r32_o_3_24(r32_o_26),
	.r32_o_3_23(r32_o_25),
	.r32_o_3_22(r32_o_24),
	.r32_o_3_21(r32_o_23),
	.r32_o_3_20(r32_o_22),
	.r32_o_3_19(r32_o_21),
	.r32_o_3_18(r32_o_20),
	.r32_o_3_17(r32_o_19),
	.r32_o_3_16(r32_o_18),
	.r32_o_3_15(r32_o_17),
	.r32_o_3_14(r32_o_16),
	.r32_o_3_13(r32_o_15),
	.r32_o_3_12(r32_o_14),
	.r32_o_3_11(r32_o_13),
	.r32_o_3_10(r32_o_12),
	.r32_o_3_9(r32_o_11),
	.r32_o_3_8(r32_o_10),
	.r32_o_3_7(r32_o_9),
	.r32_o_3_6(r32_o_8),
	.r32_o_3_5(r32_o_7),
	.r32_o_3_4(r32_o_6),
	.r32_o_3_3(r32_o_5),
	.r32_o_2_0(r32_o_3_2),
	.r32_o_2_2(r32_o_2_4),
	.r32_o_2_1(r32_o_3_3),
	.r32_o_2_29(r32_o_1_31),
	.r32_o_2_28(r32_o_1_30),
	.r32_o_2_27(r32_o_0_29),
	.r32_o_2_26(r32_o_1_28),
	.r32_o_2_25(r32_o_0_27),
	.r32_o_2_24(r32_o_1_26),
	.r32_o_2_23(r32_o_1_25),
	.r32_o_2_22(r32_o_0_24),
	.r32_o_2_21(r32_o_1_23),
	.r32_o_2_20(r32_o_1_22),
	.r32_o_2_19(r32_o_1_21),
	.r32_o_2_18(r32_o_1_20),
	.r32_o_2_17(r32_o_1_19),
	.r32_o_2_16(r32_o_1_18),
	.r32_o_2_15(r32_o_1_17),
	.r32_o_2_14(r32_o_1_16),
	.r32_o_2_13(r32_o_1_15),
	.r32_o_2_12(r32_o_1_14),
	.r32_o_2_11(r32_o_1_13),
	.r32_o_2_10(r32_o_1_12),
	.r32_o_2_9(r32_o_1_11),
	.r32_o_2_8(r32_o_1_10),
	.r32_o_2_7(r32_o_1_9),
	.r32_o_2_6(r32_o_1_8),
	.r32_o_2_5(r32_o_1_7),
	.r32_o_2_4(r32_o_1_6),
	.r32_o_2_3(r32_o_1_5),
	.wb_o_31(wb_o_31),
	.wb_o_30(wb_o_30),
	.wb_o_29(wb_o_29),
	.wb_o_28(wb_o_28),
	.wb_o_27(wb_o_27),
	.wb_o_26(wb_o_26),
	.wb_o_25(wb_o_25),
	.wb_o_24(wb_o_24),
	.wb_o_23(wb_o_23),
	.wb_o_22(wb_o_22),
	.wb_o_21(wb_o_21),
	.wb_o_20(wb_o_20),
	.wb_o_19(wb_o_19),
	.wb_o_18(wb_o_18),
	.wb_o_17(wb_o_17),
	.wb_o_16(wb_o_16),
	.wb_o_15(wb_o_15),
	.wb_o_14(wb_o_14),
	.wb_o_13(wb_o_13),
	.wb_o_12(wb_o_12),
	.wb_o_11(wb_o_11),
	.wb_o_10(wb_o_10),
	.wb_o_9(wb_o_9),
	.wb_o_8(wb_o_8),
	.wb_o_7(wb_o_7),
	.wb_o_6(wb_o_6),
	.wb_o_5(wb_o_5),
	.wb_o_4(wb_o_4),
	.wb_o_3(wb_o_3),
	.wb_o_2(wb_o_2),
	.wb_o_1(wb_o_1),
	.wb_o_0(wb_o_0),
	.r32_o_1_4(r32_o_4),
	.r32_o_1_3(r32_o_0_3),
	.r32_o_1_2(r32_o_0_2),
	.r32_o_1_1(r32_o_1),
	.r32_o_1_0(r32_o_0),
	.r32_o_1_31(r32_o_2_31),
	.r32_o_1_30(r32_o_2_30),
	.r32_o_1_29(r32_o_1_29),
	.r32_o_1_28(r32_o_2_28),
	.r32_o_1_27(r32_o_1_27),
	.r32_o_1_26(r32_o_2_26),
	.r32_o_1_25(r32_o_2_25),
	.r32_o_1_24(r32_o_1_24),
	.r32_o_1_23(r32_o_2_23),
	.r32_o_1_22(r32_o_2_22),
	.r32_o_1_21(r32_o_2_21),
	.r32_o_1_20(r32_o_2_20),
	.r32_o_1_19(r32_o_2_19),
	.r32_o_1_18(r32_o_2_18),
	.r32_o_1_17(r32_o_2_17),
	.r32_o_1_16(r32_o_2_16),
	.r32_o_1_15(r32_o_2_15),
	.r32_o_1_14(r32_o_2_14),
	.r32_o_1_13(r32_o_2_13),
	.r32_o_1_12(r32_o_2_12),
	.r32_o_1_11(r32_o_2_11),
	.r32_o_1_10(r32_o_2_10),
	.r32_o_1_9(r32_o_2_9),
	.r32_o_1_8(r32_o_2_8),
	.r32_o_1_7(r32_o_2_7),
	.r32_o_1_6(r32_o_2_6),
	.r32_o_1_5(r32_o_2_5),
	.r32_o_0_4(r32_o_3_4),
	.r32_o_0_3(r32_o_4_3),
	.r32_o_0_2(r32_o_4_2),
	.r32_o_0_1(r32_o_1_1),
	.r32_o_0_0(r32_o_1_0),
	.r32_o_0_31(r32_o_3_31),
	.r32_o_0_30(r32_o_3_30),
	.r32_o_0_29(r32_o_2_29),
	.r32_o_0_28(r32_o_3_28),
	.r32_o_0_27(r32_o_2_27),
	.r32_o_0_26(r32_o_3_26),
	.r32_o_0_25(r32_o_3_25),
	.r32_o_0_24(r32_o_2_24),
	.r32_o_0_23(r32_o_3_23),
	.r32_o_0_22(r32_o_3_22),
	.r32_o_0_21(r32_o_3_21),
	.r32_o_0_20(r32_o_3_20),
	.r32_o_0_19(r32_o_3_19),
	.r32_o_0_18(r32_o_3_18),
	.r32_o_0_17(r32_o_3_17),
	.r32_o_0_16(r32_o_3_16),
	.r32_o_0_15(r32_o_3_15),
	.r32_o_0_14(r32_o_3_14),
	.r32_o_0_13(r32_o_3_13),
	.r32_o_0_12(r32_o_3_12),
	.r32_o_0_11(r32_o_3_11),
	.r32_o_0_10(r32_o_3_10),
	.r32_o_0_9(r32_o_3_9),
	.r32_o_0_8(r32_o_3_8),
	.r32_o_0_7(r32_o_3_7),
	.r32_o_0_6(r32_o_3_6),
	.r32_o_0_5(r32_o_3_5),
	.a_o_0_1(a_o_0[1]),
	.a_o_0_0(a_o_0[0]),
	.r32_o_2(r32_o_5_0),
	.r32_o_31(r32_o_4_Z[31]),
	.r32_o_30(r32_o_4_Z[30]),
	.r32_o_29(r32_o_3_Z[29]),
	.r32_o_28(r32_o_4_Z[28]),
	.r32_o_27(r32_o_3_Z[27]),
	.r32_o_26(r32_o_4_Z[26]),
	.r32_o_25(r32_o_4_Z[25]),
	.r32_o_24(r32_o_3_Z[24]),
	.r32_o_23(r32_o_4_Z[23]),
	.r32_o_22(r32_o_4_Z[22]),
	.r32_o_21(r32_o_4_Z[21]),
	.r32_o_20(r32_o_4_Z[20]),
	.r32_o_19(r32_o_4_Z[19]),
	.r32_o_18(r32_o_4_Z[18]),
	.r32_o_17(r32_o_4_Z[17]),
	.r32_o_16(r32_o_4_Z[16]),
	.r32_o_15(r32_o_4_Z[15]),
	.r32_o_14(r32_o_4_Z[14]),
	.r32_o_13(r32_o_4_Z[13]),
	.r32_o_12(r32_o_4_Z[12]),
	.r32_o_11(r32_o_4_Z[11]),
	.r32_o_10(r32_o_4_Z[10]),
	.r32_o_9(r32_o_4_Z[9]),
	.r32_o_8(r32_o_4_Z[8]),
	.r32_o_7(r32_o_4_Z[7]),
	.r32_o_6(r32_o_4_Z[6]),
	.r32_o_5(r32_o_4_Z[5]),
	.r32_o_4(r32_o_4_4),
	.r32_o_3(r32_o_5_1),
	.r32_o_1(r32_o_2_1),
	.r32_o_0(r32_o_2_0),
	.a_o_2(a_o_2),
	.a_o_31(a_o[31]),
	.a_o_30(a_o[30]),
	.a_o_29(a_o[29]),
	.a_o_28(a_o[28]),
	.a_o_27(a_o[27]),
	.a_o_26(a_o[26]),
	.a_o_25(a_o[25]),
	.a_o_24(a_o[24]),
	.a_o_23(a_o[23]),
	.a_o_22(a_o[22]),
	.a_o_21(a_o[21]),
	.a_o_20(a_o[20]),
	.a_o_19(a_o[19]),
	.a_o_18(a_o[18]),
	.a_o_17(a_o[17]),
	.a_o_16(a_o[16]),
	.a_o_15(a_o[15]),
	.a_o_14(a_o[14]),
	.a_o_13(a_o[13]),
	.a_o_12(a_o[12]),
	.a_o_11(a_o[11]),
	.a_o_10(a_o[10]),
	.a_o_9(a_o[9]),
	.a_o_8(a_o[8]),
	.a_o_7(a_o[7]),
	.a_o_6(a_o[6]),
	.a_o_5(a_o[5]),
	.a_o_4(a_o[4]),
	.a_o_3(a_o_3),
	.a_o_1(a_o_1),
	.a_o_0(a_o[0]),
	.muxa_ctl_o_0(muxa_ctl_o_0),
	.muxa_ctl_o_1(muxa_ctl_o_1),
	.wb_we_o_0(wb_we_o_0),
	.mux_fw_1(mux_fw_1_0),
	.un30_mux_fw(un30_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE)
);
// @5:111
  alu_muxb i_alu_muxb (
	.b_o_iv_0_a5_0(b_o_iv_0_a5[0]),
	.r32_o_0(r32_o_0_0),
	.r32_o_2(r32_o_3_2),
	.r32_o_1(r32_o_3_1),
	.b_o_iv_0_a5_1_1(b_o_iv_0_a5_1[2]),
	.b_o_iv_0_a5_1_0(b_o_iv_0_a5_1[1]),
	.muxb_ctl_o_1(muxb_ctl_o_1),
	.muxb_ctl_o_0(muxb_ctl_o_0),
	.un31_mux_fw(un31_mux_fw),
	.b_o_1_sqmuxa(b_o_1_sqmuxa),
	.mux_fw_1(mux_fw_1),
	.b_o_0_sqmuxa(b_o_0_sqmuxa),
	.un32_mux_fw(un32_mux_fw),
	.b_o18(b_o18),
	.un1_b_o18_2(un1_b_o18_2)
);
// @5:124
  r32_reg pc_nxt (
	.BUS2446_cout_0(BUS2446_cout[2]),
	.r32_o_0_2(r32_o_2_Z[2]),
	.r32_o_0_3(r32_o_3),
	.r32_o_0_4(r32_o_1_Z[4]),
	.r32_o_0_5(r32_o_5_3),
	.r32_o_0_6(r32_o_4_Z[6]),
	.r32_o_0_7(r32_o_5_5),
	.r32_o_0_8(r32_o_4_Z[8]),
	.r32_o_0_9(r32_o_5_7),
	.r32_o_0_10(r32_o_4_Z[10]),
	.r32_o_0_11(r32_o_5_9),
	.r32_o_0_12(r32_o_4_Z[12]),
	.r32_o_0_13(r32_o_5_11),
	.r32_o_0_14(r32_o_4_Z[14]),
	.r32_o_0_15(r32_o_5_13),
	.r32_o_0_16(r32_o_4_Z[16]),
	.r32_o_0_17(r32_o_5_15),
	.r32_o_0_18(r32_o_4_Z[18]),
	.r32_o_0_19(r32_o_5_17),
	.r32_o_0_20(r32_o_4_Z[20]),
	.r32_o_0_21(r32_o_5_19),
	.r32_o_0_22(r32_o_4_Z[22]),
	.r32_o_0_23(r32_o_5_21),
	.r32_o_0_24(r32_o_3_Z[24]),
	.r32_o_0_25(r32_o_5_23),
	.r32_o_0_26(r32_o_4_Z[26]),
	.r32_o_0_27(r32_o_4_27),
	.r32_o_0_28(r32_o_4_Z[28]),
	.r32_o_0_29(r32_o_4_29),
	.r32_o_0_30(r32_o_4_Z[30]),
	.r32_o_0_31(r32_o_5_29),
	.r32_o_0_1(r32_o_4_1),
	.r32_o_0_0(r32_o_3_0),
	.muxa_ctl_o_0(muxa_ctl_o_1),
	.r32_o_2(r32_o_2),
	.r32_o_3(r32_o_2_Z[3]),
	.r32_o_4(r32_o_5_2),
	.r32_o_5(r32_o_4_Z[5]),
	.r32_o_6(r32_o_5_4),
	.r32_o_7(r32_o_4_Z[7]),
	.r32_o_8(r32_o_5_6),
	.r32_o_9(r32_o_4_Z[9]),
	.r32_o_10(r32_o_5_8),
	.r32_o_11(r32_o_4_Z[11]),
	.r32_o_12(r32_o_5_10),
	.r32_o_13(r32_o_4_Z[13]),
	.r32_o_14(r32_o_5_12),
	.r32_o_15(r32_o_4_Z[15]),
	.r32_o_16(r32_o_5_14),
	.r32_o_17(r32_o_4_Z[17]),
	.r32_o_18(r32_o_5_16),
	.r32_o_19(r32_o_4_Z[19]),
	.r32_o_20(r32_o_5_18),
	.r32_o_21(r32_o_4_Z[21]),
	.r32_o_22(r32_o_5_20),
	.r32_o_23(r32_o_4_Z[23]),
	.r32_o_24(r32_o_4_24),
	.r32_o_25(r32_o_4_Z[25]),
	.r32_o_26(r32_o_5_24),
	.r32_o_27(r32_o_3_Z[27]),
	.r32_o_28(r32_o_5_26),
	.r32_o_29(r32_o_3_Z[29]),
	.r32_o_30(r32_o_5_28),
	.r32_o_31(r32_o_4_Z[31]),
	.r32_o_1(r32_o_3_1),
	.r32_o_0(r32_o_4_0),
	.a_o_0_1(a_o_0[1]),
	.a_o_0_0(a_o_0[0]),
	.CLK(CLK)
);
// @5:133
  r32_reg_cls spc (
	.r32_o_0_0(r32_o_3_0),
	.r32_o_0_1(r32_o_4_1),
	.r32_o_0_2(r32_o_2),
	.r32_o_0_3(r32_o_3),
	.r32_o_0_4(r32_o_5_2),
	.r32_o_0_5(r32_o_5_3),
	.r32_o_0_6(r32_o_5_4),
	.r32_o_0_7(r32_o_5_5),
	.r32_o_0_8(r32_o_5_6),
	.r32_o_0_9(r32_o_5_7),
	.r32_o_0_10(r32_o_5_8),
	.r32_o_0_11(r32_o_5_9),
	.r32_o_0_12(r32_o_5_10),
	.r32_o_0_13(r32_o_5_11),
	.r32_o_0_14(r32_o_5_12),
	.r32_o_0_15(r32_o_5_13),
	.r32_o_0_16(r32_o_5_14),
	.r32_o_0_17(r32_o_5_15),
	.r32_o_0_18(r32_o_5_16),
	.r32_o_0_19(r32_o_5_17),
	.r32_o_0_20(r32_o_5_18),
	.r32_o_0_21(r32_o_5_19),
	.r32_o_0_22(r32_o_5_20),
	.r32_o_0_23(r32_o_5_21),
	.r32_o_0_24(r32_o_4_24),
	.r32_o_0_25(r32_o_5_23),
	.r32_o_0_26(r32_o_5_24),
	.r32_o_0_27(r32_o_4_27),
	.r32_o_0_28(r32_o_5_26),
	.r32_o_0_29(r32_o_4_29),
	.r32_o_0_30(r32_o_5_28),
	.r32_o_0_31(r32_o_5_29),
	.r32_o_0(r32_o_2_0),
	.r32_o_1(r32_o_2_1),
	.r32_o_2(r32_o_5_0),
	.r32_o_3(r32_o_5_1),
	.r32_o_4(r32_o_4_4),
	.r32_o_5(r32_o_2_5),
	.r32_o_6(r32_o_2_6),
	.r32_o_7(r32_o_2_7),
	.r32_o_8(r32_o_2_8),
	.r32_o_9(r32_o_2_9),
	.r32_o_10(r32_o_2_10),
	.r32_o_11(r32_o_2_11),
	.r32_o_12(r32_o_2_12),
	.r32_o_13(r32_o_2_13),
	.r32_o_14(r32_o_2_14),
	.r32_o_15(r32_o_2_15),
	.r32_o_16(r32_o_2_16),
	.r32_o_17(r32_o_2_17),
	.r32_o_18(r32_o_2_18),
	.r32_o_19(r32_o_2_19),
	.r32_o_20(r32_o_2_20),
	.r32_o_21(r32_o_2_21),
	.r32_o_22(r32_o_2_22),
	.r32_o_23(r32_o_2_23),
	.r32_o_24(r32_o_1_24),
	.r32_o_25(r32_o_2_25),
	.r32_o_26(r32_o_2_26),
	.r32_o_27(r32_o_1_27),
	.r32_o_28(r32_o_2_28),
	.r32_o_29(r32_o_1_29),
	.r32_o_30(r32_o_2_30),
	.r32_o_31(r32_o_2_31),
	.NET21531_i(NET21531_i),
	.CLK(CLK)
);
endmodule /* exec_stage */

// VQM4.1+ 
module r32_reg_1 (
  alu_out_0_a2_0,
  alu_out_0_a2_3,
  c_1_0,
  c_1_2,
  c_1_3,
  c_1_7,
  c_1_9,
  res_2_0,
  res_2_1,
  res_2_10,
  res_2_14,
  res_2_0_a2_0_0_a2_0_0_o2_i_o3_0,
  res_2_0_o3_0,
  c_0_0,
  c_0_1,
  c_0_2,
  c_0_6,
  c_0_12,
  c_0_16,
  c_0_17,
  c_0_18,
  c_0_20,
  c_4_0,
  c_4_28,
  hilo_26,
  hilo_0,
  hilo_4,
  c_a_0,
  c_a_10,
  c_a_12,
  c_a_13,
  c_a_14,
  c_a_15,
  c_a_16,
  c_a_17,
  c_a_18,
  c_a_19,
  c_a_20,
  c_a_21,
  c_a_22,
  c_a_24,
  c_a_25,
  c_a_26,
  c_a_27,
  alu_func_o_0,
  alu_func_o_2,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  c_0_d0,
  c_1_d0,
  c_2,
  c_3,
  c_4_d0,
  c_5,
  c_8,
  c_9,
  c_11,
  c_30,
  m75,
  m119,
  m147,
  m113,
  m174,
  un1_a_add3,
  un1_a_add4,
  m212,
  un1_a_add5,
  m231,
  un1_a_add6,
  m245,
  m248,
  m263,
  m17,
  m273,
  m276,
  m291,
  un1_a_add10,
  m305,
  m22,
  m315,
  m318,
  m329,
  m332,
  m347,
  m27,
  m360,
  m32,
  m371,
  m37,
  m382,
  m42,
  m393,
  m47,
  m403,
  m57,
  m426,
  m133,
  m437,
  m62,
  m447,
  m456,
  m467,
  m82,
  m489,
  m491,
  un1_a_add28,
  alu_out_sn_m14_0_0_a4_0,
  m514,
  m92,
  m97,
  un11_res_0_a2_0_a2,
  un1_a_add31,
  alu_out_sn_m14_0_0,
  CLK
);
input alu_out_0_a2_0 ;
input alu_out_0_a2_3 ;
input c_1_0 ;
input c_1_2 ;
input c_1_3 ;
input c_1_7 ;
input c_1_9 ;
input res_2_0 ;
input res_2_1 ;
input res_2_10 ;
input res_2_14 ;
input res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
input res_2_0_o3_0 ;
input c_0_0 ;
input c_0_1 ;
input c_0_2 ;
input c_0_6 ;
input c_0_12 ;
input c_0_16 ;
input c_0_17 ;
input c_0_18 ;
input c_0_20 ;
input c_4_0 ;
input c_4_28 ;
input hilo_26 ;
input hilo_0 ;
input hilo_4 ;
input c_a_0 ;
input c_a_10 ;
input c_a_12 ;
input c_a_13 ;
input c_a_14 ;
input c_a_15 ;
input c_a_16 ;
input c_a_17 ;
input c_a_18 ;
input c_a_19 ;
input c_a_20 ;
input c_a_21 ;
input c_a_22 ;
input c_a_24 ;
input c_a_25 ;
input c_a_26 ;
input c_a_27 ;
input alu_func_o_0 ;
input alu_func_o_2 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
output c_0_d0 ;
output c_1_d0 ;
output c_2 ;
output c_3 ;
output c_4_d0 ;
output c_5 ;
output c_8 ;
output c_9 ;
output c_11 ;
output c_30 ;
input m75 ;
input m119 ;
input m147 ;
input m113 ;
input m174 ;
input un1_a_add3 ;
input un1_a_add4 ;
input m212 ;
input un1_a_add5 ;
input m231 ;
input un1_a_add6 ;
input m245 ;
input m248 ;
input m263 ;
input m17 ;
input m273 ;
input m276 ;
input m291 ;
input un1_a_add10 ;
input m305 ;
input m22 ;
input m315 ;
input m318 ;
input m329 ;
input m332 ;
input m347 ;
input m27 ;
input m360 ;
input m32 ;
input m371 ;
input m37 ;
input m382 ;
input m42 ;
input m393 ;
input m47 ;
input m403 ;
input m57 ;
input m426 ;
input m133 ;
input m437 ;
input m62 ;
input m447 ;
input m456 ;
input m467 ;
input m82 ;
input m489 ;
input m491 ;
input un1_a_add28 ;
input alu_out_sn_m14_0_0_a4_0 ;
input m514 ;
input m92 ;
input m97 ;
input un11_res_0_a2_0_a2 ;
input un1_a_add31 ;
input alu_out_sn_m14_0_0 ;
input CLK ;
wire alu_out_0_a2_0 ;
wire alu_out_0_a2_3 ;
wire c_1_0 ;
wire c_1_2 ;
wire c_1_3 ;
wire c_1_7 ;
wire c_1_9 ;
wire res_2_0 ;
wire res_2_1 ;
wire res_2_10 ;
wire res_2_14 ;
wire res_2_0_a2_0_0_a2_0_0_o2_i_o3_0 ;
wire res_2_0_o3_0 ;
wire c_0_0 ;
wire c_0_1 ;
wire c_0_2 ;
wire c_0_6 ;
wire c_0_12 ;
wire c_0_16 ;
wire c_0_17 ;
wire c_0_18 ;
wire c_0_20 ;
wire c_4_0 ;
wire c_4_28 ;
wire hilo_26 ;
wire hilo_0 ;
wire hilo_4 ;
wire c_a_0 ;
wire c_a_10 ;
wire c_a_12 ;
wire c_a_13 ;
wire c_a_14 ;
wire c_a_15 ;
wire c_a_16 ;
wire c_a_17 ;
wire c_a_18 ;
wire c_a_19 ;
wire c_a_20 ;
wire c_a_21 ;
wire c_a_22 ;
wire c_a_24 ;
wire c_a_25 ;
wire c_a_26 ;
wire c_a_27 ;
wire alu_func_o_0 ;
wire alu_func_o_2 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire c_0_d0 ;
wire c_1_d0 ;
wire c_2 ;
wire c_3 ;
wire c_4_d0 ;
wire c_5 ;
wire c_8 ;
wire c_9 ;
wire c_11 ;
wire c_30 ;
wire m75 ;
wire m119 ;
wire m147 ;
wire m113 ;
wire m174 ;
wire un1_a_add3 ;
wire un1_a_add4 ;
wire m212 ;
wire un1_a_add5 ;
wire m231 ;
wire un1_a_add6 ;
wire m245 ;
wire m248 ;
wire m263 ;
wire m17 ;
wire m273 ;
wire m276 ;
wire m291 ;
wire un1_a_add10 ;
wire m305 ;
wire m22 ;
wire m315 ;
wire m318 ;
wire m329 ;
wire m332 ;
wire m347 ;
wire m27 ;
wire m360 ;
wire m32 ;
wire m371 ;
wire m37 ;
wire m382 ;
wire m42 ;
wire m393 ;
wire m47 ;
wire m403 ;
wire m57 ;
wire m426 ;
wire m133 ;
wire m437 ;
wire m62 ;
wire m447 ;
wire m456 ;
wire m467 ;
wire m82 ;
wire m489 ;
wire m491 ;
wire un1_a_add28 ;
wire alu_out_sn_m14_0_0_a4_0 ;
wire m514 ;
wire m92 ;
wire m97 ;
wire un11_res_0_a2_0_a2 ;
wire un1_a_add31 ;
wire alu_out_sn_m14_0_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.combout(c_30),
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(alu_func_o_2),
	.datab(alu_out_sn_m14_0_0),
	.datac(un1_a_add31),
	.datad(c_a_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_and_comb";
defparam r32_o_31__Z.lut_mask="40ff";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(hilo_4),
	.datab(un11_res_0_a2_0_a2),
	.datac(m97),
	.datad(c_a_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="8fff";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_a_25),
	.datac(m92),
	.datad(m514),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="ff3f";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(c_4_28),
	.datac(un1_a_add28),
	.datad(c_a_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="ffec";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(m491),
	.datac(m489),
	.datad(c_0_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="ffd8";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(hilo_0),
	.datab(un11_res_0_a2_0_a2),
	.datac(m82),
	.datad(c_a_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="8fff";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(c_a_21),
	.datac(m467),
	.datad(c_0_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="ffd8";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(c_0_17),
	.datac(c_a_20),
	.datad(m456),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="fdec";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(c_0_16),
	.datac(m447),
	.datad(c_a_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="fdec";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_a_18),
	.datac(m62),
	.datad(m437),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="ff3f";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_a_17),
	.datac(m133),
	.datad(m426),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="ff3f";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(hilo_26),
	.datab(res_2_0_o3_0),
	.datac(m57),
	.datad(c_a_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="2fff";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(c_0_12),
	.datac(m403),
	.datad(c_a_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="fdec";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(res_2_0_a2_0_0_a2_0_0_o2_i_o3_0),
	.datab(c_a_14),
	.datac(m47),
	.datad(m393),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="ff4f";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_a_13),
	.datac(m42),
	.datad(m382),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ff3f";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_a_12),
	.datac(m37),
	.datad(m371),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ff3f";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(VCC),
	.datab(res_2_14),
	.datac(m32),
	.datad(m360),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="ffcf";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_a_10),
	.datac(m27),
	.datad(m347),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="ff3f";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(m332),
	.datac(c_0_6),
	.datad(m329),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="fdf8";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.combout(c_11),
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(m318),
	.datac(c_1_9),
	.datad(m315),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_and_comb";
defparam r32_o_12__Z.lut_mask="fdf8";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(VCC),
	.datab(res_2_10),
	.datac(m22),
	.datad(m305),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="ffcf";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.combout(c_9),
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(c_1_7),
	.datac(un1_a_add10),
	.datad(m291),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_and_comb";
defparam r32_o_10__Z.lut_mask="ffec";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.combout(c_8),
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(m276),
	.datac(m273),
	.datad(c_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_and_comb";
defparam r32_o_9__Z.lut_mask="ffd8";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(VCC),
	.datab(c_0_1),
	.datac(m17),
	.datad(m263),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="ffcf";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(alu_func_o_0),
	.datab(c_0_0),
	.datac(m248),
	.datad(m245),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="fdec";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.combout(c_5),
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(c_1_3),
	.datac(un1_a_add6),
	.datad(m231),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_and_comb";
defparam r32_o_6__Z.lut_mask="ffec";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.combout(c_4_d0),
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(c_1_2),
	.datac(un1_a_add5),
	.datad(m212),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_and_comb";
defparam r32_o_5__Z.lut_mask="ffec";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.combout(c_3),
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(alu_out_0_a2_3),
	.datac(un1_a_add4),
	.datad(c_a_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_and_comb";
defparam r32_o_4__Z.lut_mask="ecff";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.combout(c_2),
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(alu_out_sn_m14_0_0_a4_0),
	.datab(c_1_0),
	.datac(un1_a_add3),
	.datad(m174),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_and_comb";
defparam r32_o_3__Z.lut_mask="ffec";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.combout(c_1_d0),
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(res_2_1),
	.datab(m113),
	.datac(m147),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_and_comb";
defparam r32_o_2__Z.lut_mask="fbfb";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.combout(c_0_d0),
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(res_2_0),
	.datab(alu_out_0_a2_0),
	.datac(m119),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_and_comb";
defparam r32_o_1__Z.lut_mask="fefe";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(c_4_0),
	.datad(m75),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="fff0";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_1 */

// VQM4.1+ 
module r32_reg_2 (
  r32_o_0_0,
  r32_o_0_1,
  r32_o_0_2,
  r32_o_0_3,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_18,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_22,
  r32_o_0_23,
  r32_o_0_24,
  r32_o_0_25,
  r32_o_0_26,
  r32_o_0_27,
  r32_o_0_28,
  r32_o_0_29,
  r32_o_0_30,
  r32_o_0_31,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  CLK
);
input r32_o_0_0 ;
input r32_o_0_1 ;
input r32_o_0_2 ;
input r32_o_0_3 ;
input r32_o_0_4 ;
input r32_o_0_5 ;
input r32_o_0_6 ;
input r32_o_0_7 ;
input r32_o_0_8 ;
input r32_o_0_9 ;
input r32_o_0_10 ;
input r32_o_0_11 ;
input r32_o_0_12 ;
input r32_o_0_13 ;
input r32_o_0_14 ;
input r32_o_0_15 ;
input r32_o_0_16 ;
input r32_o_0_17 ;
input r32_o_0_18 ;
input r32_o_0_19 ;
input r32_o_0_20 ;
input r32_o_0_21 ;
input r32_o_0_22 ;
input r32_o_0_23 ;
input r32_o_0_24 ;
input r32_o_0_25 ;
input r32_o_0_26 ;
input r32_o_0_27 ;
input r32_o_0_28 ;
input r32_o_0_29 ;
input r32_o_0_30 ;
input r32_o_0_31 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
input CLK ;
wire r32_o_0_0 ;
wire r32_o_0_1 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_18 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_22 ;
wire r32_o_0_23 ;
wire r32_o_0_24 ;
wire r32_o_0_25 ;
wire r32_o_0_26 ;
wire r32_o_0_27 ;
wire r32_o_0_28 ;
wire r32_o_0_29 ;
wire r32_o_0_30 ;
wire r32_o_0_31 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="ff00";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="ff00";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="ff00";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="ff00";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="ff00";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="ff00";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="ff00";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="ff00";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="ff00";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="ff00";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="ff00";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="ff00";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="ff00";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="ff00";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ff00";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ff00";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="ff00";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="ff00";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="ff00";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="ff00";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="ff00";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="ff00";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="ff00";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="ff00";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="ff00";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="ff00";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="ff00";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="ff00";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="ff00";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="ff00";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="ff00";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="ff00";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_2 */

// VQM4.1+ 
module r32_reg_3 (
  dout_2_i_a_0,
  dout_2_i_a_3,
  dout_2_i_a_5,
  r32_o_0_0,
  r32_o_0_3,
  r32_o_0_5,
  dout_2_i_0,
  dout_2_i_3,
  dout_2_i_5,
  dout_2_a_0,
  dout_2_a_1,
  dout_2_a_2,
  dout_2_a_3,
  dout_2_a_4,
  dout_2_a_5,
  dout_2_a_6,
  dout_2_a_7,
  dout_2_a_8,
  dout_2_a_9,
  dout_2_a_10,
  dout_2_a_11,
  dout_2_a_12,
  dout_2_a_13,
  dout_2_a_14,
  dout_2_a_15,
  dout_2_a_16,
  dout_2_a_17,
  dout_2_a_18,
  dout_2_a_19,
  dout_2_a_20,
  dout_2_a_21,
  dout_2_a_22,
  dout_2_a_23,
  dout_2_a_25,
  dout_2_a_26,
  dout_2_a_28,
  dout_2_a_30,
  dout_2_a_31,
  wb_o_0,
  wb_o_1,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_7,
  wb_o_8,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_12,
  wb_o_13,
  wb_o_14,
  wb_o_15,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_22,
  wb_o_23,
  wb_o_25,
  wb_o_26,
  wb_o_28,
  wb_o_30,
  wb_o_31,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  dout_2_0,
  dout_2_1,
  dout_2_2,
  dout_2_3,
  dout_2_4,
  dout_2_5,
  dout_2_6,
  dout_2_7,
  dout_2_8,
  dout_2_9,
  dout_2_10,
  dout_2_11,
  dout_2_12,
  dout_2_13,
  dout_2_14,
  dout_2_15,
  dout_2_16,
  dout_2_17,
  dout_2_18,
  dout_2_19,
  dout_2_20,
  dout_2_21,
  dout_2_22,
  dout_2_23,
  dout_2_25,
  dout_2_26,
  dout_2_28,
  dout_2_30,
  dout_2_31,
  un32_mux_fw,
  un31_mux_fw,
  CLK
);
input dout_2_i_a_0 ;
input dout_2_i_a_3 ;
input dout_2_i_a_5 ;
input r32_o_0_0 ;
input r32_o_0_3 ;
input r32_o_0_5 ;
output dout_2_i_0 ;
output dout_2_i_3 ;
output dout_2_i_5 ;
input dout_2_a_0 ;
input dout_2_a_1 ;
input dout_2_a_2 ;
input dout_2_a_3 ;
input dout_2_a_4 ;
input dout_2_a_5 ;
input dout_2_a_6 ;
input dout_2_a_7 ;
input dout_2_a_8 ;
input dout_2_a_9 ;
input dout_2_a_10 ;
input dout_2_a_11 ;
input dout_2_a_12 ;
input dout_2_a_13 ;
input dout_2_a_14 ;
input dout_2_a_15 ;
input dout_2_a_16 ;
input dout_2_a_17 ;
input dout_2_a_18 ;
input dout_2_a_19 ;
input dout_2_a_20 ;
input dout_2_a_21 ;
input dout_2_a_22 ;
input dout_2_a_23 ;
input dout_2_a_25 ;
input dout_2_a_26 ;
input dout_2_a_28 ;
input dout_2_a_30 ;
input dout_2_a_31 ;
input wb_o_0 ;
input wb_o_1 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_4 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_7 ;
input wb_o_8 ;
input wb_o_9 ;
input wb_o_10 ;
input wb_o_11 ;
input wb_o_12 ;
input wb_o_13 ;
input wb_o_14 ;
input wb_o_15 ;
input wb_o_16 ;
input wb_o_17 ;
input wb_o_18 ;
input wb_o_19 ;
input wb_o_20 ;
input wb_o_21 ;
input wb_o_22 ;
input wb_o_23 ;
input wb_o_25 ;
input wb_o_26 ;
input wb_o_28 ;
input wb_o_30 ;
input wb_o_31 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
output dout_2_0 ;
output dout_2_1 ;
output dout_2_2 ;
output dout_2_3 ;
output dout_2_4 ;
output dout_2_5 ;
output dout_2_6 ;
output dout_2_7 ;
output dout_2_8 ;
output dout_2_9 ;
output dout_2_10 ;
output dout_2_11 ;
output dout_2_12 ;
output dout_2_13 ;
output dout_2_14 ;
output dout_2_15 ;
output dout_2_16 ;
output dout_2_17 ;
output dout_2_18 ;
output dout_2_19 ;
output dout_2_20 ;
output dout_2_21 ;
output dout_2_22 ;
output dout_2_23 ;
output dout_2_25 ;
output dout_2_26 ;
output dout_2_28 ;
output dout_2_30 ;
output dout_2_31 ;
input un32_mux_fw ;
input un31_mux_fw ;
input CLK ;
wire dout_2_i_a_0 ;
wire dout_2_i_a_3 ;
wire dout_2_i_a_5 ;
wire r32_o_0_0 ;
wire r32_o_0_3 ;
wire r32_o_0_5 ;
wire dout_2_i_0 ;
wire dout_2_i_3 ;
wire dout_2_i_5 ;
wire dout_2_a_0 ;
wire dout_2_a_1 ;
wire dout_2_a_2 ;
wire dout_2_a_3 ;
wire dout_2_a_4 ;
wire dout_2_a_5 ;
wire dout_2_a_6 ;
wire dout_2_a_7 ;
wire dout_2_a_8 ;
wire dout_2_a_9 ;
wire dout_2_a_10 ;
wire dout_2_a_11 ;
wire dout_2_a_12 ;
wire dout_2_a_13 ;
wire dout_2_a_14 ;
wire dout_2_a_15 ;
wire dout_2_a_16 ;
wire dout_2_a_17 ;
wire dout_2_a_18 ;
wire dout_2_a_19 ;
wire dout_2_a_20 ;
wire dout_2_a_21 ;
wire dout_2_a_22 ;
wire dout_2_a_23 ;
wire dout_2_a_25 ;
wire dout_2_a_26 ;
wire dout_2_a_28 ;
wire dout_2_a_30 ;
wire dout_2_a_31 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_7 ;
wire wb_o_8 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_25 ;
wire wb_o_26 ;
wire wb_o_28 ;
wire wb_o_30 ;
wire wb_o_31 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire dout_2_0 ;
wire dout_2_1 ;
wire dout_2_2 ;
wire dout_2_3 ;
wire dout_2_4 ;
wire dout_2_5 ;
wire dout_2_6 ;
wire dout_2_7 ;
wire dout_2_8 ;
wire dout_2_9 ;
wire dout_2_10 ;
wire dout_2_11 ;
wire dout_2_12 ;
wire dout_2_13 ;
wire dout_2_14 ;
wire dout_2_15 ;
wire dout_2_16 ;
wire dout_2_17 ;
wire dout_2_18 ;
wire dout_2_19 ;
wire dout_2_20 ;
wire dout_2_21 ;
wire dout_2_22 ;
wire dout_2_23 ;
wire dout_2_25 ;
wire dout_2_26 ;
wire dout_2_28 ;
wire dout_2_30 ;
wire dout_2_31 ;
wire un32_mux_fw ;
wire un31_mux_fw ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.combout(dout_2_31),
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(wb_o_31),
	.datab(dout_2_a_31),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_and_comb";
defparam r32_o_31__Z.lut_mask="a3a3";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.combout(dout_2_30),
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(wb_o_30),
	.datab(dout_2_a_30),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_and_comb";
defparam r32_o_30__Z.lut_mask="a3a3";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.combout(dout_2_i_5),
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(r32_o_0_5),
	.datab(un32_mux_fw),
	.datac(dout_2_i_a_5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_and_comb";
defparam r32_o_29__Z.lut_mask="0b0b";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.combout(dout_2_28),
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(wb_o_28),
	.datab(dout_2_a_28),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_and_comb";
defparam r32_o_28__Z.lut_mask="a3a3";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.combout(dout_2_i_3),
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(r32_o_0_3),
	.datab(un32_mux_fw),
	.datac(dout_2_i_a_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_and_comb";
defparam r32_o_27__Z.lut_mask="0b0b";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.combout(dout_2_26),
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(wb_o_26),
	.datab(dout_2_a_26),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_and_comb";
defparam r32_o_26__Z.lut_mask="a3a3";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.combout(dout_2_25),
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(wb_o_25),
	.datab(dout_2_a_25),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_and_comb";
defparam r32_o_25__Z.lut_mask="a3a3";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.combout(dout_2_i_0),
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(r32_o_0_0),
	.datab(un32_mux_fw),
	.datac(dout_2_i_a_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_and_comb";
defparam r32_o_24__Z.lut_mask="0b0b";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.combout(dout_2_23),
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(wb_o_23),
	.datab(dout_2_a_23),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_and_comb";
defparam r32_o_23__Z.lut_mask="a3a3";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.combout(dout_2_22),
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(wb_o_22),
	.datab(dout_2_a_22),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_and_comb";
defparam r32_o_22__Z.lut_mask="a3a3";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.combout(dout_2_21),
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(wb_o_21),
	.datab(dout_2_a_21),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_and_comb";
defparam r32_o_21__Z.lut_mask="a3a3";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.combout(dout_2_20),
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(wb_o_20),
	.datab(dout_2_a_20),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_and_comb";
defparam r32_o_20__Z.lut_mask="a3a3";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.combout(dout_2_19),
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(wb_o_19),
	.datab(dout_2_a_19),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_and_comb";
defparam r32_o_19__Z.lut_mask="a3a3";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.combout(dout_2_18),
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(wb_o_18),
	.datab(dout_2_a_18),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_and_comb";
defparam r32_o_18__Z.lut_mask="a3a3";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.combout(dout_2_17),
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(wb_o_17),
	.datab(dout_2_a_17),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_and_comb";
defparam r32_o_17__Z.lut_mask="a3a3";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.combout(dout_2_16),
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(wb_o_16),
	.datab(dout_2_a_16),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_and_comb";
defparam r32_o_16__Z.lut_mask="a3a3";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.combout(dout_2_15),
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(wb_o_15),
	.datab(dout_2_a_15),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_and_comb";
defparam r32_o_15__Z.lut_mask="a3a3";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.combout(dout_2_14),
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(wb_o_14),
	.datab(dout_2_a_14),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_and_comb";
defparam r32_o_14__Z.lut_mask="a3a3";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.combout(dout_2_13),
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(wb_o_13),
	.datab(dout_2_a_13),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_and_comb";
defparam r32_o_13__Z.lut_mask="a3a3";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.combout(dout_2_12),
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(wb_o_12),
	.datab(dout_2_a_12),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_and_comb";
defparam r32_o_12__Z.lut_mask="a3a3";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.combout(dout_2_11),
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(wb_o_11),
	.datab(dout_2_a_11),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_and_comb";
defparam r32_o_11__Z.lut_mask="a3a3";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.combout(dout_2_10),
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(wb_o_10),
	.datab(dout_2_a_10),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_and_comb";
defparam r32_o_10__Z.lut_mask="a3a3";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.combout(dout_2_9),
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(wb_o_9),
	.datab(dout_2_a_9),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_and_comb";
defparam r32_o_9__Z.lut_mask="a3a3";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.combout(dout_2_8),
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(wb_o_8),
	.datab(dout_2_a_8),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_and_comb";
defparam r32_o_8__Z.lut_mask="a3a3";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.combout(dout_2_7),
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(wb_o_7),
	.datab(dout_2_a_7),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_and_comb";
defparam r32_o_7__Z.lut_mask="a3a3";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.combout(dout_2_6),
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(wb_o_6),
	.datab(dout_2_a_6),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_and_comb";
defparam r32_o_6__Z.lut_mask="a3a3";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.combout(dout_2_5),
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(wb_o_5),
	.datab(dout_2_a_5),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_and_comb";
defparam r32_o_5__Z.lut_mask="a3a3";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.combout(dout_2_4),
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(wb_o_4),
	.datab(dout_2_a_4),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_and_comb";
defparam r32_o_4__Z.lut_mask="a3a3";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.combout(dout_2_3),
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(wb_o_3),
	.datab(dout_2_a_3),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_and_comb";
defparam r32_o_3__Z.lut_mask="a3a3";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.combout(dout_2_2),
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(wb_o_2),
	.datab(dout_2_a_2),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_and_comb";
defparam r32_o_2__Z.lut_mask="a3a3";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.combout(dout_2_1),
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(wb_o_1),
	.datab(dout_2_a_1),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_and_comb";
defparam r32_o_1__Z.lut_mask="a3a3";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.combout(dout_2_0),
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(wb_o_0),
	.datab(dout_2_a_0),
	.datac(un31_mux_fw),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_and_comb";
defparam r32_o_0__Z.lut_mask="a3a3";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_3 */

// VQM4.1+ 
module r32_reg_4 (
  dout_0_a6_0,
  dout_0_a6_2,
  dout_0_0_a6_1_0,
  dout_0_0_o6_0_0,
  dout_0_a_0,
  dout_0_a_2,
  dout_0_a_8,
  dout_0_a_10,
  dout_0_0_a2_0_0,
  dout_0_0_a2_0_8,
  dout_0_0_o6_0,
  dout_0_0_1_0,
  dout_0_0_1_8,
  dout_0_0_a6_0_0_0,
  dout_0_0_a2_0,
  dout_0_0_a6_0_d0,
  dout_0_0_a6_2,
  dout_0_0_a6_4,
  dout_0_0_a6_5,
  dout_0_0_a6_6,
  dout_0_0_a6_16,
  data2core_0,
  data2core_1,
  data2core_2,
  data2core_3,
  data2core_4,
  data2core_5,
  data2core_6,
  data2core_8,
  data2core_9,
  data2core_10,
  data2core_11,
  data2core_12,
  data2core_13,
  data2core_14,
  dout_0_0_a_0,
  dout_0_0_a_2,
  dout_0_0_a_4,
  dout_0_0_a_5,
  dout_0_0_a_6,
  dout_0_0_a_8,
  dout_0_0_a_10,
  dout_0_0_a_12,
  dout_0_0_a_13,
  dout_0_0_a_14,
  dout_0_0_a_15,
  dout_0_0_a_23,
  dout_0_0_a_31,
  dout_0_0_a6_0_0_d0,
  dout_0_0_a6_0_15,
  dout_0_0_0_0,
  dout_0_0_0_8,
  dout_0_0_a2_1_0,
  dout_0_0_a2_1_1,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  CLK
);
input dout_0_a6_0 ;
input dout_0_a6_2 ;
input dout_0_0_a6_1_0 ;
input dout_0_0_o6_0_0 ;
input dout_0_a_0 ;
input dout_0_a_2 ;
input dout_0_a_8 ;
input dout_0_a_10 ;
input dout_0_0_a2_0_0 ;
input dout_0_0_a2_0_8 ;
input dout_0_0_o6_0 ;
input dout_0_0_1_0 ;
input dout_0_0_1_8 ;
input dout_0_0_a6_0_0_0 ;
input dout_0_0_a2_0 ;
input dout_0_0_a6_0_d0 ;
input dout_0_0_a6_2 ;
input dout_0_0_a6_4 ;
input dout_0_0_a6_5 ;
input dout_0_0_a6_6 ;
input dout_0_0_a6_16 ;
input data2core_0 ;
input data2core_1 ;
input data2core_2 ;
input data2core_3 ;
input data2core_4 ;
input data2core_5 ;
input data2core_6 ;
input data2core_8 ;
input data2core_9 ;
input data2core_10 ;
input data2core_11 ;
input data2core_12 ;
input data2core_13 ;
input data2core_14 ;
input dout_0_0_a_0 ;
input dout_0_0_a_2 ;
input dout_0_0_a_4 ;
input dout_0_0_a_5 ;
input dout_0_0_a_6 ;
input dout_0_0_a_8 ;
input dout_0_0_a_10 ;
input dout_0_0_a_12 ;
input dout_0_0_a_13 ;
input dout_0_0_a_14 ;
input dout_0_0_a_15 ;
input dout_0_0_a_23 ;
input dout_0_0_a_31 ;
input dout_0_0_a6_0_0_d0 ;
input dout_0_0_a6_0_15 ;
input dout_0_0_0_0 ;
input dout_0_0_0_8 ;
input dout_0_0_a2_1_0 ;
input dout_0_0_a2_1_1 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
input CLK ;
wire dout_0_a6_0 ;
wire dout_0_a6_2 ;
wire dout_0_0_a6_1_0 ;
wire dout_0_0_o6_0_0 ;
wire dout_0_a_0 ;
wire dout_0_a_2 ;
wire dout_0_a_8 ;
wire dout_0_a_10 ;
wire dout_0_0_a2_0_0 ;
wire dout_0_0_a2_0_8 ;
wire dout_0_0_o6_0 ;
wire dout_0_0_1_0 ;
wire dout_0_0_1_8 ;
wire dout_0_0_a6_0_0_0 ;
wire dout_0_0_a2_0 ;
wire dout_0_0_a6_0_d0 ;
wire dout_0_0_a6_2 ;
wire dout_0_0_a6_4 ;
wire dout_0_0_a6_5 ;
wire dout_0_0_a6_6 ;
wire dout_0_0_a6_16 ;
wire data2core_0 ;
wire data2core_1 ;
wire data2core_2 ;
wire data2core_3 ;
wire data2core_4 ;
wire data2core_5 ;
wire data2core_6 ;
wire data2core_8 ;
wire data2core_9 ;
wire data2core_10 ;
wire data2core_11 ;
wire data2core_12 ;
wire data2core_13 ;
wire data2core_14 ;
wire dout_0_0_a_0 ;
wire dout_0_0_a_2 ;
wire dout_0_0_a_4 ;
wire dout_0_0_a_5 ;
wire dout_0_0_a_6 ;
wire dout_0_0_a_8 ;
wire dout_0_0_a_10 ;
wire dout_0_0_a_12 ;
wire dout_0_0_a_13 ;
wire dout_0_0_a_14 ;
wire dout_0_0_a_15 ;
wire dout_0_0_a_23 ;
wire dout_0_0_a_31 ;
wire dout_0_0_a6_0_0_d0 ;
wire dout_0_0_a6_0_15 ;
wire dout_0_0_0_0 ;
wire dout_0_0_0_8 ;
wire dout_0_0_a2_1_0 ;
wire dout_0_0_a2_1_1 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(dout_0_0_a2_1_1),
	.datab(dout_0_0_0_8),
	.datac(dout_0_0_a6_0_15),
	.datad(dout_0_0_a_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="fcfe";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_14),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="ffc0";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_13),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="ffc0";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_12),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="ffc0";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_11),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="ffc0";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_10),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="ffc0";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_9),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="ffc0";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_8),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="ffc0";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(dout_0_0_a2_0),
	.datab(dout_0_0_0_0),
	.datac(dout_0_0_a6_0_15),
	.datad(dout_0_0_a_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="fefc";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_6),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="ffc0";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_5),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="ffc0";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_4),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="ffc0";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_3),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="ffc0";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_2),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="ffc0";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_1),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ffc0";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(VCC),
	.datab(dout_0_0_a2_1_0),
	.datac(data2core_0),
	.datad(dout_0_0_a6_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ffc0";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(dout_0_0_a6_0_0_0),
	.datab(dout_0_0_1_8),
	.datac(dout_0_0_o6_0),
	.datad(dout_0_0_a_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="ffec";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_14),
	.datac(dout_0_0_a_14),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="ff8f";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_13),
	.datac(dout_0_0_a_13),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="ff8f";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_12),
	.datac(dout_0_0_a_12),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="ff8f";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_11),
	.datac(dout_0_a_10),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="ff8f";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_10),
	.datac(dout_0_0_a_10),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="ff8f";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_9),
	.datac(dout_0_a_8),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="ff8f";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_8),
	.datab(data2core_8),
	.datac(dout_0_0_a_8),
	.datad(dout_0_0_a6_0_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="ff8f";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(dout_0_0_a6_0_0_0),
	.datab(dout_0_0_o6_0_0),
	.datac(dout_0_0_1_0),
	.datad(dout_0_0_a6_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="fff8";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_14),
	.datac(dout_0_0_a_6),
	.datad(dout_0_0_a6_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="ff8f";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_13),
	.datac(dout_0_0_a_5),
	.datad(dout_0_0_a6_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="ff8f";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_12),
	.datac(dout_0_0_a_4),
	.datad(dout_0_0_a6_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="ff8f";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_11),
	.datac(dout_0_a_2),
	.datad(dout_0_a6_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="ff8f";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_10),
	.datac(dout_0_0_a_2),
	.datad(dout_0_0_a6_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="ff8f";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_9),
	.datac(dout_0_a_0),
	.datad(dout_0_a6_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="ff8f";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(dout_0_0_a2_0_0),
	.datab(data2core_8),
	.datac(dout_0_0_a_0),
	.datad(dout_0_0_a6_0_d0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="ff8f";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_4 */

// VQM4.1+ 
module decoder (
  ext_ctl_0_0_a2_3_0,
  ext_ctl_0_0_a2_1_0,
  wb_mux_0_0_o2_a_0,
  wb_mux_0_0_o2_0,
  ext_ctl_0_0_a2_0_0,
  alu_func_0_0_0_a2_3_0,
  alu_func_0_0_0_a2_7_0,
  muxa_ctl_0_0_0_a2_1_0_0,
  muxa_ctl_0_0_0_o2_0,
  alu_func_0_0_0_a2_0_0,
  pc_gen_ctl_0_0_a2_3_0,
  pc_gen_ctl_0_0_1_0,
  muxa_ctl_0_0_0_0_0,
  pc_gen_ctl_0_a2_0_0,
  alu_func_0_0_0_a2_0,
  muxa_ctl_0_0_0_a2_2_0,
  pc_gen_ctl_0_0_a2_2_2,
  pc_gen_ctl_0_0_a2_2_0,
  pc_gen_ctl_0_0_a2_0,
  pc_gen_ctl_0_0_a2_1_2,
  alu_func_0_0_0_1_0,
  ext_ctl_0_0_o2_0,
  pc_gen_ctl_0_0_a_0,
  ins2core_22,
  ins2core_21,
  ins2core_25,
  ins2core_24,
  ins2core_20,
  ins2core_17,
  ins2core_19,
  ins2core_18,
  ins2core_5,
  ins2core_23,
  ins2core_30,
  ins2core_31,
  ins2core_28,
  ins2core_27,
  ins2core_26,
  ins2core_2,
  ins2core_29,
  ins2core_3,
  ins2core_1,
  ins2core_4,
  ins2core_0,
  dmem_ctl_2_1_0_0_o2,
  dmem_ctl_3_1_0_a2_1_a2,
  muxa_ctl_0_1_0_0_a2_0,
  alu_func_0_1_0_0_0_a2_3,
  dmem_ctl_2_1_0_0_a,
  dmem_ctl_0_1_0_0_a,
  alu_func_0_1_0_0_0_a2_4,
  dmem_ctl_1_1_0_0_a2_1,
  dmem_ctl_1_1_0_0_0,
  alu_func_4_1_0_0_0_a2_2_0,
  muxb_ctl_0_1_0_0_0_o2,
  muxb_ctl_1_1_0_0_0_a,
  muxa_ctl_0_1_0_0_a,
  fsm_dly_1_1_0_0,
  fsm_dly_2_1_0_0_a2,
  ext_ctlk_1_1_0_0_a,
  N_323_i_0_0_2,
  rd_sel_1_1_0_0_0_1,
  muxb_ctl_0_1_0_0_0_a2_0_0,
  alu_func_4_1_0_0_0_1,
  fsm_dly_1_1_0_0_a2_2,
  alu_func_0_1_0_0_0_3,
  wb_we_1df0_a,
  cmp_ctl_1_1_0_0_a,
  fsm_dly_0_1_0_0,
  fsm_dly_0_1_0_0_a2_0,
  pc_gen_ctlk_1_1_0_0_a,
  fsm_dly_1_1_0_0_a2,
  fsm_dly_2_1_0_0,
  cmp_ctl_2_1_0_0_a,
  muxb_ctl_0_1_0_0_0_a2,
  N_323_i_0_0_1,
  rd_sel_0_1_0_0_0_o2,
  m17_0_a3_0_1,
  alu_func_4_1_0_0_0_a,
  dmem_ctl_0_1_0_0_a2_0,
  alu_func_1_1_0_0_0_2,
  muxa_ctl_0_1_0_0_a2_1,
  alu_func_0_1_0_0_0_1,
  alu_func_1_1_0_0_0_a
);
output ext_ctl_0_0_a2_3_0 ;
output ext_ctl_0_0_a2_1_0 ;
output wb_mux_0_0_o2_a_0 ;
output wb_mux_0_0_o2_0 ;
output ext_ctl_0_0_a2_0_0 ;
output alu_func_0_0_0_a2_3_0 ;
output alu_func_0_0_0_a2_7_0 ;
output muxa_ctl_0_0_0_a2_1_0_0 ;
output muxa_ctl_0_0_0_o2_0 ;
output alu_func_0_0_0_a2_0_0 ;
output pc_gen_ctl_0_0_a2_3_0 ;
output pc_gen_ctl_0_0_1_0 ;
output muxa_ctl_0_0_0_0_0 ;
output pc_gen_ctl_0_a2_0_0 ;
output alu_func_0_0_0_a2_0 ;
output muxa_ctl_0_0_0_a2_2_0 ;
output pc_gen_ctl_0_0_a2_2_2 ;
output pc_gen_ctl_0_0_a2_2_0 ;
output pc_gen_ctl_0_0_a2_0 ;
output pc_gen_ctl_0_0_a2_1_2 ;
output alu_func_0_0_0_1_0 ;
output ext_ctl_0_0_o2_0 ;
output pc_gen_ctl_0_0_a_0 ;
input ins2core_22 ;
input ins2core_21 ;
input ins2core_25 ;
input ins2core_24 ;
input ins2core_20 ;
input ins2core_17 ;
input ins2core_19 ;
input ins2core_18 ;
input ins2core_5 ;
input ins2core_23 ;
input ins2core_30 ;
input ins2core_31 ;
input ins2core_28 ;
input ins2core_27 ;
input ins2core_26 ;
input ins2core_2 ;
input ins2core_29 ;
input ins2core_3 ;
input ins2core_1 ;
input ins2core_4 ;
input ins2core_0 ;
output dmem_ctl_2_1_0_0_o2 ;
output dmem_ctl_3_1_0_a2_1_a2 ;
output muxa_ctl_0_1_0_0_a2_0 ;
output alu_func_0_1_0_0_0_a2_3 ;
output dmem_ctl_2_1_0_0_a ;
output dmem_ctl_0_1_0_0_a ;
output alu_func_0_1_0_0_0_a2_4 ;
output dmem_ctl_1_1_0_0_a2_1 ;
output dmem_ctl_1_1_0_0_0 ;
output alu_func_4_1_0_0_0_a2_2_0 ;
output muxb_ctl_0_1_0_0_0_o2 ;
output muxb_ctl_1_1_0_0_0_a ;
output muxa_ctl_0_1_0_0_a ;
output fsm_dly_1_1_0_0 ;
output fsm_dly_2_1_0_0_a2 ;
output ext_ctlk_1_1_0_0_a ;
output N_323_i_0_0_2 ;
output rd_sel_1_1_0_0_0_1 ;
output muxb_ctl_0_1_0_0_0_a2_0_0 ;
output alu_func_4_1_0_0_0_1 ;
output fsm_dly_1_1_0_0_a2_2 ;
output alu_func_0_1_0_0_0_3 ;
output wb_we_1df0_a ;
output cmp_ctl_1_1_0_0_a ;
output fsm_dly_0_1_0_0 ;
output fsm_dly_0_1_0_0_a2_0 ;
output pc_gen_ctlk_1_1_0_0_a ;
output fsm_dly_1_1_0_0_a2 ;
output fsm_dly_2_1_0_0 ;
output cmp_ctl_2_1_0_0_a ;
output muxb_ctl_0_1_0_0_0_a2 ;
output N_323_i_0_0_1 ;
output rd_sel_0_1_0_0_0_o2 ;
output m17_0_a3_0_1 ;
output alu_func_4_1_0_0_0_a ;
output dmem_ctl_0_1_0_0_a2_0 ;
output alu_func_1_1_0_0_0_2 ;
output muxa_ctl_0_1_0_0_a2_1 ;
output alu_func_0_1_0_0_0_1 ;
output alu_func_1_1_0_0_0_a ;
wire ext_ctl_0_0_a2_3_0 ;
wire ext_ctl_0_0_a2_1_0 ;
wire wb_mux_0_0_o2_a_0 ;
wire wb_mux_0_0_o2_0 ;
wire ext_ctl_0_0_a2_0_0 ;
wire alu_func_0_0_0_a2_3_0 ;
wire alu_func_0_0_0_a2_7_0 ;
wire muxa_ctl_0_0_0_a2_1_0_0 ;
wire muxa_ctl_0_0_0_o2_0 ;
wire alu_func_0_0_0_a2_0_0 ;
wire pc_gen_ctl_0_0_a2_3_0 ;
wire pc_gen_ctl_0_0_1_0 ;
wire muxa_ctl_0_0_0_0_0 ;
wire pc_gen_ctl_0_a2_0_0 ;
wire alu_func_0_0_0_a2_0 ;
wire muxa_ctl_0_0_0_a2_2_0 ;
wire pc_gen_ctl_0_0_a2_2_2 ;
wire pc_gen_ctl_0_0_a2_2_0 ;
wire pc_gen_ctl_0_0_a2_0 ;
wire pc_gen_ctl_0_0_a2_1_2 ;
wire alu_func_0_0_0_1_0 ;
wire ext_ctl_0_0_o2_0 ;
wire pc_gen_ctl_0_0_a_0 ;
wire ins2core_22 ;
wire ins2core_21 ;
wire ins2core_25 ;
wire ins2core_24 ;
wire ins2core_20 ;
wire ins2core_17 ;
wire ins2core_19 ;
wire ins2core_18 ;
wire ins2core_5 ;
wire ins2core_23 ;
wire ins2core_30 ;
wire ins2core_31 ;
wire ins2core_28 ;
wire ins2core_27 ;
wire ins2core_26 ;
wire ins2core_2 ;
wire ins2core_29 ;
wire ins2core_3 ;
wire ins2core_1 ;
wire ins2core_4 ;
wire ins2core_0 ;
wire dmem_ctl_2_1_0_0_o2 ;
wire dmem_ctl_3_1_0_a2_1_a2 ;
wire muxa_ctl_0_1_0_0_a2_0 ;
wire alu_func_0_1_0_0_0_a2_3 ;
wire dmem_ctl_2_1_0_0_a ;
wire dmem_ctl_0_1_0_0_a ;
wire alu_func_0_1_0_0_0_a2_4 ;
wire dmem_ctl_1_1_0_0_a2_1 ;
wire dmem_ctl_1_1_0_0_0 ;
wire alu_func_4_1_0_0_0_a2_2_0 ;
wire muxb_ctl_0_1_0_0_0_o2 ;
wire muxb_ctl_1_1_0_0_0_a ;
wire muxa_ctl_0_1_0_0_a ;
wire fsm_dly_1_1_0_0 ;
wire fsm_dly_2_1_0_0_a2 ;
wire ext_ctlk_1_1_0_0_a ;
wire N_323_i_0_0_2 ;
wire rd_sel_1_1_0_0_0_1 ;
wire muxb_ctl_0_1_0_0_0_a2_0_0 ;
wire alu_func_4_1_0_0_0_1 ;
wire fsm_dly_1_1_0_0_a2_2 ;
wire alu_func_0_1_0_0_0_3 ;
wire wb_we_1df0_a ;
wire cmp_ctl_1_1_0_0_a ;
wire fsm_dly_0_1_0_0 ;
wire fsm_dly_0_1_0_0_a2_0 ;
wire pc_gen_ctlk_1_1_0_0_a ;
wire fsm_dly_1_1_0_0_a2 ;
wire fsm_dly_2_1_0_0 ;
wire cmp_ctl_2_1_0_0_a ;
wire muxb_ctl_0_1_0_0_0_a2 ;
wire N_323_i_0_0_1 ;
wire rd_sel_0_1_0_0_0_o2 ;
wire m17_0_a3_0_1 ;
wire alu_func_4_1_0_0_0_a ;
wire dmem_ctl_0_1_0_0_a2_0 ;
wire alu_func_1_1_0_0_0_2 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire alu_func_0_1_0_0_0_1 ;
wire alu_func_1_1_0_0_0_a ;
wire [0:0] pc_gen_ctl_0_0_a2_1;
wire [2:2] ext_ctl_0_0_a2_2;
wire [2:2] alu_func_0_0_0_o2;
wire [2:2] alu_func_0_0_0_0;
wire [2:2] alu_func_0_0_0_a2_0_a;
wire [2:2] alu_func_0_0_0_o2_0;
wire [1:1] muxa_ctl_0_0_0_0_a;
wire [2:2] alu_func_0_0_0_0_a;
wire [0:0] pc_gen_ctl_0_0_0;
wire [2:2] ext_ctl_0_0_a2_6;
wire [2:2] pc_gen_ctl_0_0_a2_2_5;
wire [2:2] alu_func_0_0_0_o2_0_a;
wire [0:0] pc_gen_ctl_0_0_0_a;
wire [2:2] alu_func_0_0_0_a2_3_a;
wire [2:2] ext_ctl_0_0_a2_0_a;
wire [0:0] pc_gen_ctl_0_0_a2_2_a;
wire [2:2] ext_ctl_0_0_o2_a;
wire [2:2] alu_func_0_0_0_o2_a;
wire [1:1] muxa_ctl_0_0_0_a2_1_0_a;
wire [2:2] pc_gen_ctl_0_0_a2_2_5_a;
wire [2:2] pc_gen_ctl_0_0_a2_1_a;
wire [1:1] muxa_ctl_0_0_0_a2_2_a;
wire alu_func_0_1_0_0_0_0 ;
wire alu_func_1_1_0_0_0_a2_0_0 ;
wire alu_func_1_1_0_0_0_0 ;
wire alu_func_4_1_0_0_0_a2_6 ;
wire m17_0_a3_0_1_a ;
wire N_323_i_0_0_1_a ;
wire N_323_i_0_0_a2_2_0 ;
wire muxb_ctl_0_1_0_0_0_a2_a ;
wire fsm_dly_0_1_0_0_a ;
wire fsm_dly_0_1_0_0_a2_2 ;
wire alu_func_0_1_0_0_0_3_a ;
wire alu_func_0_1_0_0_0_0_a ;
wire alu_func_1_1_0_0_0_0_a ;
wire alu_func_4_1_0_0_0_1_a ;
wire rd_sel_1_1_0_0_0_1_a ;
wire N_323_i_0_0_2_a ;
wire fsm_dly_1_1_0_0_a ;
wire alu_func_4_1_0_0_0_a2_2_0_a ;
wire dmem_ctl_1_1_0_0_0_a ;
wire N_323_i_0_0_a2_2_0_a ;
wire dmem_ctl_1_1_0_0_a2_1_a ;
wire alu_func_0_1_0_0_0_a2_4_a ;
wire rd_sel_0_1_0_0_0_o2_a ;
wire alu_func_0_1_0_0_0_a2_3_a ;
wire alu_func_1_1_0_0_0_a2_0_0_a ;
wire fsm_dly_0_1_0_0_a2_2_a ;
wire muxb_ctl_0_1_0_0_0_a2_0_0_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:44
  cyclone_lcell alu_func_1_1_0_0_0_a_cZ (
	.combout(alu_func_1_1_0_0_0_a),
	.dataa(ins2core_0),
	.datab(ins2core_4),
	.datac(ins2core_1),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_1_1_0_0_0_a_cZ.operation_mode="normal";
defparam alu_func_1_1_0_0_0_a_cZ.output_mode="comb_only";
defparam alu_func_1_1_0_0_0_a_cZ.lut_mask="3f32";
defparam alu_func_1_1_0_0_0_a_cZ.synch_mode="off";
defparam alu_func_1_1_0_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a_2_ (
	.combout(pc_gen_ctl_0_0_a_0),
	.dataa(ins2core_29),
	.datab(pc_gen_ctl_0_0_a2_1[0]),
	.datac(ext_ctl_0_0_o2_0),
	.datad(ext_ctl_0_0_a2_2[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a_2_.lut_mask="0133";
defparam pc_gen_ctl_0_0_a_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_1_cZ (
	.combout(alu_func_0_1_0_0_0_1),
	.dataa(ins2core_0),
	.datab(alu_func_0_0_0_o2[2]),
	.datac(alu_func_0_1_0_0_0_0),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_1_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_1_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_1_cZ.lut_mask="f8f0";
defparam alu_func_0_1_0_0_0_1_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_1_1_0_0_0_2_cZ (
	.combout(alu_func_1_1_0_0_0_2),
	.dataa(alu_func_1_1_0_0_0_a2_0_0),
	.datab(alu_func_1_1_0_0_0_0),
	.datac(dmem_ctl_0_1_0_0_a2_0),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_1_1_0_0_0_2_cZ.operation_mode="normal";
defparam alu_func_1_1_0_0_0_2_cZ.output_mode="comb_only";
defparam alu_func_1_1_0_0_0_2_cZ.lut_mask="fefc";
defparam alu_func_1_1_0_0_0_2_cZ.synch_mode="off";
defparam alu_func_1_1_0_0_0_2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_4_1_0_0_0_a_cZ (
	.combout(alu_func_4_1_0_0_0_a),
	.dataa(ins2core_2),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(alu_func_4_1_0_0_0_a2_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_4_1_0_0_0_a_cZ.operation_mode="normal";
defparam alu_func_4_1_0_0_0_a_cZ.output_mode="comb_only";
defparam alu_func_4_1_0_0_0_a_cZ.lut_mask="4a00";
defparam alu_func_4_1_0_0_0_a_cZ.synch_mode="off";
defparam alu_func_4_1_0_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_1_2_ (
	.combout(alu_func_0_0_0_1_0),
	.dataa(VCC),
	.datab(alu_func_0_0_0_0[2]),
	.datac(pc_gen_ctl_0_0_a2_1_2),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_1_2_.operation_mode="normal";
defparam alu_func_0_0_0_1_2_.output_mode="comb_only";
defparam alu_func_0_0_0_1_2_.lut_mask="fffc";
defparam alu_func_0_0_0_1_2_.synch_mode="off";
defparam alu_func_0_0_0_1_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell m17_0_a3_0_1_cZ (
	.combout(m17_0_a3_0_1),
	.dataa(ins2core_29),
	.datab(ext_ctl_0_0_a2_2[2]),
	.datac(m17_0_a3_0_1_a),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m17_0_a3_0_1_cZ.operation_mode="normal";
defparam m17_0_a3_0_1_cZ.output_mode="comb_only";
defparam m17_0_a3_0_1_cZ.lut_mask="ffc8";
defparam m17_0_a3_0_1_cZ.synch_mode="off";
defparam m17_0_a3_0_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell m17_0_a3_0_1_a_cZ (
	.combout(m17_0_a3_0_1_a),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(rd_sel_0_1_0_0_0_o2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m17_0_a3_0_1_a_cZ.operation_mode="normal";
defparam m17_0_a3_0_1_a_cZ.output_mode="comb_only";
defparam m17_0_a3_0_1_a_cZ.lut_mask="0100";
defparam m17_0_a3_0_1_a_cZ.synch_mode="off";
defparam m17_0_a3_0_1_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell N_323_i_0_0_1_cZ (
	.combout(N_323_i_0_0_1),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_28),
	.datad(N_323_i_0_0_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_323_i_0_0_1_cZ.operation_mode="normal";
defparam N_323_i_0_0_1_cZ.output_mode="comb_only";
defparam N_323_i_0_0_1_cZ.lut_mask="0100";
defparam N_323_i_0_0_1_cZ.synch_mode="off";
defparam N_323_i_0_0_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell N_323_i_0_0_1_a_cZ (
	.combout(N_323_i_0_0_1_a),
	.dataa(ins2core_26),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(N_323_i_0_0_a2_2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_323_i_0_0_1_a_cZ.operation_mode="normal";
defparam N_323_i_0_0_1_a_cZ.output_mode="comb_only";
defparam N_323_i_0_0_1_a_cZ.lut_mask="7574";
defparam N_323_i_0_0_1_a_cZ.synch_mode="off";
defparam N_323_i_0_0_1_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_2_ (
	.combout(pc_gen_ctl_0_0_a2_0),
	.dataa(pc_gen_ctl_0_0_a2_2_0),
	.datab(muxa_ctl_0_0_0_a2_2_0),
	.datac(ext_ctl_0_0_a2_2[2]),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_2_.lut_mask="e000";
defparam pc_gen_ctl_0_0_a2_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_a2_2_ (
	.combout(alu_func_0_0_0_a2_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(ins2core_30),
	.datad(alu_func_0_0_0_o2_0[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_a2_2_.operation_mode="normal";
defparam alu_func_0_0_0_a2_2_.output_mode="comb_only";
defparam alu_func_0_0_0_a2_2_.lut_mask="0f00";
defparam alu_func_0_0_0_a2_2_.synch_mode="off";
defparam alu_func_0_0_0_a2_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxb_ctl_0_1_0_0_0_a2_cZ (
	.combout(muxb_ctl_0_1_0_0_0_a2),
	.dataa(ins2core_29),
	.datab(ins2core_28),
	.datac(ext_ctl_0_0_a2_2[2]),
	.datad(muxb_ctl_0_1_0_0_0_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_0_1_0_0_0_a2_cZ.operation_mode="normal";
defparam muxb_ctl_0_1_0_0_0_a2_cZ.output_mode="comb_only";
defparam muxb_ctl_0_1_0_0_0_a2_cZ.lut_mask="0010";
defparam muxb_ctl_0_1_0_0_0_a2_cZ.synch_mode="off";
defparam muxb_ctl_0_1_0_0_0_a2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxb_ctl_0_1_0_0_0_a2_a_cZ (
	.combout(muxb_ctl_0_1_0_0_0_a2_a),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(muxa_ctl_0_0_0_a2_2_0),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_0_1_0_0_0_a2_a_cZ.operation_mode="normal";
defparam muxb_ctl_0_1_0_0_0_a2_a_cZ.output_mode="comb_only";
defparam muxb_ctl_0_1_0_0_0_a2_a_cZ.lut_mask="0777";
defparam muxb_ctl_0_1_0_0_0_a2_a_cZ.synch_mode="off";
defparam muxb_ctl_0_1_0_0_0_a2_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell cmp_ctl_2_1_0_0_a_cZ (
	.combout(cmp_ctl_2_1_0_0_a),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(ins2core_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmp_ctl_2_1_0_0_a_cZ.operation_mode="normal";
defparam cmp_ctl_2_1_0_0_a_cZ.output_mode="comb_only";
defparam cmp_ctl_2_1_0_0_a_cZ.lut_mask="0010";
defparam cmp_ctl_2_1_0_0_a_cZ.synch_mode="off";
defparam cmp_ctl_2_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_2_1_0_0_cZ (
	.combout(fsm_dly_2_1_0_0),
	.dataa(VCC),
	.datab(ins2core_23),
	.datac(pc_gen_ctl_0_0_a2_2_2),
	.datad(fsm_dly_1_1_0_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_2_1_0_0_cZ.operation_mode="normal";
defparam fsm_dly_2_1_0_0_cZ.output_mode="comb_only";
defparam fsm_dly_2_1_0_0_cZ.lut_mask="ffc0";
defparam fsm_dly_2_1_0_0_cZ.synch_mode="off";
defparam fsm_dly_2_1_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctlk_1_1_0_0_a_cZ (
	.combout(pc_gen_ctlk_1_1_0_0_a),
	.dataa(ins2core_4),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(fsm_dly_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctlk_1_1_0_0_a_cZ.operation_mode="normal";
defparam pc_gen_ctlk_1_1_0_0_a_cZ.output_mode="comb_only";
defparam pc_gen_ctlk_1_1_0_0_a_cZ.lut_mask="1000";
defparam pc_gen_ctlk_1_1_0_0_a_cZ.synch_mode="off";
defparam pc_gen_ctlk_1_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_0_1_0_0_cZ (
	.combout(fsm_dly_0_1_0_0),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_29),
	.datad(fsm_dly_0_1_0_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_0_1_0_0_cZ.operation_mode="normal";
defparam fsm_dly_0_1_0_0_cZ.output_mode="comb_only";
defparam fsm_dly_0_1_0_0_cZ.lut_mask="0001";
defparam fsm_dly_0_1_0_0_cZ.synch_mode="off";
defparam fsm_dly_0_1_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_0_1_0_0_a_cZ (
	.combout(fsm_dly_0_1_0_0_a),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(fsm_dly_0_1_0_0_a2_2),
	.datad(ext_ctl_0_0_o2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_0_1_0_0_a_cZ.operation_mode="normal";
defparam fsm_dly_0_1_0_0_a_cZ.output_mode="comb_only";
defparam fsm_dly_0_1_0_0_a_cZ.lut_mask="00ef";
defparam fsm_dly_0_1_0_0_a_cZ.synch_mode="off";
defparam fsm_dly_0_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell cmp_ctl_1_1_0_0_a_cZ (
	.combout(cmp_ctl_1_1_0_0_a),
	.dataa(ins2core_26),
	.datab(pc_gen_ctl_0_a2_0_0),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmp_ctl_1_1_0_0_a_cZ.operation_mode="normal";
defparam cmp_ctl_1_1_0_0_a_cZ.output_mode="comb_only";
defparam cmp_ctl_1_1_0_0_a_cZ.lut_mask="5a08";
defparam cmp_ctl_1_1_0_0_a_cZ.synch_mode="off";
defparam cmp_ctl_1_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell wb_we_1df0_a_cZ (
	.combout(wb_we_1df0_a),
	.dataa(ins2core_26),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_we_1df0_a_cZ.operation_mode="normal";
defparam wb_we_1df0_a_cZ.output_mode="comb_only";
defparam wb_we_1df0_a_cZ.lut_mask="4323";
defparam wb_we_1df0_a_cZ.synch_mode="off";
defparam wb_we_1df0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_3_cZ (
	.combout(alu_func_0_1_0_0_0_3),
	.dataa(ins2core_0),
	.datab(fsm_dly_1_1_0_0_a2_2),
	.datac(alu_func_0_1_0_0_0_3_a),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_3_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_3_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_3_cZ.lut_mask="5400";
defparam alu_func_0_1_0_0_0_3_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_3_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_3_a_cZ (
	.combout(alu_func_0_1_0_0_0_3_a),
	.dataa(ins2core_2),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(alu_func_4_1_0_0_0_a2_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_3_a_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_3_a_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_3_a_cZ.lut_mask="0200";
defparam alu_func_0_1_0_0_0_3_a_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_3_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_0_cZ (
	.combout(alu_func_0_1_0_0_0_0),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(alu_func_0_1_0_0_0_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_0_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_0_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_0_cZ.lut_mask="9400";
defparam alu_func_0_1_0_0_0_0_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_0_a_cZ (
	.combout(alu_func_0_1_0_0_0_0_a),
	.dataa(VCC),
	.datab(ins2core_31),
	.datac(ins2core_30),
	.datad(ins2core_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_0_a_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_0_a_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_0_a_cZ.lut_mask="0300";
defparam alu_func_0_1_0_0_0_0_a_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_1_1_0_0_0_0_cZ (
	.combout(alu_func_1_1_0_0_0_0),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(alu_func_1_1_0_0_0_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_1_1_0_0_0_0_cZ.operation_mode="normal";
defparam alu_func_1_1_0_0_0_0_cZ.output_mode="comb_only";
defparam alu_func_1_1_0_0_0_0_cZ.lut_mask="a400";
defparam alu_func_1_1_0_0_0_0_cZ.synch_mode="off";
defparam alu_func_1_1_0_0_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_1_1_0_0_0_0_a_cZ (
	.combout(alu_func_1_1_0_0_0_0_a),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(ins2core_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_1_1_0_0_0_0_a_cZ.operation_mode="normal";
defparam alu_func_1_1_0_0_0_0_a_cZ.output_mode="comb_only";
defparam alu_func_1_1_0_0_0_0_a_cZ.lut_mask="1011";
defparam alu_func_1_1_0_0_0_0_a_cZ.synch_mode="off";
defparam alu_func_1_1_0_0_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_4_1_0_0_0_1_cZ (
	.combout(alu_func_4_1_0_0_0_1),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(alu_func_4_1_0_0_0_1_a),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_4_1_0_0_0_1_cZ.operation_mode="normal";
defparam alu_func_4_1_0_0_0_1_cZ.output_mode="comb_only";
defparam alu_func_4_1_0_0_0_1_cZ.lut_mask="ff01";
defparam alu_func_4_1_0_0_0_1_cZ.synch_mode="off";
defparam alu_func_4_1_0_0_0_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_4_1_0_0_0_1_a_cZ (
	.combout(alu_func_4_1_0_0_0_1_a),
	.dataa(ins2core_26),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_4_1_0_0_0_1_a_cZ.operation_mode="normal";
defparam alu_func_4_1_0_0_0_1_a_cZ.output_mode="comb_only";
defparam alu_func_4_1_0_0_0_1_a_cZ.lut_mask="331f";
defparam alu_func_4_1_0_0_0_1_a_cZ.synch_mode="off";
defparam alu_func_4_1_0_0_0_1_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_0_1_ (
	.combout(muxa_ctl_0_0_0_0_0),
	.dataa(ins2core_29),
	.datab(pc_gen_ctl_0_0_a2_1[0]),
	.datac(ext_ctl_0_0_a2_2[2]),
	.datad(muxa_ctl_0_0_0_0_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_0_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_0_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_0_1_.lut_mask="ffec";
defparam muxa_ctl_0_0_0_0_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_0_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_0_a_1_ (
	.combout(muxa_ctl_0_0_0_0_a[1]),
	.dataa(ins2core_30),
	.datab(ins2core_28),
	.datac(muxb_ctl_0_1_0_0_0_a2_0_0),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_0_a_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_0_a_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_0_a_1_.lut_mask="1000";
defparam muxa_ctl_0_0_0_0_a_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_0_a_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_0_2_ (
	.combout(alu_func_0_0_0_0[2]),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(alu_func_0_0_0_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_0_2_.operation_mode="normal";
defparam alu_func_0_0_0_0_2_.output_mode="comb_only";
defparam alu_func_0_0_0_0_2_.lut_mask="8400";
defparam alu_func_0_0_0_0_2_.synch_mode="off";
defparam alu_func_0_0_0_0_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_0_a_2_ (
	.combout(alu_func_0_0_0_0_a[2]),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(ins2core_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_0_a_2_.operation_mode="normal";
defparam alu_func_0_0_0_0_a_2_.output_mode="comb_only";
defparam alu_func_0_0_0_0_a_2_.lut_mask="1130";
defparam alu_func_0_0_0_0_a_2_.synch_mode="off";
defparam alu_func_0_0_0_0_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_1_0_ (
	.combout(pc_gen_ctl_0_0_1_0),
	.dataa(VCC),
	.datab(pc_gen_ctl_0_0_0[0]),
	.datac(pc_gen_ctl_0_0_a2_1_2),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_1_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_1_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_1_0_.lut_mask="fffc";
defparam pc_gen_ctl_0_0_1_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_1_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell rd_sel_1_1_0_0_0_1_cZ (
	.combout(rd_sel_1_1_0_0_0_1),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_29),
	.datad(rd_sel_1_1_0_0_0_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rd_sel_1_1_0_0_0_1_cZ.operation_mode="normal";
defparam rd_sel_1_1_0_0_0_1_cZ.output_mode="comb_only";
defparam rd_sel_1_1_0_0_0_1_cZ.lut_mask="3310";
defparam rd_sel_1_1_0_0_0_1_cZ.synch_mode="off";
defparam rd_sel_1_1_0_0_0_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell rd_sel_1_1_0_0_0_1_a_cZ (
	.combout(rd_sel_1_1_0_0_0_1_a),
	.dataa(ins2core_31),
	.datab(ins2core_26),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rd_sel_1_1_0_0_0_1_a_cZ.operation_mode="normal";
defparam rd_sel_1_1_0_0_0_1_a_cZ.output_mode="comb_only";
defparam rd_sel_1_1_0_0_0_1_a_cZ.lut_mask="0048";
defparam rd_sel_1_1_0_0_0_1_a_cZ.synch_mode="off";
defparam rd_sel_1_1_0_0_0_1_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell N_323_i_0_0_2_cZ (
	.combout(N_323_i_0_0_2),
	.dataa(ins2core_30),
	.datab(pc_gen_ctl_0_0_a2_3_0),
	.datac(ext_ctl_0_0_a2_6[2]),
	.datad(N_323_i_0_0_2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_323_i_0_0_2_cZ.operation_mode="normal";
defparam N_323_i_0_0_2_cZ.output_mode="comb_only";
defparam N_323_i_0_0_2_cZ.lut_mask="d5c0";
defparam N_323_i_0_0_2_cZ.synch_mode="off";
defparam N_323_i_0_0_2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell N_323_i_0_0_2_a_cZ (
	.combout(N_323_i_0_0_2_a),
	.dataa(VCC),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_323_i_0_0_2_a_cZ.operation_mode="normal";
defparam N_323_i_0_0_2_a_cZ.output_mode="comb_only";
defparam N_323_i_0_0_2_a_cZ.lut_mask="000c";
defparam N_323_i_0_0_2_a_cZ.synch_mode="off";
defparam N_323_i_0_0_2_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctlk_1_1_0_0_a_cZ (
	.combout(ext_ctlk_1_1_0_0_a),
	.dataa(ins2core_26),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctlk_1_1_0_0_a_cZ.operation_mode="normal";
defparam ext_ctlk_1_1_0_0_a_cZ.output_mode="comb_only";
defparam ext_ctlk_1_1_0_0_a_cZ.lut_mask="334f";
defparam ext_ctlk_1_1_0_0_a_cZ.synch_mode="off";
defparam ext_ctlk_1_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_2_1_0_0_a2_cZ (
	.combout(fsm_dly_2_1_0_0_a2),
	.dataa(ins2core_23),
	.datab(ins2core_28),
	.datac(pc_gen_ctl_0_0_a2_2_5[2]),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_2_1_0_0_a2_cZ.operation_mode="normal";
defparam fsm_dly_2_1_0_0_a2_cZ.output_mode="comb_only";
defparam fsm_dly_2_1_0_0_a2_cZ.lut_mask="2000";
defparam fsm_dly_2_1_0_0_a2_cZ.synch_mode="off";
defparam fsm_dly_2_1_0_0_a2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_0_1_0_0_a2_0_cZ (
	.combout(dmem_ctl_0_1_0_0_a2_0),
	.dataa(ins2core_23),
	.datab(ins2core_28),
	.datac(pc_gen_ctl_0_0_a2_2_5[2]),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_0_1_0_0_a2_0_cZ.operation_mode="normal";
defparam dmem_ctl_0_1_0_0_a2_0_cZ.output_mode="comb_only";
defparam dmem_ctl_0_1_0_0_a2_0_cZ.lut_mask="1000";
defparam dmem_ctl_0_1_0_0_a2_0_cZ.synch_mode="off";
defparam dmem_ctl_0_1_0_0_a2_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_a2_0_2_ (
	.combout(alu_func_0_0_0_a2_0_0),
	.dataa(ins2core_30),
	.datab(ins2core_28),
	.datac(alu_func_0_0_0_o2[2]),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_a2_0_2_.operation_mode="normal";
defparam alu_func_0_0_0_a2_0_2_.output_mode="comb_only";
defparam alu_func_0_0_0_a2_0_2_.lut_mask="1000";
defparam alu_func_0_0_0_a2_0_2_.synch_mode="off";
defparam alu_func_0_0_0_a2_0_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_a2_0_a_2_ (
	.combout(alu_func_0_0_0_a2_0_a[2]),
	.dataa(VCC),
	.datab(VCC),
	.datac(ins2core_26),
	.datad(ins2core_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_a2_0_a_2_.operation_mode="normal";
defparam alu_func_0_0_0_a2_0_a_2_.output_mode="comb_only";
defparam alu_func_0_0_0_a2_0_a_2_.lut_mask="000f";
defparam alu_func_0_0_0_a2_0_a_2_.synch_mode="off";
defparam alu_func_0_0_0_a2_0_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_1_1_0_0_cZ (
	.combout(fsm_dly_1_1_0_0),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(fsm_dly_1_1_0_0_a2_2),
	.datad(fsm_dly_1_1_0_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_1_1_0_0_cZ.operation_mode="normal";
defparam fsm_dly_1_1_0_0_cZ.output_mode="comb_only";
defparam fsm_dly_1_1_0_0_cZ.lut_mask="dc00";
defparam fsm_dly_1_1_0_0_cZ.synch_mode="off";
defparam fsm_dly_1_1_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_1_1_0_0_a_cZ (
	.combout(fsm_dly_1_1_0_0_a),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_29),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_1_1_0_0_a_cZ.operation_mode="normal";
defparam fsm_dly_1_1_0_0_a_cZ.output_mode="comb_only";
defparam fsm_dly_1_1_0_0_a_cZ.lut_mask="0001";
defparam fsm_dly_1_1_0_0_a_cZ.synch_mode="off";
defparam fsm_dly_1_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_1_0_0_a_cZ (
	.combout(muxa_ctl_0_1_0_0_a),
	.dataa(ins2core_0),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(fsm_dly_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_1_0_0_a_cZ.operation_mode="normal";
defparam muxa_ctl_0_1_0_0_a_cZ.output_mode="comb_only";
defparam muxa_ctl_0_1_0_0_a_cZ.lut_mask="0d00";
defparam muxa_ctl_0_1_0_0_a_cZ.synch_mode="off";
defparam muxa_ctl_0_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxb_ctl_1_1_0_0_0_a_cZ (
	.combout(muxb_ctl_1_1_0_0_0_a),
	.dataa(ins2core_31),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_1_1_0_0_0_a_cZ.operation_mode="normal";
defparam muxb_ctl_1_1_0_0_0_a_cZ.output_mode="comb_only";
defparam muxb_ctl_1_1_0_0_0_a_cZ.lut_mask="444e";
defparam muxb_ctl_1_1_0_0_0_a_cZ.synch_mode="off";
defparam muxb_ctl_1_1_0_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxb_ctl_0_1_0_0_0_o2_cZ (
	.combout(muxb_ctl_0_1_0_0_0_o2),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(muxa_ctl_0_0_0_a2_2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_0_1_0_0_0_o2_cZ.operation_mode="normal";
defparam muxb_ctl_0_1_0_0_0_o2_cZ.output_mode="comb_only";
defparam muxb_ctl_0_1_0_0_0_o2_cZ.lut_mask="0908";
defparam muxb_ctl_0_1_0_0_0_o2_cZ.synch_mode="off";
defparam muxb_ctl_0_1_0_0_0_o2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_o2_0_2_ (
	.combout(alu_func_0_0_0_o2_0[2]),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(alu_func_0_0_0_o2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_o2_0_2_.operation_mode="normal";
defparam alu_func_0_0_0_o2_0_2_.output_mode="comb_only";
defparam alu_func_0_0_0_o2_0_2_.lut_mask="0302";
defparam alu_func_0_0_0_o2_0_2_.synch_mode="off";
defparam alu_func_0_0_0_o2_0_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_o2_0_a_2_ (
	.combout(alu_func_0_0_0_o2_0_a[2]),
	.dataa(ins2core_2),
	.datab(ins2core_3),
	.datac(ins2core_26),
	.datad(alu_func_4_1_0_0_0_a2_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_o2_0_a_2_.operation_mode="normal";
defparam alu_func_0_0_0_o2_0_a_2_.output_mode="comb_only";
defparam alu_func_0_0_0_o2_0_a_2_.lut_mask="0100";
defparam alu_func_0_0_0_o2_0_a_2_.synch_mode="off";
defparam alu_func_0_0_0_o2_0_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_o2_1_ (
	.combout(muxa_ctl_0_0_0_o2_0),
	.dataa(VCC),
	.datab(muxa_ctl_0_0_0_a2_1_0_0),
	.datac(alu_func_0_0_0_a2_7_0),
	.datad(pc_gen_ctl_0_0_a2_1_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_o2_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_o2_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_o2_1_.lut_mask="ffc0";
defparam muxa_ctl_0_0_0_o2_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_o2_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_4_1_0_0_0_a2_2_0_cZ (
	.combout(alu_func_4_1_0_0_0_a2_2_0),
	.dataa(ins2core_4),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(alu_func_4_1_0_0_0_a2_2_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_4_1_0_0_0_a2_2_0_cZ.operation_mode="normal";
defparam alu_func_4_1_0_0_0_a2_2_0_cZ.output_mode="comb_only";
defparam alu_func_4_1_0_0_0_a2_2_0_cZ.lut_mask="0200";
defparam alu_func_4_1_0_0_0_a2_2_0_cZ.synch_mode="off";
defparam alu_func_4_1_0_0_0_a2_2_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_4_1_0_0_0_a2_2_0_a_cZ (
	.combout(alu_func_4_1_0_0_0_a2_2_0_a),
	.dataa(ins2core_5),
	.datab(ins2core_0),
	.datac(ins2core_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_4_1_0_0_0_a2_2_0_a_cZ.operation_mode="normal";
defparam alu_func_4_1_0_0_0_a2_2_0_a_cZ.output_mode="comb_only";
defparam alu_func_4_1_0_0_0_a2_2_0_a_cZ.lut_mask="0404";
defparam alu_func_4_1_0_0_0_a2_2_0_a_cZ.synch_mode="off";
defparam alu_func_4_1_0_0_0_a2_2_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_0_0_ (
	.combout(pc_gen_ctl_0_0_0[0]),
	.dataa(ins2core_31),
	.datab(ins2core_29),
	.datac(ins2core_28),
	.datad(pc_gen_ctl_0_0_0_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_0_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_0_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_0_0_.lut_mask="4f00";
defparam pc_gen_ctl_0_0_0_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_0_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_0_a_0_ (
	.combout(pc_gen_ctl_0_0_0_a[0]),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_29),
	.datad(ins2core_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_0_a_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_0_a_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_0_a_0_.lut_mask="1132";
defparam pc_gen_ctl_0_0_0_a_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_0_a_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_1_1_0_0_0_cZ (
	.combout(dmem_ctl_1_1_0_0_0),
	.dataa(ins2core_29),
	.datab(ins2core_28),
	.datac(dmem_ctl_1_1_0_0_0_a),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_1_1_0_0_0_cZ.operation_mode="normal";
defparam dmem_ctl_1_1_0_0_0_cZ.output_mode="comb_only";
defparam dmem_ctl_1_1_0_0_0_cZ.lut_mask="ff10";
defparam dmem_ctl_1_1_0_0_0_cZ.synch_mode="off";
defparam dmem_ctl_1_1_0_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_1_1_0_0_0_a_cZ (
	.combout(dmem_ctl_1_1_0_0_0_a),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(ins2core_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_1_1_0_0_0_a_cZ.operation_mode="normal";
defparam dmem_ctl_1_1_0_0_0_a_cZ.output_mode="comb_only";
defparam dmem_ctl_1_1_0_0_0_a_cZ.lut_mask="2002";
defparam dmem_ctl_1_1_0_0_0_a_cZ.synch_mode="off";
defparam dmem_ctl_1_1_0_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell N_323_i_0_0_a2_2_0_cZ (
	.combout(N_323_i_0_0_a2_2_0),
	.dataa(ins2core_4),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(N_323_i_0_0_a2_2_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_323_i_0_0_a2_2_0_cZ.operation_mode="normal";
defparam N_323_i_0_0_a2_2_0_cZ.output_mode="comb_only";
defparam N_323_i_0_0_a2_2_0_cZ.lut_mask="4000";
defparam N_323_i_0_0_a2_2_0_cZ.synch_mode="off";
defparam N_323_i_0_0_a2_2_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell N_323_i_0_0_a2_2_0_a_cZ (
	.combout(N_323_i_0_0_a2_2_0_a),
	.dataa(VCC),
	.datab(ins2core_5),
	.datac(ins2core_0),
	.datad(ins2core_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam N_323_i_0_0_a2_2_0_a_cZ.operation_mode="normal";
defparam N_323_i_0_0_a2_2_0_a_cZ.output_mode="comb_only";
defparam N_323_i_0_0_a2_2_0_a_cZ.lut_mask="000c";
defparam N_323_i_0_0_a2_2_0_a_cZ.synch_mode="off";
defparam N_323_i_0_0_a2_2_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_2_2_ (
	.combout(pc_gen_ctl_0_0_a2_2_2),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(pc_gen_ctl_0_0_a2_2_5[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_2_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_2_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_2_2_.lut_mask="0100";
defparam pc_gen_ctl_0_0_a2_2_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_2_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_a2_3_2_ (
	.combout(alu_func_0_0_0_a2_3_0),
	.dataa(ins2core_30),
	.datab(alu_func_0_0_0_a2_3_a[2]),
	.datac(fsm_dly_0_1_0_0_a2_0),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_a2_3_2_.operation_mode="normal";
defparam alu_func_0_0_0_a2_3_2_.output_mode="comb_only";
defparam alu_func_0_0_0_a2_3_2_.lut_mask="4000";
defparam alu_func_0_0_0_a2_3_2_.synch_mode="off";
defparam alu_func_0_0_0_a2_3_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_a2_3_a_2_ (
	.combout(alu_func_0_0_0_a2_3_a[2]),
	.dataa(ins2core_0),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_a2_3_a_2_.operation_mode="normal";
defparam alu_func_0_0_0_a2_3_a_2_.output_mode="comb_only";
defparam alu_func_0_0_0_a2_3_a_2_.lut_mask="0008";
defparam alu_func_0_0_0_a2_3_a_2_.synch_mode="off";
defparam alu_func_0_0_0_a2_3_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_a2_0_2_ (
	.combout(ext_ctl_0_0_a2_0_0),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ext_ctl_0_0_a2_0_a[2]),
	.datad(ext_ctl_0_0_a2_6[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_a2_0_2_.operation_mode="normal";
defparam ext_ctl_0_0_a2_0_2_.output_mode="comb_only";
defparam ext_ctl_0_0_a2_0_2_.lut_mask="1000";
defparam ext_ctl_0_0_a2_0_2_.synch_mode="off";
defparam ext_ctl_0_0_a2_0_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_a2_0_a_2_ (
	.combout(ext_ctl_0_0_a2_0_a[2]),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_a2_0_a_2_.operation_mode="normal";
defparam ext_ctl_0_0_a2_0_a_2_.output_mode="comb_only";
defparam ext_ctl_0_0_a2_0_a_2_.lut_mask="0101";
defparam ext_ctl_0_0_a2_0_a_2_.synch_mode="off";
defparam ext_ctl_0_0_a2_0_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_1_1_0_0_a2_1_cZ (
	.combout(dmem_ctl_1_1_0_0_a2_1),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(dmem_ctl_1_1_0_0_a2_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_1_1_0_0_a2_1_cZ.operation_mode="normal";
defparam dmem_ctl_1_1_0_0_a2_1_cZ.output_mode="comb_only";
defparam dmem_ctl_1_1_0_0_a2_1_cZ.lut_mask="0200";
defparam dmem_ctl_1_1_0_0_a2_1_cZ.synch_mode="off";
defparam dmem_ctl_1_1_0_0_a2_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_1_1_0_0_a2_1_a_cZ (
	.combout(dmem_ctl_1_1_0_0_a2_1_a),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_1_1_0_0_a2_1_a_cZ.operation_mode="normal";
defparam dmem_ctl_1_1_0_0_a2_1_a_cZ.output_mode="comb_only";
defparam dmem_ctl_1_1_0_0_a2_1_a_cZ.lut_mask="2020";
defparam dmem_ctl_1_1_0_0_a2_1_a_cZ.synch_mode="off";
defparam dmem_ctl_1_1_0_0_a2_1_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_a2_4_cZ (
	.combout(alu_func_0_1_0_0_0_a2_4),
	.dataa(ins2core_0),
	.datab(ins2core_3),
	.datac(alu_func_0_1_0_0_0_a2_4_a),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_a2_4_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_a2_4_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_a2_4_cZ.lut_mask="4000";
defparam alu_func_0_1_0_0_0_a2_4_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_a2_4_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_a2_4_a_cZ (
	.combout(alu_func_0_1_0_0_0_a2_4_a),
	.dataa(ins2core_5),
	.datab(ins2core_2),
	.datac(ins2core_4),
	.datad(ins2core_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_a2_4_a_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_a2_4_a_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_a2_4_a_cZ.lut_mask="0200";
defparam alu_func_0_1_0_0_0_a2_4_a_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_a2_4_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_2_0_ (
	.combout(pc_gen_ctl_0_0_a2_2_0),
	.dataa(ins2core_5),
	.datab(ins2core_2),
	.datac(ins2core_4),
	.datad(pc_gen_ctl_0_0_a2_2_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_2_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_2_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_2_0_.lut_mask="1110";
defparam pc_gen_ctl_0_0_a2_2_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_2_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_2_a_0_ (
	.combout(pc_gen_ctl_0_0_a2_2_a[0]),
	.dataa(VCC),
	.datab(ins2core_0),
	.datac(ins2core_1),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_2_a_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_2_a_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_2_a_0_.lut_mask="00f3";
defparam pc_gen_ctl_0_0_a2_2_a_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_2_a_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_0_1_0_0_a_cZ (
	.combout(dmem_ctl_0_1_0_0_a),
	.dataa(ins2core_26),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_0_1_0_0_a_cZ.operation_mode="normal";
defparam dmem_ctl_0_1_0_0_a_cZ.output_mode="comb_only";
defparam dmem_ctl_0_1_0_0_a_cZ.lut_mask="008c";
defparam dmem_ctl_0_1_0_0_a_cZ.synch_mode="off";
defparam dmem_ctl_0_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_2_1_0_0_a_cZ (
	.combout(dmem_ctl_2_1_0_0_a),
	.dataa(ins2core_31),
	.datab(ins2core_26),
	.datac(ins2core_29),
	.datad(ins2core_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_2_1_0_0_a_cZ.operation_mode="normal";
defparam dmem_ctl_2_1_0_0_a_cZ.output_mode="comb_only";
defparam dmem_ctl_2_1_0_0_a_cZ.lut_mask="444e";
defparam dmem_ctl_2_1_0_0_a_cZ.synch_mode="off";
defparam dmem_ctl_2_1_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_o2_2_ (
	.combout(ext_ctl_0_0_o2_0),
	.dataa(ext_ctl_0_0_o2_a[2]),
	.datab(ins2core_26),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_o2_2_.operation_mode="normal";
defparam ext_ctl_0_0_o2_2_.output_mode="comb_only";
defparam ext_ctl_0_0_o2_2_.lut_mask="ff08";
defparam ext_ctl_0_0_o2_2_.synch_mode="off";
defparam ext_ctl_0_0_o2_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_o2_a_2_ (
	.combout(ext_ctl_0_0_o2_a[2]),
	.dataa(ins2core_18),
	.datab(ins2core_19),
	.datac(ins2core_17),
	.datad(ins2core_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_o2_a_2_.operation_mode="normal";
defparam ext_ctl_0_0_o2_a_2_.output_mode="comb_only";
defparam ext_ctl_0_0_o2_a_2_.lut_mask="0001";
defparam ext_ctl_0_0_o2_a_2_.synch_mode="off";
defparam ext_ctl_0_0_o2_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_o2_2_ (
	.combout(alu_func_0_0_0_o2[2]),
	.dataa(ins2core_5),
	.datab(ins2core_4),
	.datac(ins2core_1),
	.datad(alu_func_0_0_0_o2_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_o2_2_.operation_mode="normal";
defparam alu_func_0_0_0_o2_2_.output_mode="comb_only";
defparam alu_func_0_0_0_o2_2_.lut_mask="6400";
defparam alu_func_0_0_0_o2_2_.synch_mode="off";
defparam alu_func_0_0_0_o2_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_o2_a_2_ (
	.combout(alu_func_0_0_0_o2_a[2]),
	.dataa(ins2core_5),
	.datab(ins2core_2),
	.datac(ins2core_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_o2_a_2_.operation_mode="normal";
defparam alu_func_0_0_0_o2_a_2_.output_mode="comb_only";
defparam alu_func_0_0_0_o2_a_2_.lut_mask="0b0b";
defparam alu_func_0_0_0_o2_a_2_.synch_mode="off";
defparam alu_func_0_0_0_o2_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell rd_sel_0_1_0_0_0_o2_cZ (
	.combout(rd_sel_0_1_0_0_0_o2),
	.dataa(VCC),
	.datab(ins2core_2),
	.datac(ins2core_3),
	.datad(rd_sel_0_1_0_0_0_o2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rd_sel_0_1_0_0_0_o2_cZ.operation_mode="normal";
defparam rd_sel_0_1_0_0_0_o2_cZ.output_mode="comb_only";
defparam rd_sel_0_1_0_0_0_o2_cZ.lut_mask="0300";
defparam rd_sel_0_1_0_0_0_o2_cZ.synch_mode="off";
defparam rd_sel_0_1_0_0_0_o2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell rd_sel_0_1_0_0_0_o2_a_cZ (
	.combout(rd_sel_0_1_0_0_0_o2_a),
	.dataa(ins2core_5),
	.datab(ins2core_0),
	.datac(ins2core_4),
	.datad(ins2core_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rd_sel_0_1_0_0_0_o2_a_cZ.operation_mode="normal";
defparam rd_sel_0_1_0_0_0_o2_a_cZ.output_mode="comb_only";
defparam rd_sel_0_1_0_0_0_o2_a_cZ.lut_mask="1f11";
defparam rd_sel_0_1_0_0_0_o2_a_cZ.synch_mode="off";
defparam rd_sel_0_1_0_0_0_o2_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell wb_mux_0_0_o2_0_ (
	.combout(wb_mux_0_0_o2_0),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(wb_mux_0_0_o2_a_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_mux_0_0_o2_0_.operation_mode="normal";
defparam wb_mux_0_0_o2_0_.output_mode="comb_only";
defparam wb_mux_0_0_o2_0_.lut_mask="1500";
defparam wb_mux_0_0_o2_0_.synch_mode="off";
defparam wb_mux_0_0_o2_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell wb_mux_0_0_o2_a_0_ (
	.combout(wb_mux_0_0_o2_a_0),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(ins2core_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_mux_0_0_o2_a_0_.operation_mode="normal";
defparam wb_mux_0_0_o2_a_0_.output_mode="comb_only";
defparam wb_mux_0_0_o2_a_0_.lut_mask="2022";
defparam wb_mux_0_0_o2_a_0_.synch_mode="off";
defparam wb_mux_0_0_o2_a_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_a2_3_cZ (
	.combout(alu_func_0_1_0_0_0_a2_3),
	.dataa(ins2core_0),
	.datab(ins2core_1),
	.datac(alu_func_0_1_0_0_0_a2_3_a),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_a2_3_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_a2_3_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_a2_3_cZ.lut_mask="4000";
defparam alu_func_0_1_0_0_0_a2_3_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_a2_3_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_1_0_0_0_a2_3_a_cZ (
	.combout(alu_func_0_1_0_0_0_a2_3_a),
	.dataa(ins2core_5),
	.datab(ins2core_2),
	.datac(ins2core_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_1_0_0_0_a2_3_a_cZ.operation_mode="normal";
defparam alu_func_0_1_0_0_0_a2_3_a_cZ.output_mode="comb_only";
defparam alu_func_0_1_0_0_0_a2_3_a_cZ.lut_mask="0101";
defparam alu_func_0_1_0_0_0_a2_3_a_cZ.synch_mode="off";
defparam alu_func_0_1_0_0_0_a2_3_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_1_1_0_0_0_a2_0_0_cZ (
	.combout(alu_func_1_1_0_0_0_a2_0_0),
	.dataa(ins2core_2),
	.datab(ins2core_4),
	.datac(ins2core_1),
	.datad(alu_func_1_1_0_0_0_a2_0_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_1_1_0_0_0_a2_0_0_cZ.operation_mode="normal";
defparam alu_func_1_1_0_0_0_a2_0_0_cZ.output_mode="comb_only";
defparam alu_func_1_1_0_0_0_a2_0_0_cZ.lut_mask="1200";
defparam alu_func_1_1_0_0_0_a2_0_0_cZ.synch_mode="off";
defparam alu_func_1_1_0_0_0_a2_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_1_1_0_0_0_a2_0_0_a_cZ (
	.combout(alu_func_1_1_0_0_0_a2_0_0_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(ins2core_5),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_1_1_0_0_0_a2_0_0_a_cZ.operation_mode="normal";
defparam alu_func_1_1_0_0_0_a2_0_0_a_cZ.output_mode="comb_only";
defparam alu_func_1_1_0_0_0_a2_0_0_a_cZ.lut_mask="00f0";
defparam alu_func_1_1_0_0_0_a2_0_0_a_cZ.synch_mode="off";
defparam alu_func_1_1_0_0_0_a2_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_a2_1_0_1_ (
	.combout(muxa_ctl_0_0_0_a2_1_0_0),
	.dataa(ins2core_4),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(muxa_ctl_0_0_0_a2_1_0_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_a2_1_0_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_a2_1_0_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_a2_1_0_1_.lut_mask="a200";
defparam muxa_ctl_0_0_0_a2_1_0_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_a2_1_0_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_a2_1_0_a_1_ (
	.combout(muxa_ctl_0_0_0_a2_1_0_a[1]),
	.dataa(ins2core_5),
	.datab(ins2core_0),
	.datac(ins2core_2),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_a2_1_0_a_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_a2_1_0_a_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_a2_1_0_a_1_.lut_mask="0504";
defparam muxa_ctl_0_0_0_a2_1_0_a_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_a2_1_0_a_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_2_5_2_ (
	.combout(pc_gen_ctl_0_0_a2_2_5[2]),
	.dataa(pc_gen_ctl_0_0_a2_2_5_a[2]),
	.datab(ins2core_31),
	.datac(ins2core_30),
	.datad(ins2core_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_2_5_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_2_5_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_2_5_2_.lut_mask="0020";
defparam pc_gen_ctl_0_0_a2_2_5_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_2_5_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_2_5_a_2_ (
	.combout(pc_gen_ctl_0_0_a2_2_5_a[2]),
	.dataa(ins2core_24),
	.datab(ins2core_25),
	.datac(ins2core_21),
	.datad(ins2core_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_2_5_a_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_2_5_a_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_2_5_a_2_.lut_mask="0001";
defparam pc_gen_ctl_0_0_a2_2_5_a_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_2_5_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_0_1_0_0_a2_2_cZ (
	.combout(fsm_dly_0_1_0_0_a2_2),
	.dataa(ins2core_4),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(fsm_dly_0_1_0_0_a2_2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_0_1_0_0_a2_2_cZ.operation_mode="normal";
defparam fsm_dly_0_1_0_0_a2_2_cZ.output_mode="comb_only";
defparam fsm_dly_0_1_0_0_a2_2_cZ.lut_mask="1000";
defparam fsm_dly_0_1_0_0_a2_2_cZ.synch_mode="off";
defparam fsm_dly_0_1_0_0_a2_2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_0_1_0_0_a2_2_a_cZ (
	.combout(fsm_dly_0_1_0_0_a2_2_a),
	.dataa(VCC),
	.datab(ins2core_5),
	.datac(ins2core_0),
	.datad(ins2core_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_0_1_0_0_a2_2_a_cZ.operation_mode="normal";
defparam fsm_dly_0_1_0_0_a2_2_a_cZ.output_mode="comb_only";
defparam fsm_dly_0_1_0_0_a2_2_a_cZ.lut_mask="0003";
defparam fsm_dly_0_1_0_0_a2_2_a_cZ.synch_mode="off";
defparam fsm_dly_0_1_0_0_a2_2_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_a2_6_2_ (
	.combout(ext_ctl_0_0_a2_6[2]),
	.dataa(ins2core_0),
	.datab(ins2core_4),
	.datac(ins2core_1),
	.datad(alu_func_0_1_0_0_0_a2_3_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_a2_6_2_.operation_mode="normal";
defparam ext_ctl_0_0_a2_6_2_.output_mode="comb_only";
defparam ext_ctl_0_0_a2_6_2_.lut_mask="3100";
defparam ext_ctl_0_0_a2_6_2_.synch_mode="off";
defparam ext_ctl_0_0_a2_6_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_a2_1_2_ (
	.combout(ext_ctl_0_0_a2_1_0),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(ext_ctl_0_0_a2_2[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_a2_1_2_.operation_mode="normal";
defparam ext_ctl_0_0_a2_1_2_.output_mode="comb_only";
defparam ext_ctl_0_0_a2_1_2_.lut_mask="8000";
defparam ext_ctl_0_0_a2_1_2_.synch_mode="off";
defparam ext_ctl_0_0_a2_1_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxb_ctl_0_1_0_0_0_a2_0_0_cZ (
	.combout(muxb_ctl_0_1_0_0_0_a2_0_0),
	.dataa(ins2core_0),
	.datab(ins2core_4),
	.datac(ins2core_1),
	.datad(muxb_ctl_0_1_0_0_0_a2_0_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_0_1_0_0_0_a2_0_0_cZ.operation_mode="normal";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_cZ.output_mode="comb_only";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_cZ.lut_mask="3100";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_cZ.synch_mode="off";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxb_ctl_0_1_0_0_0_a2_0_0_a_cZ (
	.combout(muxb_ctl_0_1_0_0_0_a2_0_0_a),
	.dataa(VCC),
	.datab(VCC),
	.datac(ins2core_2),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_0_1_0_0_0_a2_0_0_a_cZ.operation_mode="normal";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_a_cZ.output_mode="comb_only";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_a_cZ.lut_mask="000f";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_a_cZ.synch_mode="off";
defparam muxb_ctl_0_1_0_0_0_a2_0_0_a_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_1_1_0_0_a2_cZ (
	.combout(fsm_dly_1_1_0_0_a2),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(ext_ctl_0_0_a2_2[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_1_1_0_0_a2_cZ.operation_mode="normal";
defparam fsm_dly_1_1_0_0_a2_cZ.output_mode="comb_only";
defparam fsm_dly_1_1_0_0_a2_cZ.lut_mask="0400";
defparam fsm_dly_1_1_0_0_a2_cZ.synch_mode="off";
defparam fsm_dly_1_1_0_0_a2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_1_2_ (
	.combout(pc_gen_ctl_0_0_a2_1_2),
	.dataa(VCC),
	.datab(ins2core_31),
	.datac(ins2core_30),
	.datad(pc_gen_ctl_0_0_a2_1_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_1_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_1_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_1_2_.lut_mask="0c00";
defparam pc_gen_ctl_0_0_a2_1_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_1_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_1_a_2_ (
	.combout(pc_gen_ctl_0_0_a2_1_a[2]),
	.dataa(ins2core_26),
	.datab(ins2core_29),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_1_a_2_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_1_a_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_1_a_2_.lut_mask="03ab";
defparam pc_gen_ctl_0_0_a2_1_a_2_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_1_a_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_1_0_0_a2_0_cZ (
	.combout(muxa_ctl_0_1_0_0_a2_0),
	.dataa(ins2core_26),
	.datab(ins2core_27),
	.datac(ins2core_28),
	.datad(ext_ctl_0_0_a2_3_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_1_0_0_a2_0_cZ.operation_mode="normal";
defparam muxa_ctl_0_1_0_0_a2_0_cZ.output_mode="comb_only";
defparam muxa_ctl_0_1_0_0_a2_0_cZ.lut_mask="0800";
defparam muxa_ctl_0_1_0_0_a2_0_cZ.synch_mode="off";
defparam muxa_ctl_0_1_0_0_a2_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_1_0_0_a2_1_cZ (
	.combout(muxa_ctl_0_1_0_0_a2_1),
	.dataa(ins2core_29),
	.datab(ins2core_28),
	.datac(ext_ctl_0_0_a2_2[2]),
	.datad(alu_func_0_0_0_a2_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_1_0_0_a2_1_cZ.operation_mode="normal";
defparam muxa_ctl_0_1_0_0_a2_1_cZ.output_mode="comb_only";
defparam muxa_ctl_0_1_0_0_a2_1_cZ.lut_mask="1000";
defparam muxa_ctl_0_1_0_0_a2_1_cZ.synch_mode="off";
defparam muxa_ctl_0_1_0_0_a2_1_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_0_0_0_a2_7_2_ (
	.combout(alu_func_0_0_0_a2_7_0),
	.dataa(ins2core_30),
	.datab(ins2core_26),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_0_0_0_a2_7_2_.operation_mode="normal";
defparam alu_func_0_0_0_a2_7_2_.output_mode="comb_only";
defparam alu_func_0_0_0_a2_7_2_.lut_mask="0001";
defparam alu_func_0_0_0_a2_7_2_.synch_mode="off";
defparam alu_func_0_0_0_a2_7_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_a2_2_1_ (
	.combout(muxa_ctl_0_0_0_a2_2_0),
	.dataa(ins2core_4),
	.datab(ins2core_1),
	.datac(ins2core_3),
	.datad(muxa_ctl_0_0_0_a2_2_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_a2_2_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_a2_2_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_a2_2_1_.lut_mask="4005";
defparam muxa_ctl_0_0_0_a2_2_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_a2_2_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell muxa_ctl_0_0_0_a2_2_a_1_ (
	.combout(muxa_ctl_0_0_0_a2_2_a[1]),
	.dataa(VCC),
	.datab(ins2core_5),
	.datac(ins2core_2),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_0_0_0_a2_2_a_1_.operation_mode="normal";
defparam muxa_ctl_0_0_0_a2_2_a_1_.output_mode="comb_only";
defparam muxa_ctl_0_0_0_a2_2_a_1_.lut_mask="0c33";
defparam muxa_ctl_0_0_0_a2_2_a_1_.synch_mode="off";
defparam muxa_ctl_0_0_0_a2_2_a_1_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_1_1_0_0_a2_2_cZ (
	.combout(fsm_dly_1_1_0_0_a2_2),
	.dataa(ins2core_5),
	.datab(ins2core_2),
	.datac(ins2core_4),
	.datad(ins2core_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_1_1_0_0_a2_2_cZ.operation_mode="normal";
defparam fsm_dly_1_1_0_0_a2_2_cZ.output_mode="comb_only";
defparam fsm_dly_1_1_0_0_a2_2_cZ.lut_mask="1000";
defparam fsm_dly_1_1_0_0_a2_2_cZ.synch_mode="off";
defparam fsm_dly_1_1_0_0_a2_2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_3_1_0_a2_1_a2_cZ (
	.combout(dmem_ctl_3_1_0_a2_1_a2),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(dmem_ctl_2_1_0_0_o2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_3_1_0_a2_1_a2_cZ.operation_mode="normal";
defparam dmem_ctl_3_1_0_a2_1_a2_cZ.output_mode="comb_only";
defparam dmem_ctl_3_1_0_a2_1_a2_cZ.lut_mask="0020";
defparam dmem_ctl_3_1_0_a2_1_a2_cZ.synch_mode="off";
defparam dmem_ctl_3_1_0_a2_1_a2_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_a2_0_2_ (
	.combout(pc_gen_ctl_0_a2_0_0),
	.dataa(ins2core_17),
	.datab(ins2core_20),
	.datac(ins2core_18),
	.datad(ins2core_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_a2_0_2_.operation_mode="normal";
defparam pc_gen_ctl_0_a2_0_2_.output_mode="comb_only";
defparam pc_gen_ctl_0_a2_0_2_.lut_mask="0001";
defparam pc_gen_ctl_0_a2_0_2_.synch_mode="off";
defparam pc_gen_ctl_0_a2_0_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_a2_3_2_ (
	.combout(ext_ctl_0_0_a2_3_0),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_29),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_a2_3_2_.operation_mode="normal";
defparam ext_ctl_0_0_a2_3_2_.output_mode="comb_only";
defparam ext_ctl_0_0_a2_3_2_.lut_mask="0101";
defparam ext_ctl_0_0_a2_3_2_.synch_mode="off";
defparam ext_ctl_0_0_a2_3_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_1_0_ (
	.combout(pc_gen_ctl_0_0_a2_1[0]),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_27),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_1_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_1_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_1_0_.lut_mask="0002";
defparam pc_gen_ctl_0_0_a2_1_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_1_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell pc_gen_ctl_0_0_a2_3_0_ (
	.combout(pc_gen_ctl_0_0_a2_3_0),
	.dataa(ins2core_31),
	.datab(ins2core_30),
	.datac(ins2core_26),
	.datad(ins2core_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_0_0_a2_3_0_.operation_mode="normal";
defparam pc_gen_ctl_0_0_a2_3_0_.output_mode="comb_only";
defparam pc_gen_ctl_0_0_a2_3_0_.lut_mask="0001";
defparam pc_gen_ctl_0_0_a2_3_0_.synch_mode="off";
defparam pc_gen_ctl_0_0_a2_3_0_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell ext_ctl_0_0_a2_2_2_ (
	.combout(ext_ctl_0_0_a2_2[2]),
	.dataa(VCC),
	.datab(VCC),
	.datac(ins2core_31),
	.datad(ins2core_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_0_0_a2_2_2_.operation_mode="normal";
defparam ext_ctl_0_0_a2_2_2_.output_mode="comb_only";
defparam ext_ctl_0_0_a2_2_2_.lut_mask="000f";
defparam ext_ctl_0_0_a2_2_2_.synch_mode="off";
defparam ext_ctl_0_0_a2_2_2_.sum_lutc_input="datac";
// @10:44
  cyclone_lcell fsm_dly_0_1_0_0_a2_0_cZ (
	.combout(fsm_dly_0_1_0_0_a2_0),
	.dataa(ins2core_5),
	.datab(ins2core_2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam fsm_dly_0_1_0_0_a2_0_cZ.operation_mode="normal";
defparam fsm_dly_0_1_0_0_a2_0_cZ.output_mode="comb_only";
defparam fsm_dly_0_1_0_0_a2_0_cZ.lut_mask="1111";
defparam fsm_dly_0_1_0_0_a2_0_cZ.synch_mode="off";
defparam fsm_dly_0_1_0_0_a2_0_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell alu_func_4_1_0_0_0_a2_6_cZ (
	.combout(alu_func_4_1_0_0_0_a2_6),
	.dataa(VCC),
	.datab(VCC),
	.datac(ins2core_5),
	.datad(ins2core_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_4_1_0_0_0_a2_6_cZ.operation_mode="normal";
defparam alu_func_4_1_0_0_0_a2_6_cZ.output_mode="comb_only";
defparam alu_func_4_1_0_0_0_a2_6_cZ.lut_mask="00f0";
defparam alu_func_4_1_0_0_0_a2_6_cZ.synch_mode="off";
defparam alu_func_4_1_0_0_0_a2_6_cZ.sum_lutc_input="datac";
// @10:44
  cyclone_lcell dmem_ctl_2_1_0_0_o2_cZ (
	.combout(dmem_ctl_2_1_0_0_o2),
	.dataa(ins2core_29),
	.datab(ins2core_27),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_2_1_0_0_o2_cZ.operation_mode="normal";
defparam dmem_ctl_2_1_0_0_o2_cZ.output_mode="comb_only";
defparam dmem_ctl_2_1_0_0_o2_cZ.lut_mask="eeee";
defparam dmem_ctl_2_1_0_0_o2_cZ.synch_mode="off";
defparam dmem_ctl_2_1_0_0_o2_cZ.sum_lutc_input="datac";
endmodule /* decoder */

// VQM4.1+ 
module muxb_ctl_reg_clr_cls (
  pc_gen_ctl_0_0_a2_1_0,
  ins2core_0,
  muxb_ctl_o_0,
  muxb_ctl_o_1,
  muxa_ctl_0_1_0_0_a2_1,
  muxb_ctl_0_1_0_0_0_a2,
  muxb_ctl_0_1_0_0_0_a2_0_0,
  fsm_dly_1_1_0_0_a2_2,
  NET1572_i_i,
  NET1606_i,
  dmem_ctl_0_1_0_0_a2_0,
  muxb_ctl_1_1_0_0_0_a,
  CLK
);
input pc_gen_ctl_0_0_a2_1_0 ;
input ins2core_0 ;
output muxb_ctl_o_0 ;
output muxb_ctl_o_1 ;
input muxa_ctl_0_1_0_0_a2_1 ;
input muxb_ctl_0_1_0_0_0_a2 ;
input muxb_ctl_0_1_0_0_0_a2_0_0 ;
input fsm_dly_1_1_0_0_a2_2 ;
input NET1572_i_i ;
input NET1606_i ;
input dmem_ctl_0_1_0_0_a2_0 ;
input muxb_ctl_1_1_0_0_0_a ;
input CLK ;
wire pc_gen_ctl_0_0_a2_1_0 ;
wire ins2core_0 ;
wire muxb_ctl_o_0 ;
wire muxb_ctl_o_1 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire muxb_ctl_0_1_0_0_0_a2 ;
wire muxb_ctl_0_1_0_0_0_a2_0_0 ;
wire fsm_dly_1_1_0_0_a2_2 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire dmem_ctl_0_1_0_0_a2_0 ;
wire muxb_ctl_1_1_0_0_0_a ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:126
  cyclone_lcell muxb_ctl_o_1__Z (
	.regout(muxb_ctl_o_1),
	.clk(CLK),
	.dataa(ins2core_0),
	.datab(muxb_ctl_1_1_0_0_0_a),
	.datac(pc_gen_ctl_0_0_a2_1_0),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_o_1__Z.operation_mode="normal";
defparam muxb_ctl_o_1__Z.output_mode="reg_only";
defparam muxb_ctl_o_1__Z.lut_mask="fff4";
defparam muxb_ctl_o_1__Z.synch_mode="on";
defparam muxb_ctl_o_1__Z.sum_lutc_input="datac";
// @18:126
  cyclone_lcell muxb_ctl_o_0__Z (
	.regout(muxb_ctl_o_0),
	.clk(CLK),
	.dataa(fsm_dly_1_1_0_0_a2_2),
	.datab(muxb_ctl_0_1_0_0_0_a2_0_0),
	.datac(muxb_ctl_0_1_0_0_0_a2),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_o_0__Z.operation_mode="normal";
defparam muxb_ctl_o_0__Z.output_mode="reg_only";
defparam muxb_ctl_o_0__Z.lut_mask="fef0";
defparam muxb_ctl_o_0__Z.synch_mode="on";
defparam muxb_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* muxb_ctl_reg_clr_cls */

// VQM4.1+ 
module wb_mux_ctl_reg_clr_cls (
  wb_mux_0_0_o2_a_0,
  ins2core_1,
  ins2core_0,
  ins2core_2,
  wb_mux_ctl_o_0,
  NET1572_i_i,
  NET1606_i,
  CLK
);
input wb_mux_0_0_o2_a_0 ;
input ins2core_1 ;
input ins2core_0 ;
input ins2core_2 ;
output wb_mux_ctl_o_0 ;
input NET1572_i_i ;
input NET1606_i ;
input CLK ;
wire wb_mux_0_0_o2_a_0 ;
wire ins2core_1 ;
wire ins2core_0 ;
wire ins2core_2 ;
wire wb_mux_ctl_o_0 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:130
  cyclone_lcell wb_mux_ctl_o_0__Z (
	.regout(wb_mux_ctl_o_0),
	.clk(CLK),
	.dataa(ins2core_2),
	.datab(ins2core_0),
	.datac(ins2core_1),
	.datad(wb_mux_0_0_o2_a_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_mux_ctl_o_0__Z.operation_mode="normal";
defparam wb_mux_ctl_o_0__Z.output_mode="reg_only";
defparam wb_mux_ctl_o_0__Z.lut_mask="1500";
defparam wb_mux_ctl_o_0__Z.synch_mode="on";
defparam wb_mux_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* wb_mux_ctl_reg_clr_cls */

// VQM4.1+ 
module wb_we_reg_clr_cls (
  ins2core_0,
  ins2core_1,
  ins2core_2,
  wb_we_o_0,
  NET1572_i_i,
  NET1606_i,
  wb_we_1df0_a,
  CLK
);
input ins2core_0 ;
input ins2core_1 ;
input ins2core_2 ;
output wb_we_o_0 ;
input NET1572_i_i ;
input NET1606_i ;
input wb_we_1df0_a ;
input CLK ;
wire ins2core_0 ;
wire ins2core_1 ;
wire ins2core_2 ;
wire wb_we_o_0 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire wb_we_1df0_a ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:131
  cyclone_lcell wb_we_o_0__Z (
	.regout(wb_we_o_0),
	.clk(CLK),
	.dataa(ins2core_2),
	.datab(ins2core_1),
	.datac(ins2core_0),
	.datad(wb_we_1df0_a),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_we_o_0__Z.operation_mode="normal";
defparam wb_we_o_0__Z.output_mode="reg_only";
defparam wb_we_o_0__Z.lut_mask="1200";
defparam wb_we_o_0__Z.synch_mode="on";
defparam wb_we_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* wb_we_reg_clr_cls */

// VQM4.1+ 
module wb_we_reg (
  wb_we_o_1_0,
  wb_we_o_0_0,
  wb_we_o_0,
  CLK
);
input wb_we_o_1_0 ;
input wb_we_o_0_0 ;
output wb_we_o_0 ;
input CLK ;
wire wb_we_o_1_0 ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:177
  cyclone_lcell wb_we_o_0__Z (
	.regout(wb_we_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(wb_we_o_0_0),
	.datad(wb_we_o_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_we_o_0__Z.operation_mode="normal";
defparam wb_we_o_0__Z.output_mode="reg_only";
defparam wb_we_o_0__Z.lut_mask="fff0";
defparam wb_we_o_0__Z.synch_mode="off";
defparam wb_we_o_0__Z.sum_lutc_input="datac";
endmodule /* wb_we_reg */

// VQM4.1+ 
module wb_mux_ctl_reg_clr (
  wb_mux_ctl_o_0_0,
  wb_mux_ctl_o_0,
  NET1640_i,
  CLK
);
input wb_mux_ctl_o_0_0 ;
output wb_mux_ctl_o_0 ;
input NET1640_i ;
input CLK ;
wire wb_mux_ctl_o_0_0 ;
wire wb_mux_ctl_o_0 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:153
  cyclone_lcell wb_mux_ctl_o_0__Z (
	.regout(wb_mux_ctl_o_0),
	.clk(CLK),
	.dataa(wb_mux_ctl_o_0_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_mux_ctl_o_0__Z.operation_mode="normal";
defparam wb_mux_ctl_o_0__Z.output_mode="reg_only";
defparam wb_mux_ctl_o_0__Z.lut_mask="aaaa";
defparam wb_mux_ctl_o_0__Z.synch_mode="on";
defparam wb_mux_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* wb_mux_ctl_reg_clr */

// VQM4.1+ 
module muxb_ctl_reg_clr (
  muxb_ctl_o_0_0,
  muxb_ctl_o_0_1,
  muxb_ctl_o_0,
  muxb_ctl_o_1,
  NET1640_i,
  CLK
);
input muxb_ctl_o_0_0 ;
input muxb_ctl_o_0_1 ;
output muxb_ctl_o_0 ;
output muxb_ctl_o_1 ;
input NET1640_i ;
input CLK ;
wire muxb_ctl_o_0_0 ;
wire muxb_ctl_o_0_1 ;
wire muxb_ctl_o_0 ;
wire muxb_ctl_o_1 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:149
  cyclone_lcell muxb_ctl_o_1__Z (
	.regout(muxb_ctl_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(muxb_ctl_o_0_1),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_o_1__Z.operation_mode="normal";
defparam muxb_ctl_o_1__Z.output_mode="reg_only";
defparam muxb_ctl_o_1__Z.lut_mask="ff00";
defparam muxb_ctl_o_1__Z.synch_mode="on";
defparam muxb_ctl_o_1__Z.sum_lutc_input="datac";
// @18:149
  cyclone_lcell muxb_ctl_o_0__Z (
	.regout(muxb_ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(muxb_ctl_o_0_0),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxb_ctl_o_0__Z.operation_mode="normal";
defparam muxb_ctl_o_0__Z.output_mode="reg_only";
defparam muxb_ctl_o_0__Z.lut_mask="ff00";
defparam muxb_ctl_o_0__Z.synch_mode="on";
defparam muxb_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* muxb_ctl_reg_clr */

// VQM4.1+ 
module dmem_ctl_reg_clr (
  dmem_ctl_o_0_0,
  dmem_ctl_o_0_1,
  dmem_ctl_o_0_2,
  dmem_ctl_o_0_3,
  dmem_ctl_o_0,
  dmem_ctl_o_1,
  dmem_ctl_o_2,
  dmem_ctl_o_3,
  NET1640_i,
  CLK
);
input dmem_ctl_o_0_0 ;
input dmem_ctl_o_0_1 ;
input dmem_ctl_o_0_2 ;
input dmem_ctl_o_0_3 ;
output dmem_ctl_o_0 ;
output dmem_ctl_o_1 ;
output dmem_ctl_o_2 ;
output dmem_ctl_o_3 ;
input NET1640_i ;
input CLK ;
wire dmem_ctl_o_0_0 ;
wire dmem_ctl_o_0_1 ;
wire dmem_ctl_o_0_2 ;
wire dmem_ctl_o_0_3 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_2 ;
wire dmem_ctl_o_3 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:152
  cyclone_lcell dmem_ctl_o_3__Z (
	.regout(dmem_ctl_o_3),
	.clk(CLK),
	.dataa(dmem_ctl_o_0_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_3__Z.operation_mode="normal";
defparam dmem_ctl_o_3__Z.output_mode="reg_only";
defparam dmem_ctl_o_3__Z.lut_mask="aaaa";
defparam dmem_ctl_o_3__Z.synch_mode="on";
defparam dmem_ctl_o_3__Z.sum_lutc_input="datac";
// @18:152
  cyclone_lcell dmem_ctl_o_2__Z (
	.regout(dmem_ctl_o_2),
	.clk(CLK),
	.dataa(dmem_ctl_o_0_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_2__Z.operation_mode="normal";
defparam dmem_ctl_o_2__Z.output_mode="reg_only";
defparam dmem_ctl_o_2__Z.lut_mask="aaaa";
defparam dmem_ctl_o_2__Z.synch_mode="on";
defparam dmem_ctl_o_2__Z.sum_lutc_input="datac";
// @18:152
  cyclone_lcell dmem_ctl_o_1__Z (
	.regout(dmem_ctl_o_1),
	.clk(CLK),
	.dataa(dmem_ctl_o_0_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_1__Z.operation_mode="normal";
defparam dmem_ctl_o_1__Z.output_mode="reg_only";
defparam dmem_ctl_o_1__Z.lut_mask="aaaa";
defparam dmem_ctl_o_1__Z.synch_mode="on";
defparam dmem_ctl_o_1__Z.sum_lutc_input="datac";
// @18:152
  cyclone_lcell dmem_ctl_o_0__Z (
	.regout(dmem_ctl_o_0),
	.clk(CLK),
	.dataa(dmem_ctl_o_0_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_0__Z.operation_mode="normal";
defparam dmem_ctl_o_0__Z.output_mode="reg_only";
defparam dmem_ctl_o_0__Z.lut_mask="aaaa";
defparam dmem_ctl_o_0__Z.synch_mode="on";
defparam dmem_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* dmem_ctl_reg_clr */

// VQM4.1+ 
module alu_func_reg_clr (
  alu_func_o_0_0,
  alu_func_o_0_1,
  alu_func_o_0_2,
  alu_func_o_0_3,
  alu_func_o_0_4,
  alu_func_o_0,
  alu_func_o_1,
  alu_func_o_2,
  alu_func_o_3,
  alu_func_o_4,
  NET1640_i,
  CLK
);
input alu_func_o_0_0 ;
input alu_func_o_0_1 ;
input alu_func_o_0_2 ;
input alu_func_o_0_3 ;
input alu_func_o_0_4 ;
output alu_func_o_0 ;
output alu_func_o_1 ;
output alu_func_o_2 ;
output alu_func_o_3 ;
output alu_func_o_4 ;
input NET1640_i ;
input CLK ;
wire alu_func_o_0_0 ;
wire alu_func_o_0_1 ;
wire alu_func_o_0_2 ;
wire alu_func_o_0_3 ;
wire alu_func_o_0_4 ;
wire alu_func_o_0 ;
wire alu_func_o_1 ;
wire alu_func_o_2 ;
wire alu_func_o_3 ;
wire alu_func_o_4 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:150
  cyclone_lcell alu_func_o_4__Z (
	.regout(alu_func_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(alu_func_o_0_4),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_4__Z.operation_mode="normal";
defparam alu_func_o_4__Z.output_mode="reg_only";
defparam alu_func_o_4__Z.lut_mask="ff00";
defparam alu_func_o_4__Z.synch_mode="on";
defparam alu_func_o_4__Z.sum_lutc_input="datac";
// @18:150
  cyclone_lcell alu_func_o_3__Z (
	.regout(alu_func_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(alu_func_o_0_3),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_3__Z.operation_mode="normal";
defparam alu_func_o_3__Z.output_mode="reg_only";
defparam alu_func_o_3__Z.lut_mask="ff00";
defparam alu_func_o_3__Z.synch_mode="on";
defparam alu_func_o_3__Z.sum_lutc_input="datac";
// @18:150
  cyclone_lcell alu_func_o_2__Z (
	.regout(alu_func_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(alu_func_o_0_2),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_2__Z.operation_mode="normal";
defparam alu_func_o_2__Z.output_mode="reg_only";
defparam alu_func_o_2__Z.lut_mask="ff00";
defparam alu_func_o_2__Z.synch_mode="on";
defparam alu_func_o_2__Z.sum_lutc_input="datac";
// @18:150
  cyclone_lcell alu_func_o_1__Z (
	.regout(alu_func_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(alu_func_o_0_1),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_1__Z.operation_mode="normal";
defparam alu_func_o_1__Z.output_mode="reg_only";
defparam alu_func_o_1__Z.lut_mask="ff00";
defparam alu_func_o_1__Z.synch_mode="on";
defparam alu_func_o_1__Z.sum_lutc_input="datac";
// @18:150
  cyclone_lcell alu_func_o_0__Z (
	.regout(alu_func_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(alu_func_o_0_0),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_0__Z.operation_mode="normal";
defparam alu_func_o_0__Z.output_mode="reg_only";
defparam alu_func_o_0__Z.lut_mask="ff00";
defparam alu_func_o_0__Z.synch_mode="on";
defparam alu_func_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* alu_func_reg_clr */

// VQM4.1+ 
module muxa_ctl_reg_clr (
  muxa_ctl_o_0_0,
  muxa_ctl_o_0_1,
  muxa_ctl_o_0,
  muxa_ctl_o_1,
  NET1640_i,
  CLK
);
input muxa_ctl_o_0_0 ;
input muxa_ctl_o_0_1 ;
output muxa_ctl_o_0 ;
output muxa_ctl_o_1 ;
input NET1640_i ;
input CLK ;
wire muxa_ctl_o_0_0 ;
wire muxa_ctl_o_0_1 ;
wire muxa_ctl_o_0 ;
wire muxa_ctl_o_1 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:148
  cyclone_lcell muxa_ctl_o_1__Z (
	.regout(muxa_ctl_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(muxa_ctl_o_0_1),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_o_1__Z.operation_mode="normal";
defparam muxa_ctl_o_1__Z.output_mode="reg_only";
defparam muxa_ctl_o_1__Z.lut_mask="ff00";
defparam muxa_ctl_o_1__Z.synch_mode="on";
defparam muxa_ctl_o_1__Z.sum_lutc_input="datac";
// @18:148
  cyclone_lcell muxa_ctl_o_0__Z (
	.regout(muxa_ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(muxa_ctl_o_0_0),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_o_0__Z.operation_mode="normal";
defparam muxa_ctl_o_0__Z.output_mode="reg_only";
defparam muxa_ctl_o_0__Z.lut_mask="ff00";
defparam muxa_ctl_o_0__Z.synch_mode="on";
defparam muxa_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* muxa_ctl_reg_clr */

// VQM4.1+ 
module wb_mux_ctl_reg (
  wb_mux_ctl_o_0_0,
  wb_mux_ctl_o_0,
  CLK
);
input wb_mux_ctl_o_0_0 ;
output wb_mux_ctl_o_0 ;
input CLK ;
wire wb_mux_ctl_o_0_0 ;
wire wb_mux_ctl_o_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:176
  cyclone_lcell wb_mux_ctl_o_0__Z (
	.regout(wb_mux_ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(wb_mux_ctl_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_mux_ctl_o_0__Z.operation_mode="normal";
defparam wb_mux_ctl_o_0__Z.output_mode="reg_only";
defparam wb_mux_ctl_o_0__Z.lut_mask="ff00";
defparam wb_mux_ctl_o_0__Z.synch_mode="off";
defparam wb_mux_ctl_o_0__Z.sum_lutc_input="datac";
endmodule /* wb_mux_ctl_reg */

// VQM4.1+ 
module wb_we_reg_clr (
  wb_we_o_0_0,
  wb_we_o_0,
  NET1640_i,
  CLK
);
input wb_we_o_0_0 ;
output wb_we_o_0 ;
input NET1640_i ;
input CLK ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:154
  cyclone_lcell wb_we_o_0__Z (
	.regout(wb_we_o_0),
	.clk(CLK),
	.dataa(wb_we_o_0_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_we_o_0__Z.operation_mode="normal";
defparam wb_we_o_0__Z.output_mode="reg_only";
defparam wb_we_o_0__Z.lut_mask="aaaa";
defparam wb_we_o_0__Z.synch_mode="on";
defparam wb_we_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* wb_we_reg_clr */

// VQM4.1+ 
module cmp_ctl_reg_clr_cls (
  ext_ctl_0_0_a2_3_0,
  ins2core_10,
  ins2core_0,
  ins2core_12,
  ins2core_11,
  pc_gen_ctl_0_a2_0_0,
  cmp_ctl_o_0,
  cmp_ctl_o_1,
  cmp_ctl_o_2,
  cmp_ctl_1_1_0_0_a,
  NET1572_i_i,
  NET1606_i,
  cmp_ctl_2_1_0_0_a,
  CLK
);
input ext_ctl_0_0_a2_3_0 ;
input ins2core_10 ;
input ins2core_0 ;
input ins2core_12 ;
input ins2core_11 ;
input pc_gen_ctl_0_a2_0_0 ;
output cmp_ctl_o_0 ;
output cmp_ctl_o_1 ;
output cmp_ctl_o_2 ;
input cmp_ctl_1_1_0_0_a ;
input NET1572_i_i ;
input NET1606_i ;
input cmp_ctl_2_1_0_0_a ;
input CLK ;
wire ext_ctl_0_0_a2_3_0 ;
wire ins2core_10 ;
wire ins2core_0 ;
wire ins2core_12 ;
wire ins2core_11 ;
wire pc_gen_ctl_0_a2_0_0 ;
wire cmp_ctl_o_0 ;
wire cmp_ctl_o_1 ;
wire cmp_ctl_o_2 ;
wire cmp_ctl_1_1_0_0_a ;
wire NET1572_i_i ;
wire NET1606_i ;
wire cmp_ctl_2_1_0_0_a ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:122
  cyclone_lcell cmp_ctl_o_2__Z (
	.regout(cmp_ctl_o_2),
	.clk(CLK),
	.dataa(pc_gen_ctl_0_a2_0_0),
	.datab(ins2core_11),
	.datac(ins2core_12),
	.datad(cmp_ctl_2_1_0_0_a),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmp_ctl_o_2__Z.operation_mode="normal";
defparam cmp_ctl_o_2__Z.output_mode="reg_only";
defparam cmp_ctl_o_2__Z.lut_mask="c200";
defparam cmp_ctl_o_2__Z.synch_mode="on";
defparam cmp_ctl_o_2__Z.sum_lutc_input="datac";
// @18:122
  cyclone_lcell cmp_ctl_o_1__Z (
	.regout(cmp_ctl_o_1),
	.clk(CLK),
	.dataa(ins2core_0),
	.datab(ins2core_12),
	.datac(cmp_ctl_1_1_0_0_a),
	.datad(ext_ctl_0_0_a2_3_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmp_ctl_o_1__Z.operation_mode="normal";
defparam cmp_ctl_o_1__Z.output_mode="reg_only";
defparam cmp_ctl_o_1__Z.lut_mask="d000";
defparam cmp_ctl_o_1__Z.synch_mode="on";
defparam cmp_ctl_o_1__Z.sum_lutc_input="datac";
// @18:122
  cyclone_lcell cmp_ctl_o_0__Z (
	.regout(cmp_ctl_o_0),
	.clk(CLK),
	.dataa(ins2core_10),
	.datab(ins2core_11),
	.datac(ins2core_12),
	.datad(ext_ctl_0_0_a2_3_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmp_ctl_o_0__Z.operation_mode="normal";
defparam cmp_ctl_o_0__Z.output_mode="reg_only";
defparam cmp_ctl_o_0__Z.lut_mask="d000";
defparam cmp_ctl_o_0__Z.synch_mode="on";
defparam cmp_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* cmp_ctl_reg_clr_cls */

// VQM4.1+ 
module wb_we_reg_1 (
  wb_we_o_0_0,
  wb_we_o_0,
  CLK
);
input wb_we_o_0_0 ;
output wb_we_o_0 ;
input CLK ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:177
  cyclone_lcell wb_we_o_0__Z (
	.regout(wb_we_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(wb_we_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_we_o_0__Z.operation_mode="normal";
defparam wb_we_o_0__Z.output_mode="reg_only";
defparam wb_we_o_0__Z.lut_mask="ff00";
defparam wb_we_o_0__Z.synch_mode="off";
defparam wb_we_o_0__Z.sum_lutc_input="datac";
endmodule /* wb_we_reg_1 */

// VQM4.1+ 
module wb_mux_ctl_reg_1 (
  wb_mux_ctl_o_0_0,
  wb_mux_ctl_o_0,
  CLK
);
input wb_mux_ctl_o_0_0 ;
output wb_mux_ctl_o_0 ;
input CLK ;
wire wb_mux_ctl_o_0_0 ;
wire wb_mux_ctl_o_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:176
  cyclone_lcell wb_mux_ctl_o_0__Z (
	.regout(wb_mux_ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(wb_mux_ctl_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_mux_ctl_o_0__Z.operation_mode="normal";
defparam wb_mux_ctl_o_0__Z.output_mode="reg_only";
defparam wb_mux_ctl_o_0__Z.lut_mask="ff00";
defparam wb_mux_ctl_o_0__Z.synch_mode="off";
defparam wb_mux_ctl_o_0__Z.sum_lutc_input="datac";
endmodule /* wb_mux_ctl_reg_1 */

// VQM4.1+ 
module wb_we_reg_2 (
  alu_we_o_0,
  wb_we_o_0,
  CLK
);
input alu_we_o_0 ;
output wb_we_o_0 ;
input CLK ;
wire alu_we_o_0 ;
wire wb_we_o_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:177
  cyclone_lcell wb_we_o_0__Z (
	.regout(wb_we_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(alu_we_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wb_we_o_0__Z.operation_mode="normal";
defparam wb_we_o_0__Z.output_mode="reg_only";
defparam wb_we_o_0__Z.lut_mask="ff00";
defparam wb_we_o_0__Z.synch_mode="off";
defparam wb_we_o_0__Z.sum_lutc_input="datac";
endmodule /* wb_we_reg_2 */

// VQM4.1+ 
module alu_we_reg_clr (
  alu_we_o_0_0,
  alu_we_o_0,
  NET1640_i,
  CLK
);
input alu_we_o_0_0 ;
output alu_we_o_0 ;
input NET1640_i ;
input CLK ;
wire alu_we_o_0_0 ;
wire alu_we_o_0 ;
wire NET1640_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1640_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:151
  cyclone_lcell alu_we_o_0__Z (
	.regout(alu_we_o_0),
	.clk(CLK),
	.dataa(alu_we_o_0_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1640_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_we_o_0__Z.operation_mode="normal";
defparam alu_we_o_0__Z.output_mode="reg_only";
defparam alu_we_o_0__Z.lut_mask="aaaa";
defparam alu_we_o_0__Z.synch_mode="on";
defparam alu_we_o_0__Z.sum_lutc_input="datac";
  assign  NET1640_i_i = ~ NET1640_i;
endmodule /* alu_we_reg_clr */

// VQM4.1+ 
module alu_func_reg_clr_cls (
  alu_func_0_0_0_1_0,
  alu_func_0_0_0_a2_0_0,
  alu_func_0_0_0_a2_3_0,
  pc_gen_ctl_0_0_a2_1_0,
  alu_func_0_0_0_a2_0,
  alu_func_0_0_0_a2_7_0,
  muxa_ctl_0_0_0_a2_1_0_0,
  alu_func_o_0,
  alu_func_o_1,
  alu_func_o_2,
  alu_func_o_3,
  alu_func_o_4,
  alu_func_0_1_0_0_0_a2_3,
  alu_func_0_1_0_0_0_3,
  alu_func_0_1_0_0_0_1,
  alu_func_0_1_0_0_0_a2_4,
  alu_func_1_1_0_0_0_2,
  fsm_dly_0_1_0_0_a2_0,
  alu_func_1_1_0_0_0_a,
  NET1572_i_i,
  NET1606_i,
  alu_func_4_1_0_0_0_1,
  muxa_ctl_0_1_0_0_a2_1,
  alu_func_4_1_0_0_0_a2_2_0,
  alu_func_4_1_0_0_0_a,
  CLK
);
input alu_func_0_0_0_1_0 ;
input alu_func_0_0_0_a2_0_0 ;
input alu_func_0_0_0_a2_3_0 ;
input pc_gen_ctl_0_0_a2_1_0 ;
input alu_func_0_0_0_a2_0 ;
input alu_func_0_0_0_a2_7_0 ;
input muxa_ctl_0_0_0_a2_1_0_0 ;
output alu_func_o_0 ;
output alu_func_o_1 ;
output alu_func_o_2 ;
output alu_func_o_3 ;
output alu_func_o_4 ;
input alu_func_0_1_0_0_0_a2_3 ;
input alu_func_0_1_0_0_0_3 ;
input alu_func_0_1_0_0_0_1 ;
input alu_func_0_1_0_0_0_a2_4 ;
input alu_func_1_1_0_0_0_2 ;
input fsm_dly_0_1_0_0_a2_0 ;
input alu_func_1_1_0_0_0_a ;
input NET1572_i_i ;
input NET1606_i ;
input alu_func_4_1_0_0_0_1 ;
input muxa_ctl_0_1_0_0_a2_1 ;
input alu_func_4_1_0_0_0_a2_2_0 ;
input alu_func_4_1_0_0_0_a ;
input CLK ;
wire alu_func_0_0_0_1_0 ;
wire alu_func_0_0_0_a2_0_0 ;
wire alu_func_0_0_0_a2_3_0 ;
wire pc_gen_ctl_0_0_a2_1_0 ;
wire alu_func_0_0_0_a2_0 ;
wire alu_func_0_0_0_a2_7_0 ;
wire muxa_ctl_0_0_0_a2_1_0_0 ;
wire alu_func_o_0 ;
wire alu_func_o_1 ;
wire alu_func_o_2 ;
wire alu_func_o_3 ;
wire alu_func_o_4 ;
wire alu_func_0_1_0_0_0_a2_3 ;
wire alu_func_0_1_0_0_0_3 ;
wire alu_func_0_1_0_0_0_1 ;
wire alu_func_0_1_0_0_0_a2_4 ;
wire alu_func_1_1_0_0_0_2 ;
wire fsm_dly_0_1_0_0_a2_0 ;
wire alu_func_1_1_0_0_0_a ;
wire NET1572_i_i ;
wire NET1606_i ;
wire alu_func_4_1_0_0_0_1 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire alu_func_4_1_0_0_0_a2_2_0 ;
wire alu_func_4_1_0_0_0_a ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:127
  cyclone_lcell alu_func_o_4__Z (
	.regout(alu_func_o_4),
	.clk(CLK),
	.dataa(alu_func_4_1_0_0_0_a),
	.datab(alu_func_4_1_0_0_0_a2_2_0),
	.datac(muxa_ctl_0_1_0_0_a2_1),
	.datad(alu_func_4_1_0_0_0_1),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_4__Z.operation_mode="normal";
defparam alu_func_o_4__Z.output_mode="reg_only";
defparam alu_func_o_4__Z.lut_mask="ffe0";
defparam alu_func_o_4__Z.synch_mode="on";
defparam alu_func_o_4__Z.sum_lutc_input="datac";
// @18:127
  cyclone_lcell alu_func_o_3__Z (
	.regout(alu_func_o_3),
	.clk(CLK),
	.dataa(muxa_ctl_0_0_0_a2_1_0_0),
	.datab(alu_func_0_0_0_a2_7_0),
	.datac(alu_func_0_0_0_a2_0),
	.datad(pc_gen_ctl_0_0_a2_1_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_3__Z.operation_mode="normal";
defparam alu_func_o_3__Z.output_mode="reg_only";
defparam alu_func_o_3__Z.lut_mask="fff8";
defparam alu_func_o_3__Z.synch_mode="on";
defparam alu_func_o_3__Z.sum_lutc_input="datac";
// @18:127
  cyclone_lcell alu_func_o_2__Z (
	.regout(alu_func_o_2),
	.clk(CLK),
	.dataa(alu_func_0_0_0_a2_0),
	.datab(alu_func_0_0_0_a2_3_0),
	.datac(alu_func_0_0_0_a2_0_0),
	.datad(alu_func_0_0_0_1_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_2__Z.operation_mode="normal";
defparam alu_func_o_2__Z.output_mode="reg_only";
defparam alu_func_o_2__Z.lut_mask="fffe";
defparam alu_func_o_2__Z.synch_mode="on";
defparam alu_func_o_2__Z.sum_lutc_input="datac";
// @18:127
  cyclone_lcell alu_func_o_1__Z (
	.regout(alu_func_o_1),
	.clk(CLK),
	.dataa(alu_func_1_1_0_0_0_a),
	.datab(fsm_dly_0_1_0_0_a2_0),
	.datac(muxa_ctl_0_1_0_0_a2_1),
	.datad(alu_func_1_1_0_0_0_2),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_1__Z.operation_mode="normal";
defparam alu_func_o_1__Z.output_mode="reg_only";
defparam alu_func_o_1__Z.lut_mask="ff40";
defparam alu_func_o_1__Z.synch_mode="on";
defparam alu_func_o_1__Z.sum_lutc_input="datac";
// @18:127
  cyclone_lcell alu_func_o_0__Z (
	.regout(alu_func_o_0),
	.clk(CLK),
	.dataa(alu_func_0_1_0_0_0_a2_4),
	.datab(alu_func_0_1_0_0_0_1),
	.datac(alu_func_0_1_0_0_0_3),
	.datad(alu_func_0_1_0_0_0_a2_3),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_func_o_0__Z.operation_mode="normal";
defparam alu_func_o_0__Z.output_mode="reg_only";
defparam alu_func_o_0__Z.lut_mask="fffe";
defparam alu_func_o_0__Z.synch_mode="on";
defparam alu_func_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* alu_func_reg_clr_cls */

// VQM4.1+ 
module dmem_ctl_reg_clr_cls (
  ins2core_2,
  ins2core_0,
  ins2core_4,
  ins2core_5,
  dmem_ctl_o_0,
  dmem_ctl_o_1,
  dmem_ctl_o_2,
  dmem_ctl_o_3,
  dmem_ctl_0_1_0_0_a2_0,
  dmem_ctl_0_1_0_0_a,
  dmem_ctl_1_1_0_0_0,
  dmem_ctl_3_1_0_a2_1_a2,
  dmem_ctl_1_1_0_0_a2_1,
  dmem_ctl_2_1_0_0_a,
  NET1572_i_i,
  NET1606_i,
  dmem_ctl_2_1_0_0_o2,
  CLK
);
input ins2core_2 ;
input ins2core_0 ;
input ins2core_4 ;
input ins2core_5 ;
output dmem_ctl_o_0 ;
output dmem_ctl_o_1 ;
output dmem_ctl_o_2 ;
output dmem_ctl_o_3 ;
input dmem_ctl_0_1_0_0_a2_0 ;
input dmem_ctl_0_1_0_0_a ;
input dmem_ctl_1_1_0_0_0 ;
input dmem_ctl_3_1_0_a2_1_a2 ;
input dmem_ctl_1_1_0_0_a2_1 ;
input dmem_ctl_2_1_0_0_a ;
input NET1572_i_i ;
input NET1606_i ;
input dmem_ctl_2_1_0_0_o2 ;
input CLK ;
wire ins2core_2 ;
wire ins2core_0 ;
wire ins2core_4 ;
wire ins2core_5 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_2 ;
wire dmem_ctl_o_3 ;
wire dmem_ctl_0_1_0_0_a2_0 ;
wire dmem_ctl_0_1_0_0_a ;
wire dmem_ctl_1_1_0_0_0 ;
wire dmem_ctl_3_1_0_a2_1_a2 ;
wire dmem_ctl_1_1_0_0_a2_1 ;
wire dmem_ctl_2_1_0_0_a ;
wire NET1572_i_i ;
wire NET1606_i ;
wire dmem_ctl_2_1_0_0_o2 ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:129
  cyclone_lcell dmem_ctl_o_3__Z (
	.regout(dmem_ctl_o_3),
	.clk(CLK),
	.dataa(ins2core_5),
	.datab(ins2core_4),
	.datac(ins2core_0),
	.datad(dmem_ctl_2_1_0_0_o2),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_3__Z.operation_mode="normal";
defparam dmem_ctl_o_3__Z.output_mode="reg_only";
defparam dmem_ctl_o_3__Z.lut_mask="0020";
defparam dmem_ctl_o_3__Z.synch_mode="on";
defparam dmem_ctl_o_3__Z.sum_lutc_input="datac";
// @18:129
  cyclone_lcell dmem_ctl_o_2__Z (
	.regout(dmem_ctl_o_2),
	.clk(CLK),
	.dataa(ins2core_4),
	.datab(ins2core_0),
	.datac(ins2core_2),
	.datad(dmem_ctl_2_1_0_0_a),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_2__Z.operation_mode="normal";
defparam dmem_ctl_o_2__Z.output_mode="reg_only";
defparam dmem_ctl_o_2__Z.lut_mask="1004";
defparam dmem_ctl_o_2__Z.synch_mode="on";
defparam dmem_ctl_o_2__Z.sum_lutc_input="datac";
// @18:129
  cyclone_lcell dmem_ctl_o_1__Z (
	.regout(dmem_ctl_o_1),
	.clk(CLK),
	.dataa(ins2core_2),
	.datab(dmem_ctl_1_1_0_0_a2_1),
	.datac(dmem_ctl_3_1_0_a2_1_a2),
	.datad(dmem_ctl_1_1_0_0_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_1__Z.operation_mode="normal";
defparam dmem_ctl_o_1__Z.output_mode="reg_only";
defparam dmem_ctl_o_1__Z.lut_mask="ffec";
defparam dmem_ctl_o_1__Z.synch_mode="on";
defparam dmem_ctl_o_1__Z.sum_lutc_input="datac";
// @18:129
  cyclone_lcell dmem_ctl_o_0__Z (
	.regout(dmem_ctl_o_0),
	.clk(CLK),
	.dataa(ins2core_5),
	.datab(ins2core_4),
	.datac(dmem_ctl_0_1_0_0_a),
	.datad(dmem_ctl_0_1_0_0_a2_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_0__Z.operation_mode="normal";
defparam dmem_ctl_o_0__Z.output_mode="reg_only";
defparam dmem_ctl_o_0__Z.lut_mask="ff20";
defparam dmem_ctl_o_0__Z.synch_mode="on";
defparam dmem_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* dmem_ctl_reg_clr_cls */

// VQM4.1+ 
module ext_ctl_reg_clr_cls (
  pc_gen_ctl_0_0_a2_1_0,
  ins2core_0,
  ins2core_1,
  ext_ctl_0_0_a2_1_0,
  ext_ctl_0_0_a2_0_0,
  ext_ctl_0_0_a2_3_0,
  ext_ctl_0_0_o2_0,
  ext_ctl_o_0,
  ext_ctl_o_1,
  ext_ctl_o_2,
  N_323_i_0_0_2,
  N_323_i_0_0_1,
  ext_ctlk_1_1_0_0_a,
  NET1572_i_i,
  NET1606_i,
  CLK
);
input pc_gen_ctl_0_0_a2_1_0 ;
input ins2core_0 ;
input ins2core_1 ;
input ext_ctl_0_0_a2_1_0 ;
input ext_ctl_0_0_a2_0_0 ;
input ext_ctl_0_0_a2_3_0 ;
input ext_ctl_0_0_o2_0 ;
output ext_ctl_o_0 ;
output ext_ctl_o_1 ;
output ext_ctl_o_2 ;
input N_323_i_0_0_2 ;
input N_323_i_0_0_1 ;
input ext_ctlk_1_1_0_0_a ;
input NET1572_i_i ;
input NET1606_i ;
input CLK ;
wire pc_gen_ctl_0_0_a2_1_0 ;
wire ins2core_0 ;
wire ins2core_1 ;
wire ext_ctl_0_0_a2_1_0 ;
wire ext_ctl_0_0_a2_0_0 ;
wire ext_ctl_0_0_a2_3_0 ;
wire ext_ctl_0_0_o2_0 ;
wire ext_ctl_o_0 ;
wire ext_ctl_o_1 ;
wire ext_ctl_o_2 ;
wire N_323_i_0_0_2 ;
wire N_323_i_0_0_1 ;
wire ext_ctlk_1_1_0_0_a ;
wire NET1572_i_i ;
wire NET1606_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:120
  cyclone_lcell ext_ctl_o_2__Z (
	.regout(ext_ctl_o_2),
	.clk(CLK),
	.dataa(ext_ctl_0_0_o2_0),
	.datab(ext_ctl_0_0_a2_3_0),
	.datac(ext_ctl_0_0_a2_0_0),
	.datad(ext_ctl_0_0_a2_1_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_o_2__Z.operation_mode="normal";
defparam ext_ctl_o_2__Z.output_mode="reg_only";
defparam ext_ctl_o_2__Z.lut_mask="fff8";
defparam ext_ctl_o_2__Z.synch_mode="on";
defparam ext_ctl_o_2__Z.sum_lutc_input="datac";
// @18:120
  cyclone_lcell ext_ctl_o_1__Z (
	.regout(ext_ctl_o_1),
	.clk(CLK),
	.dataa(ins2core_1),
	.datab(ins2core_0),
	.datac(ext_ctlk_1_1_0_0_a),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_o_1__Z.operation_mode="normal";
defparam ext_ctl_o_1__Z.output_mode="reg_only";
defparam ext_ctl_o_1__Z.lut_mask="0101";
defparam ext_ctl_o_1__Z.synch_mode="on";
defparam ext_ctl_o_1__Z.sum_lutc_input="datac";
// @18:120
  cyclone_lcell ext_ctl_o_0__Z (
	.regout(ext_ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(N_323_i_0_0_1),
	.datac(N_323_i_0_0_2),
	.datad(pc_gen_ctl_0_0_a2_1_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ext_ctl_o_0__Z.operation_mode="normal";
defparam ext_ctl_o_0__Z.output_mode="reg_only";
defparam ext_ctl_o_0__Z.lut_mask="fffc";
defparam ext_ctl_o_0__Z.synch_mode="on";
defparam ext_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* ext_ctl_reg_clr_cls */

// VQM4.1+ 
module rd_sel_reg_clr_cls (
  wb_mux_0_0_o2_0,
  rd_sel_o_0,
  rd_sel_o_1,
  muxa_ctl_0_1_0_0_a2_1,
  dmem_ctl_0_1_0_0_a2_0,
  muxb_ctl_0_1_0_0_0_a2,
  rd_sel_0_1_0_0_0_o2,
  NET1572_i_i,
  NET1606_i,
  rd_sel_1_1_0_0_0_1,
  CLK
);
input wb_mux_0_0_o2_0 ;
output rd_sel_o_0 ;
output rd_sel_o_1 ;
input muxa_ctl_0_1_0_0_a2_1 ;
input dmem_ctl_0_1_0_0_a2_0 ;
input muxb_ctl_0_1_0_0_0_a2 ;
input rd_sel_0_1_0_0_0_o2 ;
input NET1572_i_i ;
input NET1606_i ;
input rd_sel_1_1_0_0_0_1 ;
input CLK ;
wire wb_mux_0_0_o2_0 ;
wire rd_sel_o_0 ;
wire rd_sel_o_1 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire dmem_ctl_0_1_0_0_a2_0 ;
wire muxb_ctl_0_1_0_0_0_a2 ;
wire rd_sel_0_1_0_0_0_o2 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire rd_sel_1_1_0_0_0_1 ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:121
  cyclone_lcell rd_sel_o_1__Z (
	.regout(rd_sel_o_1),
	.clk(CLK),
	.dataa(rd_sel_1_1_0_0_0_1),
	.datab(wb_mux_0_0_o2_0),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rd_sel_o_1__Z.operation_mode="normal";
defparam rd_sel_o_1__Z.output_mode="reg_only";
defparam rd_sel_o_1__Z.lut_mask="eeee";
defparam rd_sel_o_1__Z.synch_mode="on";
defparam rd_sel_o_1__Z.sum_lutc_input="datac";
// @18:121
  cyclone_lcell rd_sel_o_0__Z (
	.regout(rd_sel_o_0),
	.clk(CLK),
	.dataa(rd_sel_0_1_0_0_0_o2),
	.datab(muxb_ctl_0_1_0_0_0_a2),
	.datac(dmem_ctl_0_1_0_0_a2_0),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rd_sel_o_0__Z.operation_mode="normal";
defparam rd_sel_o_0__Z.output_mode="reg_only";
defparam rd_sel_o_0__Z.lut_mask="fefc";
defparam rd_sel_o_0__Z.synch_mode="on";
defparam rd_sel_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* rd_sel_reg_clr_cls */

// VQM4.1+ 
module alu_we_reg_clr_cls (
  ins2core_0,
  ins2core_1,
  alu_we_o_0,
  NET1572_i_i,
  NET1606_i,
  m17_0_a3_0_1,
  muxb_ctl_0_1_0_0_0_o2,
  CLK
);
input ins2core_0 ;
input ins2core_1 ;
output alu_we_o_0 ;
input NET1572_i_i ;
input NET1606_i ;
input m17_0_a3_0_1 ;
input muxb_ctl_0_1_0_0_0_o2 ;
input CLK ;
wire ins2core_0 ;
wire ins2core_1 ;
wire alu_we_o_0 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire m17_0_a3_0_1 ;
wire muxb_ctl_0_1_0_0_0_o2 ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:128
  cyclone_lcell alu_we_o_0__Z (
	.regout(alu_we_o_0),
	.clk(CLK),
	.dataa(ins2core_1),
	.datab(ins2core_0),
	.datac(muxb_ctl_0_1_0_0_0_o2),
	.datad(m17_0_a3_0_1),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam alu_we_o_0__Z.operation_mode="normal";
defparam alu_we_o_0__Z.output_mode="reg_only";
defparam alu_we_o_0__Z.lut_mask="ff10";
defparam alu_we_o_0__Z.synch_mode="on";
defparam alu_we_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* alu_we_reg_clr_cls */

// VQM4.1+ 
module muxa_ctl_reg_clr_cls (
  ins2core_0,
  muxa_ctl_0_0_0_o2_0,
  muxa_ctl_0_0_0_0_0,
  muxa_ctl_0_0_0_a2_2_0,
  alu_func_0_0_0_a2_7_0,
  muxa_ctl_o_0,
  muxa_ctl_o_1,
  muxa_ctl_0_1_0_0_a2_1,
  muxa_ctl_0_1_0_0_a2_0,
  muxa_ctl_0_1_0_0_a,
  NET1572_i_i,
  NET1606_i,
  CLK
);
input ins2core_0 ;
input muxa_ctl_0_0_0_o2_0 ;
input muxa_ctl_0_0_0_0_0 ;
input muxa_ctl_0_0_0_a2_2_0 ;
input alu_func_0_0_0_a2_7_0 ;
output muxa_ctl_o_0 ;
output muxa_ctl_o_1 ;
input muxa_ctl_0_1_0_0_a2_1 ;
input muxa_ctl_0_1_0_0_a2_0 ;
input muxa_ctl_0_1_0_0_a ;
input NET1572_i_i ;
input NET1606_i ;
input CLK ;
wire ins2core_0 ;
wire muxa_ctl_0_0_0_o2_0 ;
wire muxa_ctl_0_0_0_0_0 ;
wire muxa_ctl_0_0_0_a2_2_0 ;
wire alu_func_0_0_0_a2_7_0 ;
wire muxa_ctl_o_0 ;
wire muxa_ctl_o_1 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire muxa_ctl_0_1_0_0_a2_0 ;
wire muxa_ctl_0_1_0_0_a ;
wire NET1572_i_i ;
wire NET1606_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:125
  cyclone_lcell muxa_ctl_o_1__Z (
	.regout(muxa_ctl_o_1),
	.clk(CLK),
	.dataa(alu_func_0_0_0_a2_7_0),
	.datab(muxa_ctl_0_0_0_a2_2_0),
	.datac(muxa_ctl_0_0_0_0_0),
	.datad(muxa_ctl_0_0_0_o2_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_o_1__Z.operation_mode="normal";
defparam muxa_ctl_o_1__Z.output_mode="reg_only";
defparam muxa_ctl_o_1__Z.lut_mask="fff8";
defparam muxa_ctl_o_1__Z.synch_mode="on";
defparam muxa_ctl_o_1__Z.sum_lutc_input="datac";
// @18:125
  cyclone_lcell muxa_ctl_o_0__Z (
	.regout(muxa_ctl_o_0),
	.clk(CLK),
	.dataa(ins2core_0),
	.datab(muxa_ctl_0_1_0_0_a),
	.datac(muxa_ctl_0_1_0_0_a2_0),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam muxa_ctl_o_0__Z.operation_mode="normal";
defparam muxa_ctl_o_0__Z.output_mode="reg_only";
defparam muxa_ctl_o_0__Z.lut_mask="f4f0";
defparam muxa_ctl_o_0__Z.synch_mode="on";
defparam muxa_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* muxa_ctl_reg_clr_cls */

// VQM4.1+ 
module pc_gen_ctl_reg_clr_cls (
  pc_gen_ctl_0_0_1_0,
  muxa_ctl_0_0_0_a2_2_0,
  pc_gen_ctl_0_0_a2_3_0,
  ins2core_0,
  pc_gen_ctl_0_0_a2_1_0,
  pc_gen_ctl_0_0_a2_0,
  pc_gen_ctl_0_0_a_0,
  pc_gen_ctl_0_0_a2_2_0,
  pc_gen_ctl_0_0_a2_2_2,
  pc_gen_ctl_o_0,
  pc_gen_ctl_o_1,
  pc_gen_ctl_o_2,
  muxa_ctl_0_1_0_0_a2_1,
  fsm_dly_2_1_0_0_a2,
  pc_gen_ctlk_1_1_0_0_a,
  NET1572_i_i,
  NET1606_i,
  CLK
);
input pc_gen_ctl_0_0_1_0 ;
input muxa_ctl_0_0_0_a2_2_0 ;
input pc_gen_ctl_0_0_a2_3_0 ;
input ins2core_0 ;
input pc_gen_ctl_0_0_a2_1_0 ;
input pc_gen_ctl_0_0_a2_0 ;
input pc_gen_ctl_0_0_a_0 ;
input pc_gen_ctl_0_0_a2_2_0 ;
input pc_gen_ctl_0_0_a2_2_2 ;
output pc_gen_ctl_o_0 ;
output pc_gen_ctl_o_1 ;
output pc_gen_ctl_o_2 ;
input muxa_ctl_0_1_0_0_a2_1 ;
input fsm_dly_2_1_0_0_a2 ;
input pc_gen_ctlk_1_1_0_0_a ;
input NET1572_i_i ;
input NET1606_i ;
input CLK ;
wire pc_gen_ctl_0_0_1_0 ;
wire muxa_ctl_0_0_0_a2_2_0 ;
wire pc_gen_ctl_0_0_a2_3_0 ;
wire ins2core_0 ;
wire pc_gen_ctl_0_0_a2_1_0 ;
wire pc_gen_ctl_0_0_a2_0 ;
wire pc_gen_ctl_0_0_a_0 ;
wire pc_gen_ctl_0_0_a2_2_0 ;
wire pc_gen_ctl_0_0_a2_2_2 ;
wire pc_gen_ctl_o_0 ;
wire pc_gen_ctl_o_1 ;
wire pc_gen_ctl_o_2 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire fsm_dly_2_1_0_0_a2 ;
wire pc_gen_ctlk_1_1_0_0_a ;
wire NET1572_i_i ;
wire NET1606_i ;
wire CLK ;
wire GND ;
wire VCC ;
wire NET1606_i_i ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:123
  cyclone_lcell pc_gen_ctl_o_2__Z (
	.regout(pc_gen_ctl_o_2),
	.clk(CLK),
	.dataa(pc_gen_ctl_0_0_a2_2_2),
	.datab(pc_gen_ctl_0_0_a_0),
	.datac(pc_gen_ctl_0_0_a2_0),
	.datad(pc_gen_ctl_0_0_a2_1_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_o_2__Z.operation_mode="normal";
defparam pc_gen_ctl_o_2__Z.output_mode="reg_only";
defparam pc_gen_ctl_o_2__Z.lut_mask="fffb";
defparam pc_gen_ctl_o_2__Z.synch_mode="on";
defparam pc_gen_ctl_o_2__Z.sum_lutc_input="datac";
// @18:123
  cyclone_lcell pc_gen_ctl_o_1__Z (
	.regout(pc_gen_ctl_o_1),
	.clk(CLK),
	.dataa(ins2core_0),
	.datab(pc_gen_ctlk_1_1_0_0_a),
	.datac(fsm_dly_2_1_0_0_a2),
	.datad(muxa_ctl_0_1_0_0_a2_1),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_o_1__Z.operation_mode="normal";
defparam pc_gen_ctl_o_1__Z.output_mode="reg_only";
defparam pc_gen_ctl_o_1__Z.lut_mask="f4f0";
defparam pc_gen_ctl_o_1__Z.synch_mode="on";
defparam pc_gen_ctl_o_1__Z.sum_lutc_input="datac";
// @18:123
  cyclone_lcell pc_gen_ctl_o_0__Z (
	.regout(pc_gen_ctl_o_0),
	.clk(CLK),
	.dataa(pc_gen_ctl_0_0_a2_2_0),
	.datab(pc_gen_ctl_0_0_a2_3_0),
	.datac(muxa_ctl_0_0_0_a2_2_0),
	.datad(pc_gen_ctl_0_0_1_0),
	.aclr(GND),
	.sclr(NET1606_i_i),
	.sload(GND),
	.ena(NET1572_i_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam pc_gen_ctl_o_0__Z.operation_mode="normal";
defparam pc_gen_ctl_o_0__Z.output_mode="reg_only";
defparam pc_gen_ctl_o_0__Z.lut_mask="ffc8";
defparam pc_gen_ctl_o_0__Z.synch_mode="on";
defparam pc_gen_ctl_o_0__Z.sum_lutc_input="datac";
  assign  NET1606_i_i = ~ NET1606_i;
endmodule /* pc_gen_ctl_reg_clr_cls */

// VQM4.1+ 
module dmem_ctl_reg (
  dmem_ctl_o_0_0,
  dmem_ctl_o_0_1,
  dmem_ctl_o_0_2,
  dmem_ctl_o_0,
  dmem_ctl_o_1,
  dmem_ctl_o_2,
  dmem_ctl_o_3,
  r32_o_0,
  CLK,
  wr_cmd_0_a2_1_21_a
);
input dmem_ctl_o_0_0 ;
input dmem_ctl_o_0_1 ;
input dmem_ctl_o_0_2 ;
output dmem_ctl_o_0 ;
output dmem_ctl_o_1 ;
output dmem_ctl_o_2 ;
input dmem_ctl_o_3 ;
input r32_o_0 ;
input CLK ;
output wr_cmd_0_a2_1_21_a ;
wire dmem_ctl_o_0_0 ;
wire dmem_ctl_o_0_1 ;
wire dmem_ctl_o_0_2 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_2 ;
wire dmem_ctl_o_3 ;
wire r32_o_0 ;
wire CLK ;
wire wr_cmd_0_a2_1_21_a ;
wire VCC ;
wire GND ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:175
  cyclone_lcell dmem_ctl_o_3__Z (
	.combout(wr_cmd_0_a2_1_21_a),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(VCC),
	.datac(dmem_ctl_o_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_3__Z.operation_mode="normal";
defparam dmem_ctl_o_3__Z.output_mode="comb_only";
defparam dmem_ctl_o_3__Z.lut_mask="0505";
defparam dmem_ctl_o_3__Z.synch_mode="on";
defparam dmem_ctl_o_3__Z.sum_lutc_input="qfbk";
// @18:175
  cyclone_lcell dmem_ctl_o_2__Z (
	.regout(dmem_ctl_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(dmem_ctl_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_2__Z.operation_mode="normal";
defparam dmem_ctl_o_2__Z.output_mode="reg_only";
defparam dmem_ctl_o_2__Z.lut_mask="ff00";
defparam dmem_ctl_o_2__Z.synch_mode="off";
defparam dmem_ctl_o_2__Z.sum_lutc_input="datac";
// @18:175
  cyclone_lcell dmem_ctl_o_1__Z (
	.regout(dmem_ctl_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(dmem_ctl_o_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_1__Z.operation_mode="normal";
defparam dmem_ctl_o_1__Z.output_mode="reg_only";
defparam dmem_ctl_o_1__Z.lut_mask="ff00";
defparam dmem_ctl_o_1__Z.synch_mode="off";
defparam dmem_ctl_o_1__Z.sum_lutc_input="datac";
// @18:175
  cyclone_lcell dmem_ctl_o_0__Z (
	.regout(dmem_ctl_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(dmem_ctl_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dmem_ctl_o_0__Z.operation_mode="normal";
defparam dmem_ctl_o_0__Z.output_mode="reg_only";
defparam dmem_ctl_o_0__Z.lut_mask="ff00";
defparam dmem_ctl_o_0__Z.synch_mode="off";
defparam dmem_ctl_o_0__Z.sum_lutc_input="datac";
endmodule /* dmem_ctl_reg */

// VQM4.1+ 
module pipelinedregs (
  r32_o_0,
  dmem_ctl_o_1_2,
  dmem_ctl_o_1_1,
  dmem_ctl_o_1_0,
  pc_gen_ctl_o_2,
  pc_gen_ctl_o_1,
  pc_gen_ctl_o_0,
  pc_gen_ctl_0_0_a2_2_2,
  pc_gen_ctl_0_0_a2_2_0,
  pc_gen_ctl_0_0_a_0,
  pc_gen_ctl_0_0_a2_0,
  pc_gen_ctl_0_0_a2_3_0,
  pc_gen_ctl_0_0_1_0,
  muxa_ctl_0_0_0_a2_2_0,
  muxa_ctl_0_0_0_0_0,
  muxa_ctl_0_0_0_o2_0,
  rd_sel_o_1,
  rd_sel_o_0,
  wb_mux_0_0_o2_0,
  ext_ctl_o_2,
  ext_ctl_o_1,
  ext_ctl_o_0,
  ext_ctl_0_0_o2_0,
  ext_ctl_0_0_a2_0_0,
  ext_ctl_0_0_a2_1_0,
  muxa_ctl_0_0_0_a2_1_0_0,
  alu_func_0_0_0_a2_7_0,
  alu_func_0_0_0_a2_0,
  alu_func_0_0_0_a2_3_0,
  alu_func_0_0_0_a2_0_0,
  alu_func_0_0_0_1_0,
  cmp_ctl_o_2,
  cmp_ctl_o_1,
  cmp_ctl_o_0,
  pc_gen_ctl_0_a2_0_0,
  ext_ctl_0_0_a2_3_0,
  wb_mux_ctl_o_2_0,
  muxa_ctl_o_0_1,
  muxa_ctl_o_0_0,
  alu_func_o_0_4,
  alu_func_o_0_3,
  alu_func_o_0_2,
  alu_func_o_0_1,
  alu_func_o_0_0,
  dmem_ctl_o_0_3,
  dmem_ctl_o_0_2,
  dmem_ctl_o_0_1,
  dmem_ctl_o_0_0,
  muxb_ctl_o_0_1,
  muxb_ctl_o_0_0,
  wb_we_o_2_0,
  wb_we_o_0_0,
  wb_mux_0_0_o2_a_0,
  ins2core_0,
  ins2core_4,
  ins2core_16,
  ins2core_26,
  ins2core_31,
  ins2core_29,
  ins2core_27,
  ins2core_28,
  ins2core_30,
  pc_gen_ctl_0_0_a2_1_0,
  wr_cmd_0_a2_1_21_a,
  pc_gen_ctlk_1_1_0_0_a,
  fsm_dly_2_1_0_0_a2,
  muxa_ctl_0_1_0_0_a,
  muxa_ctl_0_1_0_0_a2_0,
  muxb_ctl_0_1_0_0_0_o2,
  m17_0_a3_0_1,
  rd_sel_1_1_0_0_0_1,
  rd_sel_0_1_0_0_0_o2,
  ext_ctlk_1_1_0_0_a,
  N_323_i_0_0_1,
  N_323_i_0_0_2,
  dmem_ctl_2_1_0_0_o2,
  dmem_ctl_2_1_0_0_a,
  dmem_ctl_1_1_0_0_a2_1,
  dmem_ctl_3_1_0_a2_1_a2,
  dmem_ctl_1_1_0_0_0,
  dmem_ctl_0_1_0_0_a,
  alu_func_4_1_0_0_0_a,
  alu_func_4_1_0_0_0_a2_2_0,
  alu_func_4_1_0_0_0_1,
  alu_func_1_1_0_0_0_a,
  fsm_dly_0_1_0_0_a2_0,
  alu_func_1_1_0_0_0_2,
  alu_func_0_1_0_0_0_a2_4,
  alu_func_0_1_0_0_0_1,
  alu_func_0_1_0_0_0_3,
  alu_func_0_1_0_0_0_a2_3,
  cmp_ctl_2_1_0_0_a,
  cmp_ctl_1_1_0_0_a,
  NET1640_i,
  wb_we_1df0_a,
  CLK,
  muxb_ctl_1_1_0_0_0_a,
  dmem_ctl_0_1_0_0_a2_0,
  NET1606_i,
  NET1572_i_i,
  fsm_dly_1_1_0_0_a2_2,
  muxb_ctl_0_1_0_0_0_a2_0_0,
  muxb_ctl_0_1_0_0_0_a2,
  muxa_ctl_0_1_0_0_a2_1
);
input r32_o_0 ;
output dmem_ctl_o_1_2 ;
output dmem_ctl_o_1_1 ;
output dmem_ctl_o_1_0 ;
output pc_gen_ctl_o_2 ;
output pc_gen_ctl_o_1 ;
output pc_gen_ctl_o_0 ;
input pc_gen_ctl_0_0_a2_2_2 ;
input pc_gen_ctl_0_0_a2_2_0 ;
input pc_gen_ctl_0_0_a_0 ;
input pc_gen_ctl_0_0_a2_0 ;
input pc_gen_ctl_0_0_a2_3_0 ;
input pc_gen_ctl_0_0_1_0 ;
input muxa_ctl_0_0_0_a2_2_0 ;
input muxa_ctl_0_0_0_0_0 ;
input muxa_ctl_0_0_0_o2_0 ;
output rd_sel_o_1 ;
output rd_sel_o_0 ;
input wb_mux_0_0_o2_0 ;
output ext_ctl_o_2 ;
output ext_ctl_o_1 ;
output ext_ctl_o_0 ;
input ext_ctl_0_0_o2_0 ;
input ext_ctl_0_0_a2_0_0 ;
input ext_ctl_0_0_a2_1_0 ;
input muxa_ctl_0_0_0_a2_1_0_0 ;
input alu_func_0_0_0_a2_7_0 ;
input alu_func_0_0_0_a2_0 ;
input alu_func_0_0_0_a2_3_0 ;
input alu_func_0_0_0_a2_0_0 ;
input alu_func_0_0_0_1_0 ;
output cmp_ctl_o_2 ;
output cmp_ctl_o_1 ;
output cmp_ctl_o_0 ;
input pc_gen_ctl_0_a2_0_0 ;
input ext_ctl_0_0_a2_3_0 ;
output wb_mux_ctl_o_2_0 ;
output muxa_ctl_o_0_1 ;
output muxa_ctl_o_0_0 ;
output alu_func_o_0_4 ;
output alu_func_o_0_3 ;
output alu_func_o_0_2 ;
output alu_func_o_0_1 ;
output alu_func_o_0_0 ;
output dmem_ctl_o_0_3 ;
output dmem_ctl_o_0_2 ;
output dmem_ctl_o_0_1 ;
output dmem_ctl_o_0_0 ;
output muxb_ctl_o_0_1 ;
output muxb_ctl_o_0_0 ;
output wb_we_o_2_0 ;
output wb_we_o_0_0 ;
input wb_mux_0_0_o2_a_0 ;
input ins2core_0 ;
input ins2core_4 ;
input ins2core_16 ;
input ins2core_26 ;
input ins2core_31 ;
input ins2core_29 ;
input ins2core_27 ;
input ins2core_28 ;
input ins2core_30 ;
input pc_gen_ctl_0_0_a2_1_0 ;
output wr_cmd_0_a2_1_21_a ;
input pc_gen_ctlk_1_1_0_0_a ;
input fsm_dly_2_1_0_0_a2 ;
input muxa_ctl_0_1_0_0_a ;
input muxa_ctl_0_1_0_0_a2_0 ;
input muxb_ctl_0_1_0_0_0_o2 ;
input m17_0_a3_0_1 ;
input rd_sel_1_1_0_0_0_1 ;
input rd_sel_0_1_0_0_0_o2 ;
input ext_ctlk_1_1_0_0_a ;
input N_323_i_0_0_1 ;
input N_323_i_0_0_2 ;
input dmem_ctl_2_1_0_0_o2 ;
input dmem_ctl_2_1_0_0_a ;
input dmem_ctl_1_1_0_0_a2_1 ;
input dmem_ctl_3_1_0_a2_1_a2 ;
input dmem_ctl_1_1_0_0_0 ;
input dmem_ctl_0_1_0_0_a ;
input alu_func_4_1_0_0_0_a ;
input alu_func_4_1_0_0_0_a2_2_0 ;
input alu_func_4_1_0_0_0_1 ;
input alu_func_1_1_0_0_0_a ;
input fsm_dly_0_1_0_0_a2_0 ;
input alu_func_1_1_0_0_0_2 ;
input alu_func_0_1_0_0_0_a2_4 ;
input alu_func_0_1_0_0_0_1 ;
input alu_func_0_1_0_0_0_3 ;
input alu_func_0_1_0_0_0_a2_3 ;
input cmp_ctl_2_1_0_0_a ;
input cmp_ctl_1_1_0_0_a ;
input NET1640_i ;
input wb_we_1df0_a ;
input CLK ;
input muxb_ctl_1_1_0_0_0_a ;
input dmem_ctl_0_1_0_0_a2_0 ;
input NET1606_i ;
input NET1572_i_i ;
input fsm_dly_1_1_0_0_a2_2 ;
input muxb_ctl_0_1_0_0_0_a2_0_0 ;
input muxb_ctl_0_1_0_0_0_a2 ;
input muxa_ctl_0_1_0_0_a2_1 ;
wire r32_o_0 ;
wire dmem_ctl_o_1_2 ;
wire dmem_ctl_o_1_1 ;
wire dmem_ctl_o_1_0 ;
wire pc_gen_ctl_o_2 ;
wire pc_gen_ctl_o_1 ;
wire pc_gen_ctl_o_0 ;
wire pc_gen_ctl_0_0_a2_2_2 ;
wire pc_gen_ctl_0_0_a2_2_0 ;
wire pc_gen_ctl_0_0_a_0 ;
wire pc_gen_ctl_0_0_a2_0 ;
wire pc_gen_ctl_0_0_a2_3_0 ;
wire pc_gen_ctl_0_0_1_0 ;
wire muxa_ctl_0_0_0_a2_2_0 ;
wire muxa_ctl_0_0_0_0_0 ;
wire muxa_ctl_0_0_0_o2_0 ;
wire rd_sel_o_1 ;
wire rd_sel_o_0 ;
wire wb_mux_0_0_o2_0 ;
wire ext_ctl_o_2 ;
wire ext_ctl_o_1 ;
wire ext_ctl_o_0 ;
wire ext_ctl_0_0_o2_0 ;
wire ext_ctl_0_0_a2_0_0 ;
wire ext_ctl_0_0_a2_1_0 ;
wire muxa_ctl_0_0_0_a2_1_0_0 ;
wire alu_func_0_0_0_a2_7_0 ;
wire alu_func_0_0_0_a2_0 ;
wire alu_func_0_0_0_a2_3_0 ;
wire alu_func_0_0_0_a2_0_0 ;
wire alu_func_0_0_0_1_0 ;
wire cmp_ctl_o_2 ;
wire cmp_ctl_o_1 ;
wire cmp_ctl_o_0 ;
wire pc_gen_ctl_0_a2_0_0 ;
wire ext_ctl_0_0_a2_3_0 ;
wire wb_mux_ctl_o_2_0 ;
wire muxa_ctl_o_0_1 ;
wire muxa_ctl_o_0_0 ;
wire alu_func_o_0_4 ;
wire alu_func_o_0_3 ;
wire alu_func_o_0_2 ;
wire alu_func_o_0_1 ;
wire alu_func_o_0_0 ;
wire dmem_ctl_o_0_3 ;
wire dmem_ctl_o_0_2 ;
wire dmem_ctl_o_0_1 ;
wire dmem_ctl_o_0_0 ;
wire muxb_ctl_o_0_1 ;
wire muxb_ctl_o_0_0 ;
wire wb_we_o_2_0 ;
wire wb_we_o_0_0 ;
wire wb_mux_0_0_o2_a_0 ;
wire ins2core_0 ;
wire ins2core_4 ;
wire ins2core_16 ;
wire ins2core_26 ;
wire ins2core_31 ;
wire ins2core_29 ;
wire ins2core_27 ;
wire ins2core_28 ;
wire ins2core_30 ;
wire pc_gen_ctl_0_0_a2_1_0 ;
wire wr_cmd_0_a2_1_21_a ;
wire pc_gen_ctlk_1_1_0_0_a ;
wire fsm_dly_2_1_0_0_a2 ;
wire muxa_ctl_0_1_0_0_a ;
wire muxa_ctl_0_1_0_0_a2_0 ;
wire muxb_ctl_0_1_0_0_0_o2 ;
wire m17_0_a3_0_1 ;
wire rd_sel_1_1_0_0_0_1 ;
wire rd_sel_0_1_0_0_0_o2 ;
wire ext_ctlk_1_1_0_0_a ;
wire N_323_i_0_0_1 ;
wire N_323_i_0_0_2 ;
wire dmem_ctl_2_1_0_0_o2 ;
wire dmem_ctl_2_1_0_0_a ;
wire dmem_ctl_1_1_0_0_a2_1 ;
wire dmem_ctl_3_1_0_a2_1_a2 ;
wire dmem_ctl_1_1_0_0_0 ;
wire dmem_ctl_0_1_0_0_a ;
wire alu_func_4_1_0_0_0_a ;
wire alu_func_4_1_0_0_0_a2_2_0 ;
wire alu_func_4_1_0_0_0_1 ;
wire alu_func_1_1_0_0_0_a ;
wire fsm_dly_0_1_0_0_a2_0 ;
wire alu_func_1_1_0_0_0_2 ;
wire alu_func_0_1_0_0_0_a2_4 ;
wire alu_func_0_1_0_0_0_1 ;
wire alu_func_0_1_0_0_0_3 ;
wire alu_func_0_1_0_0_0_a2_3 ;
wire cmp_ctl_2_1_0_0_a ;
wire cmp_ctl_1_1_0_0_a ;
wire NET1640_i ;
wire wb_we_1df0_a ;
wire CLK ;
wire muxb_ctl_1_1_0_0_0_a ;
wire dmem_ctl_0_1_0_0_a2_0 ;
wire NET1606_i ;
wire NET1572_i_i ;
wire fsm_dly_1_1_0_0_a2_2 ;
wire muxb_ctl_0_1_0_0_0_a2_0_0 ;
wire muxb_ctl_0_1_0_0_0_a2 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire [1:0] muxb_ctl_o;
wire [0:0] wb_mux_ctl_o;
wire [0:0] wb_we_o;
wire [0:0] wb_we_o_1;
wire [0:0] wb_mux_ctl_o_0;
wire [3:0] dmem_ctl_o;
wire [4:0] alu_func_o;
wire [1:0] muxa_ctl_o;
wire [0:0] wb_mux_ctl_o_1;
wire [0:0] wb_we_o_3;
wire [0:0] alu_we_o;
wire [0:0] alu_we_o_0;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:1238
  muxb_ctl_reg_clr_cls U1 (
	.pc_gen_ctl_0_0_a2_1_0(pc_gen_ctl_0_0_a2_1_0),
	.ins2core_0(ins2core_30),
	.muxb_ctl_o_0(muxb_ctl_o[0]),
	.muxb_ctl_o_1(muxb_ctl_o[1]),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1),
	.muxb_ctl_0_1_0_0_0_a2(muxb_ctl_0_1_0_0_0_a2),
	.muxb_ctl_0_1_0_0_0_a2_0_0(muxb_ctl_0_1_0_0_0_a2_0_0),
	.fsm_dly_1_1_0_0_a2_2(fsm_dly_1_1_0_0_a2_2),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.dmem_ctl_0_1_0_0_a2_0(dmem_ctl_0_1_0_0_a2_0),
	.muxb_ctl_1_1_0_0_0_a(muxb_ctl_1_1_0_0_0_a),
	.CLK(CLK)
);
// @10:1249
  wb_mux_ctl_reg_clr_cls U10 (
	.wb_mux_0_0_o2_a_0(wb_mux_0_0_o2_a_0),
	.ins2core_1(ins2core_28),
	.ins2core_0(ins2core_27),
	.ins2core_2(ins2core_29),
	.wb_mux_ctl_o_0(wb_mux_ctl_o[0]),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.CLK(CLK)
);
// @10:1260
  wb_we_reg_clr_cls U11 (
	.ins2core_0(ins2core_29),
	.ins2core_1(ins2core_30),
	.ins2core_2(ins2core_31),
	.wb_we_o_0(wb_we_o[0]),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.wb_we_1df0_a(wb_we_1df0_a),
	.CLK(CLK)
);
// @10:1271
  wb_we_reg U12 (
	.wb_we_o_1_0(wb_we_o_0_0),
	.wb_we_o_0_0(wb_we_o_1[0]),
	.wb_we_o_0(wb_we_o_2_0),
	.CLK(CLK)
);
// @10:1280
  wb_mux_ctl_reg_clr U13 (
	.wb_mux_ctl_o_0_0(wb_mux_ctl_o[0]),
	.wb_mux_ctl_o_0(wb_mux_ctl_o_0[0]),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1290
  muxb_ctl_reg_clr U14 (
	.muxb_ctl_o_0_0(muxb_ctl_o[0]),
	.muxb_ctl_o_0_1(muxb_ctl_o[1]),
	.muxb_ctl_o_0(muxb_ctl_o_0_0),
	.muxb_ctl_o_1(muxb_ctl_o_0_1),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1300
  dmem_ctl_reg_clr U15 (
	.dmem_ctl_o_0_0(dmem_ctl_o[0]),
	.dmem_ctl_o_0_1(dmem_ctl_o[1]),
	.dmem_ctl_o_0_2(dmem_ctl_o[2]),
	.dmem_ctl_o_0_3(dmem_ctl_o[3]),
	.dmem_ctl_o_0(dmem_ctl_o_0_0),
	.dmem_ctl_o_1(dmem_ctl_o_0_1),
	.dmem_ctl_o_2(dmem_ctl_o_0_2),
	.dmem_ctl_o_3(dmem_ctl_o_0_3),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1310
  alu_func_reg_clr U16 (
	.alu_func_o_0_0(alu_func_o[0]),
	.alu_func_o_0_1(alu_func_o[1]),
	.alu_func_o_0_2(alu_func_o[2]),
	.alu_func_o_0_3(alu_func_o[3]),
	.alu_func_o_0_4(alu_func_o[4]),
	.alu_func_o_0(alu_func_o_0_0),
	.alu_func_o_1(alu_func_o_0_1),
	.alu_func_o_2(alu_func_o_0_2),
	.alu_func_o_3(alu_func_o_0_3),
	.alu_func_o_4(alu_func_o_0_4),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1320
  muxa_ctl_reg_clr U17 (
	.muxa_ctl_o_0_0(muxa_ctl_o[0]),
	.muxa_ctl_o_0_1(muxa_ctl_o[1]),
	.muxa_ctl_o_0(muxa_ctl_o_0_0),
	.muxa_ctl_o_1(muxa_ctl_o_0_1),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1330
  wb_mux_ctl_reg U18 (
	.wb_mux_ctl_o_0_0(wb_mux_ctl_o_1[0]),
	.wb_mux_ctl_o_0(wb_mux_ctl_o_2_0),
	.CLK(CLK)
);
// @10:1339
  wb_we_reg_clr U19 (
	.wb_we_o_0_0(wb_we_o[0]),
	.wb_we_o_0(wb_we_o_3[0]),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1349
  cmp_ctl_reg_clr_cls U2 (
	.ext_ctl_0_0_a2_3_0(ext_ctl_0_0_a2_3_0),
	.ins2core_10(ins2core_26),
	.ins2core_0(ins2core_16),
	.ins2core_12(ins2core_28),
	.ins2core_11(ins2core_27),
	.pc_gen_ctl_0_a2_0_0(pc_gen_ctl_0_a2_0_0),
	.cmp_ctl_o_0(cmp_ctl_o_0),
	.cmp_ctl_o_1(cmp_ctl_o_1),
	.cmp_ctl_o_2(cmp_ctl_o_2),
	.cmp_ctl_1_1_0_0_a(cmp_ctl_1_1_0_0_a),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.cmp_ctl_2_1_0_0_a(cmp_ctl_2_1_0_0_a),
	.CLK(CLK)
);
// @10:1360
  wb_we_reg_1 U20 (
	.wb_we_o_0_0(wb_we_o_3[0]),
	.wb_we_o_0(wb_we_o_1[0]),
	.CLK(CLK)
);
// @10:1369
  wb_mux_ctl_reg_1 U21 (
	.wb_mux_ctl_o_0_0(wb_mux_ctl_o_0[0]),
	.wb_mux_ctl_o_0(wb_mux_ctl_o_1[0]),
	.CLK(CLK)
);
// @10:1378
  wb_we_reg_2 U22 (
	.alu_we_o_0(alu_we_o[0]),
	.wb_we_o_0(wb_we_o_0_0),
	.CLK(CLK)
);
// @10:1390
  alu_we_reg_clr U24 (
	.alu_we_o_0_0(alu_we_o_0[0]),
	.alu_we_o_0(alu_we_o[0]),
	.NET1640_i(NET1640_i),
	.CLK(CLK)
);
// @10:1400
  alu_func_reg_clr_cls U26 (
	.alu_func_0_0_0_1_0(alu_func_0_0_0_1_0),
	.alu_func_0_0_0_a2_0_0(alu_func_0_0_0_a2_0_0),
	.alu_func_0_0_0_a2_3_0(alu_func_0_0_0_a2_3_0),
	.pc_gen_ctl_0_0_a2_1_0(pc_gen_ctl_0_0_a2_1_0),
	.alu_func_0_0_0_a2_0(alu_func_0_0_0_a2_0),
	.alu_func_0_0_0_a2_7_0(alu_func_0_0_0_a2_7_0),
	.muxa_ctl_0_0_0_a2_1_0_0(muxa_ctl_0_0_0_a2_1_0_0),
	.alu_func_o_0(alu_func_o[0]),
	.alu_func_o_1(alu_func_o[1]),
	.alu_func_o_2(alu_func_o[2]),
	.alu_func_o_3(alu_func_o[3]),
	.alu_func_o_4(alu_func_o[4]),
	.alu_func_0_1_0_0_0_a2_3(alu_func_0_1_0_0_0_a2_3),
	.alu_func_0_1_0_0_0_3(alu_func_0_1_0_0_0_3),
	.alu_func_0_1_0_0_0_1(alu_func_0_1_0_0_0_1),
	.alu_func_0_1_0_0_0_a2_4(alu_func_0_1_0_0_0_a2_4),
	.alu_func_1_1_0_0_0_2(alu_func_1_1_0_0_0_2),
	.fsm_dly_0_1_0_0_a2_0(fsm_dly_0_1_0_0_a2_0),
	.alu_func_1_1_0_0_0_a(alu_func_1_1_0_0_0_a),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.alu_func_4_1_0_0_0_1(alu_func_4_1_0_0_0_1),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1),
	.alu_func_4_1_0_0_0_a2_2_0(alu_func_4_1_0_0_0_a2_2_0),
	.alu_func_4_1_0_0_0_a(alu_func_4_1_0_0_0_a),
	.CLK(CLK)
);
// @10:1411
  dmem_ctl_reg_clr_cls U3 (
	.ins2core_2(ins2core_28),
	.ins2core_0(ins2core_26),
	.ins2core_4(ins2core_30),
	.ins2core_5(ins2core_31),
	.dmem_ctl_o_0(dmem_ctl_o[0]),
	.dmem_ctl_o_1(dmem_ctl_o[1]),
	.dmem_ctl_o_2(dmem_ctl_o[2]),
	.dmem_ctl_o_3(dmem_ctl_o[3]),
	.dmem_ctl_0_1_0_0_a2_0(dmem_ctl_0_1_0_0_a2_0),
	.dmem_ctl_0_1_0_0_a(dmem_ctl_0_1_0_0_a),
	.dmem_ctl_1_1_0_0_0(dmem_ctl_1_1_0_0_0),
	.dmem_ctl_3_1_0_a2_1_a2(dmem_ctl_3_1_0_a2_1_a2),
	.dmem_ctl_1_1_0_0_a2_1(dmem_ctl_1_1_0_0_a2_1),
	.dmem_ctl_2_1_0_0_a(dmem_ctl_2_1_0_0_a),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.dmem_ctl_2_1_0_0_o2(dmem_ctl_2_1_0_0_o2),
	.CLK(CLK)
);
// @10:1422
  ext_ctl_reg_clr_cls U4 (
	.pc_gen_ctl_0_0_a2_1_0(pc_gen_ctl_0_0_a2_1_0),
	.ins2core_0(ins2core_30),
	.ins2core_1(ins2core_31),
	.ext_ctl_0_0_a2_1_0(ext_ctl_0_0_a2_1_0),
	.ext_ctl_0_0_a2_0_0(ext_ctl_0_0_a2_0_0),
	.ext_ctl_0_0_a2_3_0(ext_ctl_0_0_a2_3_0),
	.ext_ctl_0_0_o2_0(ext_ctl_0_0_o2_0),
	.ext_ctl_o_0(ext_ctl_o_0),
	.ext_ctl_o_1(ext_ctl_o_1),
	.ext_ctl_o_2(ext_ctl_o_2),
	.N_323_i_0_0_2(N_323_i_0_0_2),
	.N_323_i_0_0_1(N_323_i_0_0_1),
	.ext_ctlk_1_1_0_0_a(ext_ctlk_1_1_0_0_a),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.CLK(CLK)
);
// @10:1433
  rd_sel_reg_clr_cls U5 (
	.wb_mux_0_0_o2_0(wb_mux_0_0_o2_0),
	.rd_sel_o_0(rd_sel_o_0),
	.rd_sel_o_1(rd_sel_o_1),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1),
	.dmem_ctl_0_1_0_0_a2_0(dmem_ctl_0_1_0_0_a2_0),
	.muxb_ctl_0_1_0_0_0_a2(muxb_ctl_0_1_0_0_0_a2),
	.rd_sel_0_1_0_0_0_o2(rd_sel_0_1_0_0_0_o2),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.rd_sel_1_1_0_0_0_1(rd_sel_1_1_0_0_0_1),
	.CLK(CLK)
);
// @10:1444
  alu_we_reg_clr_cls U6 (
	.ins2core_0(ins2core_30),
	.ins2core_1(ins2core_31),
	.alu_we_o_0(alu_we_o_0[0]),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.m17_0_a3_0_1(m17_0_a3_0_1),
	.muxb_ctl_0_1_0_0_0_o2(muxb_ctl_0_1_0_0_0_o2),
	.CLK(CLK)
);
// @10:1455
  muxa_ctl_reg_clr_cls U7 (
	.ins2core_0(ins2core_4),
	.muxa_ctl_0_0_0_o2_0(muxa_ctl_0_0_0_o2_0),
	.muxa_ctl_0_0_0_0_0(muxa_ctl_0_0_0_0_0),
	.muxa_ctl_0_0_0_a2_2_0(muxa_ctl_0_0_0_a2_2_0),
	.alu_func_0_0_0_a2_7_0(alu_func_0_0_0_a2_7_0),
	.muxa_ctl_o_0(muxa_ctl_o[0]),
	.muxa_ctl_o_1(muxa_ctl_o[1]),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1),
	.muxa_ctl_0_1_0_0_a2_0(muxa_ctl_0_1_0_0_a2_0),
	.muxa_ctl_0_1_0_0_a(muxa_ctl_0_1_0_0_a),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.CLK(CLK)
);
// @10:1466
  pc_gen_ctl_reg_clr_cls U8 (
	.pc_gen_ctl_0_0_1_0(pc_gen_ctl_0_0_1_0),
	.muxa_ctl_0_0_0_a2_2_0(muxa_ctl_0_0_0_a2_2_0),
	.pc_gen_ctl_0_0_a2_3_0(pc_gen_ctl_0_0_a2_3_0),
	.ins2core_0(ins2core_0),
	.pc_gen_ctl_0_0_a2_1_0(pc_gen_ctl_0_0_a2_1_0),
	.pc_gen_ctl_0_0_a2_0(pc_gen_ctl_0_0_a2_0),
	.pc_gen_ctl_0_0_a_0(pc_gen_ctl_0_0_a_0),
	.pc_gen_ctl_0_0_a2_2_0(pc_gen_ctl_0_0_a2_2_0),
	.pc_gen_ctl_0_0_a2_2_2(pc_gen_ctl_0_0_a2_2_2),
	.pc_gen_ctl_o_0(pc_gen_ctl_o_0),
	.pc_gen_ctl_o_1(pc_gen_ctl_o_1),
	.pc_gen_ctl_o_2(pc_gen_ctl_o_2),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1),
	.fsm_dly_2_1_0_0_a2(fsm_dly_2_1_0_0_a2),
	.pc_gen_ctlk_1_1_0_0_a(pc_gen_ctlk_1_1_0_0_a),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.CLK(CLK)
);
// @10:1477
  dmem_ctl_reg U9 (
	.dmem_ctl_o_0_0(dmem_ctl_o_0_0),
	.dmem_ctl_o_0_1(dmem_ctl_o_0_1),
	.dmem_ctl_o_0_2(dmem_ctl_o_0_2),
	.dmem_ctl_o_0(dmem_ctl_o_1_0),
	.dmem_ctl_o_1(dmem_ctl_o_1_1),
	.dmem_ctl_o_2(dmem_ctl_o_1_2),
	.dmem_ctl_o_3(dmem_ctl_o_0_3),
	.r32_o_0(r32_o_0),
	.CLK(CLK),
	.wr_cmd_0_a2_1_21_a(wr_cmd_0_a2_1_21_a)
);
endmodule /* pipelinedregs */

// VQM4.1+ 
module decode_pipe (
  wb_we_o_0_0,
  wb_we_o_0,
  muxb_ctl_o_0,
  muxb_ctl_o_1,
  dmem_ctl_o_0_0,
  dmem_ctl_o_0_1,
  dmem_ctl_o_0_2,
  alu_func_o_0,
  alu_func_o_1,
  alu_func_o_2,
  alu_func_o_3,
  alu_func_o_4,
  muxa_ctl_o_0,
  muxa_ctl_o_1,
  wb_mux_ctl_o_0,
  cmp_ctl_o_0,
  cmp_ctl_o_1,
  cmp_ctl_o_2,
  ext_ctl_o_0,
  ext_ctl_o_1,
  ext_ctl_o_2,
  rd_sel_o_0,
  rd_sel_o_1,
  pc_gen_ctl_o_0,
  pc_gen_ctl_o_1,
  pc_gen_ctl_o_2,
  dmem_ctl_o_3,
  dmem_ctl_o_0,
  dmem_ctl_o_1,
  dmem_ctl_o_2,
  r32_o_0,
  ins2core_16,
  ins2core_0,
  ins2core_4,
  ins2core_1,
  ins2core_3,
  ins2core_29,
  ins2core_2,
  ins2core_26,
  ins2core_27,
  ins2core_28,
  ins2core_31,
  ins2core_30,
  ins2core_23,
  ins2core_5,
  ins2core_18,
  ins2core_19,
  ins2core_17,
  ins2core_20,
  ins2core_24,
  ins2core_25,
  ins2core_21,
  ins2core_22,
  pc_gen_ctl_0_0_a2_2_2,
  NET1572_i_i,
  NET1606_i,
  CLK,
  NET1640_i,
  wr_cmd_0_a2_1_21_a,
  fsm_dly_2_1_0_0,
  fsm_dly_1_1_0_0_a2,
  fsm_dly_0_1_0_0,
  fsm_dly_2_1_0_0_a2,
  fsm_dly_1_1_0_0
);
output wb_we_o_0_0 ;
output wb_we_o_0 ;
output muxb_ctl_o_0 ;
output muxb_ctl_o_1 ;
output dmem_ctl_o_0_0 ;
output dmem_ctl_o_0_1 ;
output dmem_ctl_o_0_2 ;
output alu_func_o_0 ;
output alu_func_o_1 ;
output alu_func_o_2 ;
output alu_func_o_3 ;
output alu_func_o_4 ;
output muxa_ctl_o_0 ;
output muxa_ctl_o_1 ;
output wb_mux_ctl_o_0 ;
output cmp_ctl_o_0 ;
output cmp_ctl_o_1 ;
output cmp_ctl_o_2 ;
output ext_ctl_o_0 ;
output ext_ctl_o_1 ;
output ext_ctl_o_2 ;
output rd_sel_o_0 ;
output rd_sel_o_1 ;
output pc_gen_ctl_o_0 ;
output pc_gen_ctl_o_1 ;
output pc_gen_ctl_o_2 ;
output dmem_ctl_o_3 ;
output dmem_ctl_o_0 ;
output dmem_ctl_o_1 ;
output dmem_ctl_o_2 ;
input r32_o_0 ;
input ins2core_16 ;
input ins2core_0 ;
input ins2core_4 ;
input ins2core_1 ;
input ins2core_3 ;
input ins2core_29 ;
input ins2core_2 ;
input ins2core_26 ;
input ins2core_27 ;
input ins2core_28 ;
input ins2core_31 ;
input ins2core_30 ;
input ins2core_23 ;
input ins2core_5 ;
input ins2core_18 ;
input ins2core_19 ;
input ins2core_17 ;
input ins2core_20 ;
input ins2core_24 ;
input ins2core_25 ;
input ins2core_21 ;
input ins2core_22 ;
output pc_gen_ctl_0_0_a2_2_2 ;
input NET1572_i_i ;
input NET1606_i ;
input CLK ;
input NET1640_i ;
output wr_cmd_0_a2_1_21_a ;
output fsm_dly_2_1_0_0 ;
output fsm_dly_1_1_0_0_a2 ;
output fsm_dly_0_1_0_0 ;
output fsm_dly_2_1_0_0_a2 ;
output fsm_dly_1_1_0_0 ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire muxb_ctl_o_0 ;
wire muxb_ctl_o_1 ;
wire dmem_ctl_o_0_0 ;
wire dmem_ctl_o_0_1 ;
wire dmem_ctl_o_0_2 ;
wire alu_func_o_0 ;
wire alu_func_o_1 ;
wire alu_func_o_2 ;
wire alu_func_o_3 ;
wire alu_func_o_4 ;
wire muxa_ctl_o_0 ;
wire muxa_ctl_o_1 ;
wire wb_mux_ctl_o_0 ;
wire cmp_ctl_o_0 ;
wire cmp_ctl_o_1 ;
wire cmp_ctl_o_2 ;
wire ext_ctl_o_0 ;
wire ext_ctl_o_1 ;
wire ext_ctl_o_2 ;
wire rd_sel_o_0 ;
wire rd_sel_o_1 ;
wire pc_gen_ctl_o_0 ;
wire pc_gen_ctl_o_1 ;
wire pc_gen_ctl_o_2 ;
wire dmem_ctl_o_3 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_2 ;
wire r32_o_0 ;
wire ins2core_16 ;
wire ins2core_0 ;
wire ins2core_4 ;
wire ins2core_1 ;
wire ins2core_3 ;
wire ins2core_29 ;
wire ins2core_2 ;
wire ins2core_26 ;
wire ins2core_27 ;
wire ins2core_28 ;
wire ins2core_31 ;
wire ins2core_30 ;
wire ins2core_23 ;
wire ins2core_5 ;
wire ins2core_18 ;
wire ins2core_19 ;
wire ins2core_17 ;
wire ins2core_20 ;
wire ins2core_24 ;
wire ins2core_25 ;
wire ins2core_21 ;
wire ins2core_22 ;
wire pc_gen_ctl_0_0_a2_2_2 ;
wire NET1572_i_i ;
wire NET1606_i ;
wire CLK ;
wire NET1640_i ;
wire wr_cmd_0_a2_1_21_a ;
wire fsm_dly_2_1_0_0 ;
wire fsm_dly_1_1_0_0_a2 ;
wire fsm_dly_0_1_0_0 ;
wire fsm_dly_2_1_0_0_a2 ;
wire fsm_dly_1_1_0_0 ;
wire [2:2] ext_ctl_0_0_a2_3;
wire [2:2] ext_ctl_0_0_a2_1;
wire [0:0] wb_mux_0_0_o2_a;
wire [0:0] wb_mux_0_0_o2;
wire [2:2] ext_ctl_0_0_a2_0;
wire [2:2] alu_func_0_0_0_a2_3;
wire [2:2] alu_func_0_0_0_a2_7;
wire [1:1] muxa_ctl_0_0_0_a2_1_0;
wire [1:1] muxa_ctl_0_0_0_o2;
wire [2:2] alu_func_0_0_0_a2_0;
wire [0:0] pc_gen_ctl_0_0_a2_3;
wire [0:0] pc_gen_ctl_0_0_1;
wire [1:1] muxa_ctl_0_0_0_0;
wire [2:2] pc_gen_ctl_0_a2_0;
wire [2:2] alu_func_0_0_0_a2;
wire [1:1] muxa_ctl_0_0_0_a2_2;
wire [0:0] pc_gen_ctl_0_0_a2_2;
wire [2:2] pc_gen_ctl_0_0_a2;
wire [2:2] pc_gen_ctl_0_0_a2_1;
wire [2:2] alu_func_0_0_0_1;
wire [2:2] ext_ctl_0_0_o2;
wire [2:2] pc_gen_ctl_0_0_a;
wire dmem_ctl_2_1_0_0_o2 ;
wire dmem_ctl_3_1_0_a2_1_a2 ;
wire muxa_ctl_0_1_0_0_a2_0 ;
wire alu_func_0_1_0_0_0_a2_3 ;
wire dmem_ctl_2_1_0_0_a ;
wire dmem_ctl_0_1_0_0_a ;
wire alu_func_0_1_0_0_0_a2_4 ;
wire dmem_ctl_1_1_0_0_a2_1 ;
wire dmem_ctl_1_1_0_0_0 ;
wire alu_func_4_1_0_0_0_a2_2_0 ;
wire muxb_ctl_0_1_0_0_0_o2 ;
wire muxb_ctl_1_1_0_0_0_a ;
wire muxa_ctl_0_1_0_0_a ;
wire ext_ctlk_1_1_0_0_a ;
wire N_323_i_0_0_2 ;
wire rd_sel_1_1_0_0_0_1 ;
wire muxb_ctl_0_1_0_0_0_a2_0_0 ;
wire alu_func_4_1_0_0_0_1 ;
wire fsm_dly_1_1_0_0_a2_2 ;
wire alu_func_0_1_0_0_0_3 ;
wire wb_we_1df0_a ;
wire cmp_ctl_1_1_0_0_a ;
wire fsm_dly_0_1_0_0_a2_0 ;
wire pc_gen_ctlk_1_1_0_0_a ;
wire cmp_ctl_2_1_0_0_a ;
wire muxb_ctl_0_1_0_0_0_a2 ;
wire N_323_i_0_0_1 ;
wire rd_sel_0_1_0_0_0_o2 ;
wire m17_0_a3_0_1 ;
wire alu_func_4_1_0_0_0_a ;
wire dmem_ctl_0_1_0_0_a2_0 ;
wire alu_func_1_1_0_0_0_2 ;
wire muxa_ctl_0_1_0_0_a2_1 ;
wire alu_func_0_1_0_0_0_1 ;
wire alu_func_1_1_0_0_0_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @10:1548
  decoder idecoder (
	.ext_ctl_0_0_a2_3_0(ext_ctl_0_0_a2_3[2]),
	.ext_ctl_0_0_a2_1_0(ext_ctl_0_0_a2_1[2]),
	.wb_mux_0_0_o2_a_0(wb_mux_0_0_o2_a[0]),
	.wb_mux_0_0_o2_0(wb_mux_0_0_o2[0]),
	.ext_ctl_0_0_a2_0_0(ext_ctl_0_0_a2_0[2]),
	.alu_func_0_0_0_a2_3_0(alu_func_0_0_0_a2_3[2]),
	.alu_func_0_0_0_a2_7_0(alu_func_0_0_0_a2_7[2]),
	.muxa_ctl_0_0_0_a2_1_0_0(muxa_ctl_0_0_0_a2_1_0[1]),
	.muxa_ctl_0_0_0_o2_0(muxa_ctl_0_0_0_o2[1]),
	.alu_func_0_0_0_a2_0_0(alu_func_0_0_0_a2_0[2]),
	.pc_gen_ctl_0_0_a2_3_0(pc_gen_ctl_0_0_a2_3[0]),
	.pc_gen_ctl_0_0_1_0(pc_gen_ctl_0_0_1[0]),
	.muxa_ctl_0_0_0_0_0(muxa_ctl_0_0_0_0[1]),
	.pc_gen_ctl_0_a2_0_0(pc_gen_ctl_0_a2_0[2]),
	.alu_func_0_0_0_a2_0(alu_func_0_0_0_a2[2]),
	.muxa_ctl_0_0_0_a2_2_0(muxa_ctl_0_0_0_a2_2[1]),
	.pc_gen_ctl_0_0_a2_2_2(pc_gen_ctl_0_0_a2_2_2),
	.pc_gen_ctl_0_0_a2_2_0(pc_gen_ctl_0_0_a2_2[0]),
	.pc_gen_ctl_0_0_a2_0(pc_gen_ctl_0_0_a2[2]),
	.pc_gen_ctl_0_0_a2_1_2(pc_gen_ctl_0_0_a2_1[2]),
	.alu_func_0_0_0_1_0(alu_func_0_0_0_1[2]),
	.ext_ctl_0_0_o2_0(ext_ctl_0_0_o2[2]),
	.pc_gen_ctl_0_0_a_0(pc_gen_ctl_0_0_a[2]),
	.ins2core_22(ins2core_22),
	.ins2core_21(ins2core_21),
	.ins2core_25(ins2core_25),
	.ins2core_24(ins2core_24),
	.ins2core_20(ins2core_20),
	.ins2core_17(ins2core_17),
	.ins2core_19(ins2core_19),
	.ins2core_18(ins2core_18),
	.ins2core_5(ins2core_5),
	.ins2core_23(ins2core_23),
	.ins2core_30(ins2core_30),
	.ins2core_31(ins2core_31),
	.ins2core_28(ins2core_28),
	.ins2core_27(ins2core_27),
	.ins2core_26(ins2core_26),
	.ins2core_2(ins2core_2),
	.ins2core_29(ins2core_29),
	.ins2core_3(ins2core_3),
	.ins2core_1(ins2core_1),
	.ins2core_4(ins2core_4),
	.ins2core_0(ins2core_0),
	.dmem_ctl_2_1_0_0_o2(dmem_ctl_2_1_0_0_o2),
	.dmem_ctl_3_1_0_a2_1_a2(dmem_ctl_3_1_0_a2_1_a2),
	.muxa_ctl_0_1_0_0_a2_0(muxa_ctl_0_1_0_0_a2_0),
	.alu_func_0_1_0_0_0_a2_3(alu_func_0_1_0_0_0_a2_3),
	.dmem_ctl_2_1_0_0_a(dmem_ctl_2_1_0_0_a),
	.dmem_ctl_0_1_0_0_a(dmem_ctl_0_1_0_0_a),
	.alu_func_0_1_0_0_0_a2_4(alu_func_0_1_0_0_0_a2_4),
	.dmem_ctl_1_1_0_0_a2_1(dmem_ctl_1_1_0_0_a2_1),
	.dmem_ctl_1_1_0_0_0(dmem_ctl_1_1_0_0_0),
	.alu_func_4_1_0_0_0_a2_2_0(alu_func_4_1_0_0_0_a2_2_0),
	.muxb_ctl_0_1_0_0_0_o2(muxb_ctl_0_1_0_0_0_o2),
	.muxb_ctl_1_1_0_0_0_a(muxb_ctl_1_1_0_0_0_a),
	.muxa_ctl_0_1_0_0_a(muxa_ctl_0_1_0_0_a),
	.fsm_dly_1_1_0_0(fsm_dly_1_1_0_0),
	.fsm_dly_2_1_0_0_a2(fsm_dly_2_1_0_0_a2),
	.ext_ctlk_1_1_0_0_a(ext_ctlk_1_1_0_0_a),
	.N_323_i_0_0_2(N_323_i_0_0_2),
	.rd_sel_1_1_0_0_0_1(rd_sel_1_1_0_0_0_1),
	.muxb_ctl_0_1_0_0_0_a2_0_0(muxb_ctl_0_1_0_0_0_a2_0_0),
	.alu_func_4_1_0_0_0_1(alu_func_4_1_0_0_0_1),
	.fsm_dly_1_1_0_0_a2_2(fsm_dly_1_1_0_0_a2_2),
	.alu_func_0_1_0_0_0_3(alu_func_0_1_0_0_0_3),
	.wb_we_1df0_a(wb_we_1df0_a),
	.cmp_ctl_1_1_0_0_a(cmp_ctl_1_1_0_0_a),
	.fsm_dly_0_1_0_0(fsm_dly_0_1_0_0),
	.fsm_dly_0_1_0_0_a2_0(fsm_dly_0_1_0_0_a2_0),
	.pc_gen_ctlk_1_1_0_0_a(pc_gen_ctlk_1_1_0_0_a),
	.fsm_dly_1_1_0_0_a2(fsm_dly_1_1_0_0_a2),
	.fsm_dly_2_1_0_0(fsm_dly_2_1_0_0),
	.cmp_ctl_2_1_0_0_a(cmp_ctl_2_1_0_0_a),
	.muxb_ctl_0_1_0_0_0_a2(muxb_ctl_0_1_0_0_0_a2),
	.N_323_i_0_0_1(N_323_i_0_0_1),
	.rd_sel_0_1_0_0_0_o2(rd_sel_0_1_0_0_0_o2),
	.m17_0_a3_0_1(m17_0_a3_0_1),
	.alu_func_4_1_0_0_0_a(alu_func_4_1_0_0_0_a),
	.dmem_ctl_0_1_0_0_a2_0(dmem_ctl_0_1_0_0_a2_0),
	.alu_func_1_1_0_0_0_2(alu_func_1_1_0_0_0_2),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1),
	.alu_func_0_1_0_0_0_1(alu_func_0_1_0_0_0_1),
	.alu_func_1_1_0_0_0_a(alu_func_1_1_0_0_0_a)
);
// @10:1567
  pipelinedregs pipereg (
	.r32_o_0(r32_o_0),
	.dmem_ctl_o_1_2(dmem_ctl_o_2),
	.dmem_ctl_o_1_1(dmem_ctl_o_1),
	.dmem_ctl_o_1_0(dmem_ctl_o_0),
	.pc_gen_ctl_o_2(pc_gen_ctl_o_2),
	.pc_gen_ctl_o_1(pc_gen_ctl_o_1),
	.pc_gen_ctl_o_0(pc_gen_ctl_o_0),
	.pc_gen_ctl_0_0_a2_2_2(pc_gen_ctl_0_0_a2_2_2),
	.pc_gen_ctl_0_0_a2_2_0(pc_gen_ctl_0_0_a2_2[0]),
	.pc_gen_ctl_0_0_a_0(pc_gen_ctl_0_0_a[2]),
	.pc_gen_ctl_0_0_a2_0(pc_gen_ctl_0_0_a2[2]),
	.pc_gen_ctl_0_0_a2_3_0(pc_gen_ctl_0_0_a2_3[0]),
	.pc_gen_ctl_0_0_1_0(pc_gen_ctl_0_0_1[0]),
	.muxa_ctl_0_0_0_a2_2_0(muxa_ctl_0_0_0_a2_2[1]),
	.muxa_ctl_0_0_0_0_0(muxa_ctl_0_0_0_0[1]),
	.muxa_ctl_0_0_0_o2_0(muxa_ctl_0_0_0_o2[1]),
	.rd_sel_o_1(rd_sel_o_1),
	.rd_sel_o_0(rd_sel_o_0),
	.wb_mux_0_0_o2_0(wb_mux_0_0_o2[0]),
	.ext_ctl_o_2(ext_ctl_o_2),
	.ext_ctl_o_1(ext_ctl_o_1),
	.ext_ctl_o_0(ext_ctl_o_0),
	.ext_ctl_0_0_o2_0(ext_ctl_0_0_o2[2]),
	.ext_ctl_0_0_a2_0_0(ext_ctl_0_0_a2_0[2]),
	.ext_ctl_0_0_a2_1_0(ext_ctl_0_0_a2_1[2]),
	.muxa_ctl_0_0_0_a2_1_0_0(muxa_ctl_0_0_0_a2_1_0[1]),
	.alu_func_0_0_0_a2_7_0(alu_func_0_0_0_a2_7[2]),
	.alu_func_0_0_0_a2_0(alu_func_0_0_0_a2[2]),
	.alu_func_0_0_0_a2_3_0(alu_func_0_0_0_a2_3[2]),
	.alu_func_0_0_0_a2_0_0(alu_func_0_0_0_a2_0[2]),
	.alu_func_0_0_0_1_0(alu_func_0_0_0_1[2]),
	.cmp_ctl_o_2(cmp_ctl_o_2),
	.cmp_ctl_o_1(cmp_ctl_o_1),
	.cmp_ctl_o_0(cmp_ctl_o_0),
	.pc_gen_ctl_0_a2_0_0(pc_gen_ctl_0_a2_0[2]),
	.ext_ctl_0_0_a2_3_0(ext_ctl_0_0_a2_3[2]),
	.wb_mux_ctl_o_2_0(wb_mux_ctl_o_0),
	.muxa_ctl_o_0_1(muxa_ctl_o_1),
	.muxa_ctl_o_0_0(muxa_ctl_o_0),
	.alu_func_o_0_4(alu_func_o_4),
	.alu_func_o_0_3(alu_func_o_3),
	.alu_func_o_0_2(alu_func_o_2),
	.alu_func_o_0_1(alu_func_o_1),
	.alu_func_o_0_0(alu_func_o_0),
	.dmem_ctl_o_0_3(dmem_ctl_o_3),
	.dmem_ctl_o_0_2(dmem_ctl_o_0_2),
	.dmem_ctl_o_0_1(dmem_ctl_o_0_1),
	.dmem_ctl_o_0_0(dmem_ctl_o_0_0),
	.muxb_ctl_o_0_1(muxb_ctl_o_1),
	.muxb_ctl_o_0_0(muxb_ctl_o_0),
	.wb_we_o_2_0(wb_we_o_0),
	.wb_we_o_0_0(wb_we_o_0_0),
	.wb_mux_0_0_o2_a_0(wb_mux_0_0_o2_a[0]),
	.ins2core_0(ins2core_0),
	.ins2core_4(ins2core_4),
	.ins2core_16(ins2core_16),
	.ins2core_26(ins2core_26),
	.ins2core_31(ins2core_31),
	.ins2core_29(ins2core_29),
	.ins2core_27(ins2core_27),
	.ins2core_28(ins2core_28),
	.ins2core_30(ins2core_30),
	.pc_gen_ctl_0_0_a2_1_0(pc_gen_ctl_0_0_a2_1[2]),
	.wr_cmd_0_a2_1_21_a(wr_cmd_0_a2_1_21_a),
	.pc_gen_ctlk_1_1_0_0_a(pc_gen_ctlk_1_1_0_0_a),
	.fsm_dly_2_1_0_0_a2(fsm_dly_2_1_0_0_a2),
	.muxa_ctl_0_1_0_0_a(muxa_ctl_0_1_0_0_a),
	.muxa_ctl_0_1_0_0_a2_0(muxa_ctl_0_1_0_0_a2_0),
	.muxb_ctl_0_1_0_0_0_o2(muxb_ctl_0_1_0_0_0_o2),
	.m17_0_a3_0_1(m17_0_a3_0_1),
	.rd_sel_1_1_0_0_0_1(rd_sel_1_1_0_0_0_1),
	.rd_sel_0_1_0_0_0_o2(rd_sel_0_1_0_0_0_o2),
	.ext_ctlk_1_1_0_0_a(ext_ctlk_1_1_0_0_a),
	.N_323_i_0_0_1(N_323_i_0_0_1),
	.N_323_i_0_0_2(N_323_i_0_0_2),
	.dmem_ctl_2_1_0_0_o2(dmem_ctl_2_1_0_0_o2),
	.dmem_ctl_2_1_0_0_a(dmem_ctl_2_1_0_0_a),
	.dmem_ctl_1_1_0_0_a2_1(dmem_ctl_1_1_0_0_a2_1),
	.dmem_ctl_3_1_0_a2_1_a2(dmem_ctl_3_1_0_a2_1_a2),
	.dmem_ctl_1_1_0_0_0(dmem_ctl_1_1_0_0_0),
	.dmem_ctl_0_1_0_0_a(dmem_ctl_0_1_0_0_a),
	.alu_func_4_1_0_0_0_a(alu_func_4_1_0_0_0_a),
	.alu_func_4_1_0_0_0_a2_2_0(alu_func_4_1_0_0_0_a2_2_0),
	.alu_func_4_1_0_0_0_1(alu_func_4_1_0_0_0_1),
	.alu_func_1_1_0_0_0_a(alu_func_1_1_0_0_0_a),
	.fsm_dly_0_1_0_0_a2_0(fsm_dly_0_1_0_0_a2_0),
	.alu_func_1_1_0_0_0_2(alu_func_1_1_0_0_0_2),
	.alu_func_0_1_0_0_0_a2_4(alu_func_0_1_0_0_0_a2_4),
	.alu_func_0_1_0_0_0_1(alu_func_0_1_0_0_0_1),
	.alu_func_0_1_0_0_0_3(alu_func_0_1_0_0_0_3),
	.alu_func_0_1_0_0_0_a2_3(alu_func_0_1_0_0_0_a2_3),
	.cmp_ctl_2_1_0_0_a(cmp_ctl_2_1_0_0_a),
	.cmp_ctl_1_1_0_0_a(cmp_ctl_1_1_0_0_a),
	.NET1640_i(NET1640_i),
	.wb_we_1df0_a(wb_we_1df0_a),
	.CLK(CLK),
	.muxb_ctl_1_1_0_0_0_a(muxb_ctl_1_1_0_0_0_a),
	.dmem_ctl_0_1_0_0_a2_0(dmem_ctl_0_1_0_0_a2_0),
	.NET1606_i(NET1606_i),
	.NET1572_i_i(NET1572_i_i),
	.fsm_dly_1_1_0_0_a2_2(fsm_dly_1_1_0_0_a2_2),
	.muxb_ctl_0_1_0_0_0_a2_0_0(muxb_ctl_0_1_0_0_0_a2_0_0),
	.muxb_ctl_0_1_0_0_0_a2(muxb_ctl_0_1_0_0_0_a2),
	.muxa_ctl_0_1_0_0_a2_1(muxa_ctl_0_1_0_0_a2_1)
);
endmodule /* decode_pipe */

// VQM4.1+ 
module r32_reg_5 (
  res_5_0_0_0,
  res_5_0_m2_0_0,
  r32_o_0_0,
  r32_o_0_1,
  r32_o_0_3,
  r32_o_0_4,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_13,
  r32_o_0_14,
  r32_o_0_15,
  res_5_0_o4_0,
  res_5_0_a_0,
  res_5_0_a_1,
  res_5_0_a_2,
  res_5_0_a_4,
  res_5_0_a_5,
  res_5_0_a_16,
  res_5_0_a_17,
  res_5_0_a_18,
  res_5_0_a_19,
  res_5_0_a_20,
  res_5_0_a_21,
  res_5_0_a_22,
  res_5_0_a_23,
  res_5_0_a_24,
  res_5_0_a_25,
  res_5_0_a_26,
  res_5_0_a_27,
  res_5_0_a2_0,
  res_5_0_a2_16,
  ext_ctl_o_1,
  ext_ctl_o_2,
  ext_ctl_o_0,
  r32_o_1,
  r32_o_0,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_12,
  r32_o_28,
  r32_o_13,
  r32_o_29,
  r32_o_14,
  r32_o_30,
  r32_o_15,
  r32_o_31,
  res_5_0_0,
  res_5_0_1,
  res_5_0_2,
  res_5_0_3,
  res_5_0_4,
  res_5_0_5,
  res_5_0_6,
  res_5_0_7,
  res_5_0_8,
  res_5_0_9,
  res_5_0_10,
  res_5_0_11,
  res_5_0_12,
  res_5_0_13,
  res_5_0_14,
  res_5_0_15,
  res_5_0_16,
  res_5_0_17,
  res_5_0_18,
  res_5_0_19,
  res_5_0_20,
  res_5_0_21,
  res_5_0_22,
  res_5_0_23,
  res_5_0_24,
  res_5_0_25,
  res_5_0_26,
  res_5_0_27,
  res_5_0_28,
  res_5_0_29,
  res_5_0_30,
  res_5_0_31,
  CLK
);
input res_5_0_0_0 ;
input res_5_0_m2_0_0 ;
output r32_o_0_0 ;
input r32_o_0_1 ;
output r32_o_0_3 ;
output r32_o_0_4 ;
output r32_o_0_5 ;
output r32_o_0_6 ;
output r32_o_0_7 ;
output r32_o_0_8 ;
output r32_o_0_9 ;
output r32_o_0_10 ;
output r32_o_0_11 ;
output r32_o_0_12 ;
output r32_o_0_13 ;
output r32_o_0_14 ;
output r32_o_0_15 ;
input res_5_0_o4_0 ;
input res_5_0_a_0 ;
input res_5_0_a_1 ;
input res_5_0_a_2 ;
input res_5_0_a_4 ;
input res_5_0_a_5 ;
input res_5_0_a_16 ;
input res_5_0_a_17 ;
input res_5_0_a_18 ;
input res_5_0_a_19 ;
input res_5_0_a_20 ;
input res_5_0_a_21 ;
input res_5_0_a_22 ;
input res_5_0_a_23 ;
input res_5_0_a_24 ;
input res_5_0_a_25 ;
input res_5_0_a_26 ;
input res_5_0_a_27 ;
input res_5_0_a2_0 ;
input res_5_0_a2_16 ;
input ext_ctl_o_1 ;
input ext_ctl_o_2 ;
input ext_ctl_o_0 ;
output r32_o_1 ;
input r32_o_0 ;
output r32_o_2 ;
input r32_o_3 ;
input r32_o_4 ;
input r32_o_5 ;
input r32_o_6 ;
input r32_o_7 ;
input r32_o_8 ;
input r32_o_9 ;
input r32_o_10 ;
input r32_o_11 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
input r32_o_12 ;
output r32_o_28 ;
input r32_o_13 ;
output r32_o_29 ;
input r32_o_14 ;
output r32_o_30 ;
input r32_o_15 ;
output r32_o_31 ;
output res_5_0_0 ;
output res_5_0_1 ;
output res_5_0_2 ;
output res_5_0_3 ;
output res_5_0_4 ;
output res_5_0_5 ;
output res_5_0_6 ;
output res_5_0_7 ;
output res_5_0_8 ;
output res_5_0_9 ;
output res_5_0_10 ;
output res_5_0_11 ;
output res_5_0_12 ;
output res_5_0_13 ;
output res_5_0_14 ;
output res_5_0_15 ;
output res_5_0_16 ;
output res_5_0_17 ;
output res_5_0_18 ;
output res_5_0_19 ;
output res_5_0_20 ;
output res_5_0_21 ;
output res_5_0_22 ;
output res_5_0_23 ;
output res_5_0_24 ;
output res_5_0_25 ;
output res_5_0_26 ;
output res_5_0_27 ;
output res_5_0_28 ;
output res_5_0_29 ;
output res_5_0_30 ;
output res_5_0_31 ;
input CLK ;
wire res_5_0_0_0 ;
wire res_5_0_m2_0_0 ;
wire r32_o_0_0 ;
wire r32_o_0_1 ;
wire r32_o_0_3 ;
wire r32_o_0_4 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_13 ;
wire r32_o_0_14 ;
wire r32_o_0_15 ;
wire res_5_0_o4_0 ;
wire res_5_0_a_0 ;
wire res_5_0_a_1 ;
wire res_5_0_a_2 ;
wire res_5_0_a_4 ;
wire res_5_0_a_5 ;
wire res_5_0_a_16 ;
wire res_5_0_a_17 ;
wire res_5_0_a_18 ;
wire res_5_0_a_19 ;
wire res_5_0_a_20 ;
wire res_5_0_a_21 ;
wire res_5_0_a_22 ;
wire res_5_0_a_23 ;
wire res_5_0_a_24 ;
wire res_5_0_a_25 ;
wire res_5_0_a_26 ;
wire res_5_0_a_27 ;
wire res_5_0_a2_0 ;
wire res_5_0_a2_16 ;
wire ext_ctl_o_1 ;
wire ext_ctl_o_2 ;
wire ext_ctl_o_0 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_12 ;
wire r32_o_28 ;
wire r32_o_13 ;
wire r32_o_29 ;
wire r32_o_14 ;
wire r32_o_30 ;
wire r32_o_15 ;
wire r32_o_31 ;
wire res_5_0_0 ;
wire res_5_0_1 ;
wire res_5_0_2 ;
wire res_5_0_3 ;
wire res_5_0_4 ;
wire res_5_0_5 ;
wire res_5_0_6 ;
wire res_5_0_7 ;
wire res_5_0_8 ;
wire res_5_0_9 ;
wire res_5_0_10 ;
wire res_5_0_11 ;
wire res_5_0_12 ;
wire res_5_0_13 ;
wire res_5_0_14 ;
wire res_5_0_15 ;
wire res_5_0_16 ;
wire res_5_0_17 ;
wire res_5_0_18 ;
wire res_5_0_19 ;
wire res_5_0_20 ;
wire res_5_0_21 ;
wire res_5_0_22 ;
wire res_5_0_23 ;
wire res_5_0_24 ;
wire res_5_0_25 ;
wire res_5_0_26 ;
wire res_5_0_27 ;
wire res_5_0_28 ;
wire res_5_0_29 ;
wire res_5_0_30 ;
wire res_5_0_31 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.combout(res_5_0_31),
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(r32_o_15),
	.datab(ext_ctl_o_0),
	.datac(ext_ctl_o_2),
	.datad(ext_ctl_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_and_comb";
defparam r32_o_31__Z.lut_mask="a02a";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.combout(res_5_0_30),
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(r32_o_14),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(res_5_0_a2_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_and_comb";
defparam r32_o_30__Z.lut_mask="ff80";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.combout(res_5_0_29),
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(r32_o_13),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(res_5_0_a2_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_and_comb";
defparam r32_o_29__Z.lut_mask="ff80";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.combout(res_5_0_28),
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(r32_o_12),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(res_5_0_a2_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_and_comb";
defparam r32_o_28__Z.lut_mask="ff80";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.combout(res_5_0_27),
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_27),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_and_comb";
defparam r32_o_27__Z.lut_mask="f2f2";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.combout(res_5_0_26),
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_26),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_and_comb";
defparam r32_o_26__Z.lut_mask="f2f2";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.combout(res_5_0_25),
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_25),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_and_comb";
defparam r32_o_25__Z.lut_mask="f2f2";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.combout(res_5_0_24),
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_24),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_and_comb";
defparam r32_o_24__Z.lut_mask="f2f2";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.combout(res_5_0_23),
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_23),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_and_comb";
defparam r32_o_23__Z.lut_mask="f2f2";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.combout(res_5_0_22),
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_22),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_and_comb";
defparam r32_o_22__Z.lut_mask="f2f2";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.combout(res_5_0_21),
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_21),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_and_comb";
defparam r32_o_21__Z.lut_mask="f2f2";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.combout(res_5_0_20),
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_20),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_and_comb";
defparam r32_o_20__Z.lut_mask="f2f2";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.combout(res_5_0_19),
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_19),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_and_comb";
defparam r32_o_19__Z.lut_mask="f2f2";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.combout(res_5_0_18),
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(ext_ctl_o_1),
	.datab(res_5_0_a_18),
	.datac(res_5_0_a2_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_and_comb";
defparam r32_o_18__Z.lut_mask="f2f2";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.combout(res_5_0_17),
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(r32_o_15),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(res_5_0_a_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_and_comb";
defparam r32_o_17__Z.lut_mask="0ae2";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.combout(res_5_0_16),
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(r32_o_14),
	.datab(res_5_0_a_16),
	.datac(res_5_0_o4_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_and_comb";
defparam r32_o_16__Z.lut_mask="b3b3";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.combout(res_5_0_15),
	.regout(r32_o_0_15),
	.clk(CLK),
	.dataa(r32_o_15),
	.datab(r32_o_13),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_and_comb";
defparam r32_o_15__Z.lut_mask="eca0";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.combout(res_5_0_14),
	.regout(r32_o_0_14),
	.clk(CLK),
	.dataa(r32_o_12),
	.datab(r32_o_14),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_and_comb";
defparam r32_o_14__Z.lut_mask="eac0";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.combout(res_5_0_13),
	.regout(r32_o_0_13),
	.clk(CLK),
	.dataa(r32_o_11),
	.datab(r32_o_13),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_and_comb";
defparam r32_o_13__Z.lut_mask="eac0";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.combout(res_5_0_12),
	.regout(r32_o_0_12),
	.clk(CLK),
	.dataa(r32_o_10),
	.datab(r32_o_12),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_and_comb";
defparam r32_o_12__Z.lut_mask="eac0";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.combout(res_5_0_11),
	.regout(r32_o_0_11),
	.clk(CLK),
	.dataa(r32_o_9),
	.datab(r32_o_11),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_and_comb";
defparam r32_o_11__Z.lut_mask="eac0";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.combout(res_5_0_10),
	.regout(r32_o_0_10),
	.clk(CLK),
	.dataa(r32_o_8),
	.datab(r32_o_10),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_and_comb";
defparam r32_o_10__Z.lut_mask="eac0";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.combout(res_5_0_9),
	.regout(r32_o_0_9),
	.clk(CLK),
	.dataa(r32_o_9),
	.datab(r32_o_7),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_and_comb";
defparam r32_o_9__Z.lut_mask="eca0";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.combout(res_5_0_8),
	.regout(r32_o_0_8),
	.clk(CLK),
	.dataa(r32_o_8),
	.datab(r32_o_6),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_and_comb";
defparam r32_o_8__Z.lut_mask="eca0";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.combout(res_5_0_7),
	.regout(r32_o_0_7),
	.clk(CLK),
	.dataa(r32_o_7),
	.datab(r32_o_5),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_and_comb";
defparam r32_o_7__Z.lut_mask="eca0";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.combout(res_5_0_6),
	.regout(r32_o_0_6),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(r32_o_6),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_and_comb";
defparam r32_o_6__Z.lut_mask="eac0";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.combout(res_5_0_5),
	.regout(r32_o_0_5),
	.clk(CLK),
	.dataa(r32_o_3),
	.datab(r32_o_5),
	.datac(res_5_0_a_5),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_and_comb";
defparam r32_o_5__Z.lut_mask="eac0";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.combout(res_5_0_4),
	.regout(r32_o_0_4),
	.clk(CLK),
	.dataa(ext_ctl_o_2),
	.datab(ext_ctl_o_1),
	.datac(res_5_0_a_4),
	.datad(res_5_0_m2_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_and_comb";
defparam r32_o_4__Z.lut_mask="5702";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.combout(res_5_0_3),
	.regout(r32_o_0_3),
	.clk(CLK),
	.dataa(r32_o_3),
	.datab(res_5_0_a_5),
	.datac(res_5_0_0_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_and_comb";
defparam r32_o_3__Z.lut_mask="f8f8";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.combout(res_5_0_2),
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(res_5_0_a2_0),
	.datac(res_5_0_a_2),
	.datad(res_5_0_o4_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_and_comb";
defparam r32_o_2__Z.lut_mask="fefc";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.combout(res_5_0_1),
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(r32_o_0_1),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(res_5_0_a_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_and_comb";
defparam r32_o_1__Z.lut_mask="220e";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.combout(res_5_0_0),
	.regout(r32_o_0_0),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(ext_ctl_o_2),
	.datac(ext_ctl_o_1),
	.datad(res_5_0_a_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_and_comb";
defparam r32_o_0__Z.lut_mask="220e";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_5 */

// VQM4.1+ 
module forward_node_fw_alu_rs (
  r5_o_0_3,
  r5_o_0_0,
  r5_o_0_1,
  r5_o_0_2,
  r5_o_0_4,
  q_0,
  q_1,
  q_2,
  q_3,
  q_4,
  r5_o_3,
  r5_o_1,
  r5_o_2,
  r5_o_0,
  r5_o_4,
  wb_we_o_0,
  un30_mux_fw,
  un17_mux_fw_NE,
  un14_mux_fw_2,
  un14_mux_fw_0,
  mux_fw_1
);
input r5_o_0_3 ;
input r5_o_0_0 ;
input r5_o_0_1 ;
input r5_o_0_2 ;
input r5_o_0_4 ;
input q_0 ;
input q_1 ;
input q_2 ;
input q_3 ;
input q_4 ;
input r5_o_3 ;
input r5_o_1 ;
input r5_o_2 ;
input r5_o_0 ;
input r5_o_4 ;
input wb_we_o_0 ;
output un30_mux_fw ;
output un17_mux_fw_NE ;
output un14_mux_fw_2 ;
output un14_mux_fw_0 ;
output mux_fw_1 ;
wire r5_o_0_3 ;
wire r5_o_0_0 ;
wire r5_o_0_1 ;
wire r5_o_0_2 ;
wire r5_o_0_4 ;
wire q_0 ;
wire q_1 ;
wire q_2 ;
wire q_3 ;
wire q_4 ;
wire r5_o_3 ;
wire r5_o_1 ;
wire r5_o_2 ;
wire r5_o_0 ;
wire r5_o_4 ;
wire wb_we_o_0 ;
wire un30_mux_fw ;
wire un17_mux_fw_NE ;
wire un14_mux_fw_2 ;
wire un14_mux_fw_0 ;
wire mux_fw_1 ;
wire un1_mux_fw_NE_2 ;
wire un1_mux_fw_NE_1 ;
wire mux_fw_1_a ;
wire un17_mux_fw_NE_1 ;
wire un17_mux_fw_NE_2 ;
wire un30_mux_fw_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:33
  cyclone_lcell mux_fw_1_cZ (
	.combout(mux_fw_1),
	.dataa(wb_we_o_0),
	.datab(un1_mux_fw_NE_2),
	.datac(un1_mux_fw_NE_1),
	.datad(mux_fw_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_cZ.operation_mode="normal";
defparam mux_fw_1_cZ.output_mode="comb_only";
defparam mux_fw_1_cZ.lut_mask="0200";
defparam mux_fw_1_cZ.synch_mode="off";
defparam mux_fw_1_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell mux_fw_1_a_cZ (
	.combout(mux_fw_1_a),
	.dataa(r5_o_4),
	.datab(q_4),
	.datac(un14_mux_fw_0),
	.datad(un14_mux_fw_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_a_cZ.operation_mode="normal";
defparam mux_fw_1_a_cZ.output_mode="comb_only";
defparam mux_fw_1_a_cZ.lut_mask="0999";
defparam mux_fw_1_a_cZ.synch_mode="off";
defparam mux_fw_1_a_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_cZ (
	.combout(un17_mux_fw_NE),
	.dataa(q_4),
	.datab(r5_o_0_4),
	.datac(un17_mux_fw_NE_1),
	.datad(un17_mux_fw_NE_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_cZ.lut_mask="fff6";
defparam un17_mux_fw_NE_cZ.synch_mode="off";
defparam un17_mux_fw_NE_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un30_mux_fw_cZ (
	.combout(un30_mux_fw),
	.dataa(r5_o_0),
	.datab(r5_o_2),
	.datac(r5_o_1),
	.datad(un30_mux_fw_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un30_mux_fw_cZ.operation_mode="normal";
defparam un30_mux_fw_cZ.output_mode="comb_only";
defparam un30_mux_fw_cZ.lut_mask="0100";
defparam un30_mux_fw_cZ.synch_mode="off";
defparam un30_mux_fw_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un14_mux_fw_2_cZ (
	.combout(un14_mux_fw_2),
	.dataa(VCC),
	.datab(r5_o_0_2),
	.datac(r5_o_4),
	.datad(r5_o_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un14_mux_fw_2_cZ.operation_mode="normal";
defparam un14_mux_fw_2_cZ.output_mode="comb_only";
defparam un14_mux_fw_2_cZ.lut_mask="0003";
defparam un14_mux_fw_2_cZ.synch_mode="off";
defparam un14_mux_fw_2_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_2_cZ (
	.combout(un1_mux_fw_NE_2),
	.dataa(r5_o_3),
	.datab(q_3),
	.datac(r5_o_0_2),
	.datad(q_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_2_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_2_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_2_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_2_cZ.synch_mode="off";
defparam un1_mux_fw_NE_2_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_1_cZ (
	.combout(un1_mux_fw_NE_1),
	.dataa(r5_o_0_1),
	.datab(q_1),
	.datac(r5_o_0_0),
	.datad(q_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_1_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_1_cZ.synch_mode="off";
defparam un1_mux_fw_NE_1_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_1_cZ (
	.combout(un17_mux_fw_NE_1),
	.dataa(q_1),
	.datab(q_0),
	.datac(r5_o_1),
	.datad(r5_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_1_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_1_cZ.synch_mode="off";
defparam un17_mux_fw_NE_1_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_2_cZ (
	.combout(un17_mux_fw_NE_2),
	.dataa(q_3),
	.datab(q_2),
	.datac(r5_o_0_3),
	.datad(r5_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_2_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_2_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_2_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_2_cZ.synch_mode="off";
defparam un17_mux_fw_NE_2_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un30_mux_fw_0_cZ (
	.combout(un30_mux_fw_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(r5_o_0_4),
	.datad(r5_o_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un30_mux_fw_0_cZ.operation_mode="normal";
defparam un30_mux_fw_0_cZ.output_mode="comb_only";
defparam un30_mux_fw_0_cZ.lut_mask="000f";
defparam un30_mux_fw_0_cZ.synch_mode="off";
defparam un30_mux_fw_0_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un14_mux_fw_0_cZ (
	.combout(un14_mux_fw_0),
	.dataa(VCC),
	.datab(VCC),
	.datac(r5_o_3),
	.datad(r5_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un14_mux_fw_0_cZ.operation_mode="normal";
defparam un14_mux_fw_0_cZ.output_mode="comb_only";
defparam un14_mux_fw_0_cZ.lut_mask="000f";
defparam un14_mux_fw_0_cZ.synch_mode="off";
defparam un14_mux_fw_0_cZ.sum_lutc_input="datac";
endmodule /* forward_node_fw_alu_rs */

// VQM4.1+ 
module forward_node_fw_alu_rs_1 (
  r5_o_0_0,
  r5_o_0_1,
  r5_o_0_2,
  r5_o_0_3,
  r5_o_0_4,
  q_0,
  q_1,
  q_3,
  q_2,
  q_4,
  r5_o_0,
  r5_o_1,
  r5_o_3,
  r5_o_2,
  r5_o_4,
  wb_we_o_0_0,
  wb_we_o_0,
  un14_mux_fw_2,
  un14_mux_fw_0,
  un32_mux_fw,
  mux_fw_1,
  un30_mux_fw,
  un31_mux_fw
);
input r5_o_0_0 ;
input r5_o_0_1 ;
input r5_o_0_2 ;
input r5_o_0_3 ;
input r5_o_0_4 ;
input q_0 ;
input q_1 ;
input q_3 ;
input q_2 ;
input q_4 ;
input r5_o_0 ;
input r5_o_1 ;
input r5_o_3 ;
input r5_o_2 ;
input r5_o_4 ;
input wb_we_o_0_0 ;
input wb_we_o_0 ;
input un14_mux_fw_2 ;
input un14_mux_fw_0 ;
output un32_mux_fw ;
output mux_fw_1 ;
input un30_mux_fw ;
output un31_mux_fw ;
wire r5_o_0_0 ;
wire r5_o_0_1 ;
wire r5_o_0_2 ;
wire r5_o_0_3 ;
wire r5_o_0_4 ;
wire q_0 ;
wire q_1 ;
wire q_3 ;
wire q_2 ;
wire q_4 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_3 ;
wire r5_o_2 ;
wire r5_o_4 ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire un14_mux_fw_2 ;
wire un14_mux_fw_0 ;
wire un32_mux_fw ;
wire mux_fw_1 ;
wire un30_mux_fw ;
wire un31_mux_fw ;
wire un17_mux_fw_NE ;
wire un1_mux_fw_NE_2 ;
wire un1_mux_fw_NE_1 ;
wire mux_fw_1_a ;
wire un17_mux_fw_NE_1 ;
wire un17_mux_fw_NE_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:33
  cyclone_lcell un31_mux_fw_cZ (
	.combout(un31_mux_fw),
	.dataa(wb_we_o_0),
	.datab(un17_mux_fw_NE),
	.datac(un30_mux_fw),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un31_mux_fw_cZ.operation_mode="normal";
defparam un31_mux_fw_cZ.output_mode="comb_only";
defparam un31_mux_fw_cZ.lut_mask="0002";
defparam un31_mux_fw_cZ.synch_mode="off";
defparam un31_mux_fw_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un32_mux_fw_cZ (
	.combout(un32_mux_fw),
	.dataa(wb_we_o_0),
	.datab(un17_mux_fw_NE),
	.datac(un30_mux_fw),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un32_mux_fw_cZ.operation_mode="normal";
defparam un32_mux_fw_cZ.output_mode="comb_only";
defparam un32_mux_fw_cZ.lut_mask="00fd";
defparam un32_mux_fw_cZ.synch_mode="off";
defparam un32_mux_fw_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell mux_fw_1_cZ (
	.combout(mux_fw_1),
	.dataa(wb_we_o_0_0),
	.datab(un1_mux_fw_NE_2),
	.datac(un1_mux_fw_NE_1),
	.datad(mux_fw_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_cZ.operation_mode="normal";
defparam mux_fw_1_cZ.output_mode="comb_only";
defparam mux_fw_1_cZ.lut_mask="0200";
defparam mux_fw_1_cZ.synch_mode="off";
defparam mux_fw_1_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell mux_fw_1_a_cZ (
	.combout(mux_fw_1_a),
	.dataa(r5_o_4),
	.datab(q_4),
	.datac(un14_mux_fw_0),
	.datad(un14_mux_fw_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_a_cZ.operation_mode="normal";
defparam mux_fw_1_a_cZ.output_mode="comb_only";
defparam mux_fw_1_a_cZ.lut_mask="0999";
defparam mux_fw_1_a_cZ.synch_mode="off";
defparam mux_fw_1_a_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_cZ (
	.combout(un17_mux_fw_NE),
	.dataa(q_4),
	.datab(r5_o_0_4),
	.datac(un17_mux_fw_NE_1),
	.datad(un17_mux_fw_NE_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_cZ.lut_mask="fff6";
defparam un17_mux_fw_NE_cZ.synch_mode="off";
defparam un17_mux_fw_NE_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_a_cZ (
	.combout(un17_mux_fw_NE_a),
	.dataa(q_2),
	.datab(q_3),
	.datac(r5_o_2),
	.datad(r5_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_a_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_a_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_a_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_a_cZ.synch_mode="off";
defparam un17_mux_fw_NE_a_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_2_cZ (
	.combout(un1_mux_fw_NE_2),
	.dataa(r5_o_0_3),
	.datab(q_3),
	.datac(r5_o_0_2),
	.datad(q_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_2_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_2_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_2_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_2_cZ.synch_mode="off";
defparam un1_mux_fw_NE_2_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_1_cZ (
	.combout(un1_mux_fw_NE_1),
	.dataa(r5_o_1),
	.datab(q_1),
	.datac(r5_o_0),
	.datad(q_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_1_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_1_cZ.synch_mode="off";
defparam un1_mux_fw_NE_1_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_1_cZ (
	.combout(un17_mux_fw_NE_1),
	.dataa(q_1),
	.datab(q_0),
	.datac(r5_o_0_1),
	.datad(r5_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_1_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_1_cZ.synch_mode="off";
defparam un17_mux_fw_NE_1_cZ.sum_lutc_input="datac";
endmodule /* forward_node_fw_alu_rs_1 */

// VQM4.1+ 
module forward_node_fw_alu_rs_2 (
  r5_o_0_0,
  r5_o_0_1,
  r5_o_0_2,
  r5_o_0_3,
  r5_o_0_4,
  r5_o_0,
  r5_o_1,
  r5_o_3,
  r5_o_2,
  r5_o_4,
  r32_o_0,
  r32_o_1,
  r32_o_3,
  r32_o_2,
  r32_o_4,
  wb_we_o_0,
  un17_mux_fw_NE,
  un14_mux_fw_2,
  un14_mux_fw_0,
  mux_fw_1
);
input r5_o_0_0 ;
input r5_o_0_1 ;
input r5_o_0_2 ;
input r5_o_0_3 ;
input r5_o_0_4 ;
input r5_o_0 ;
input r5_o_1 ;
input r5_o_3 ;
input r5_o_2 ;
input r5_o_4 ;
input r32_o_0 ;
input r32_o_1 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_4 ;
input wb_we_o_0 ;
output un17_mux_fw_NE ;
input un14_mux_fw_2 ;
input un14_mux_fw_0 ;
output mux_fw_1 ;
wire r5_o_0_0 ;
wire r5_o_0_1 ;
wire r5_o_0_2 ;
wire r5_o_0_3 ;
wire r5_o_0_4 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_3 ;
wire r5_o_2 ;
wire r5_o_4 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_4 ;
wire wb_we_o_0 ;
wire un17_mux_fw_NE ;
wire un14_mux_fw_2 ;
wire un14_mux_fw_0 ;
wire mux_fw_1 ;
wire un1_mux_fw_NE_2 ;
wire un1_mux_fw_NE_1 ;
wire mux_fw_1_a ;
wire un17_mux_fw_NE_1 ;
wire un17_mux_fw_NE_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:33
  cyclone_lcell mux_fw_1_cZ (
	.combout(mux_fw_1),
	.dataa(wb_we_o_0),
	.datab(un1_mux_fw_NE_2),
	.datac(un1_mux_fw_NE_1),
	.datad(mux_fw_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_cZ.operation_mode="normal";
defparam mux_fw_1_cZ.output_mode="comb_only";
defparam mux_fw_1_cZ.lut_mask="0200";
defparam mux_fw_1_cZ.synch_mode="off";
defparam mux_fw_1_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell mux_fw_1_a_cZ (
	.combout(mux_fw_1_a),
	.dataa(r32_o_4),
	.datab(r5_o_4),
	.datac(un14_mux_fw_0),
	.datad(un14_mux_fw_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_a_cZ.operation_mode="normal";
defparam mux_fw_1_a_cZ.output_mode="comb_only";
defparam mux_fw_1_a_cZ.lut_mask="0999";
defparam mux_fw_1_a_cZ.synch_mode="off";
defparam mux_fw_1_a_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_cZ (
	.combout(un17_mux_fw_NE),
	.dataa(r32_o_4),
	.datab(r5_o_0_4),
	.datac(un17_mux_fw_NE_1),
	.datad(un17_mux_fw_NE_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_cZ.lut_mask="fff6";
defparam un17_mux_fw_NE_cZ.synch_mode="off";
defparam un17_mux_fw_NE_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_a_cZ (
	.combout(un17_mux_fw_NE_a),
	.dataa(r32_o_2),
	.datab(r32_o_3),
	.datac(r5_o_2),
	.datad(r5_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_a_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_a_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_a_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_a_cZ.synch_mode="off";
defparam un17_mux_fw_NE_a_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_1_cZ (
	.combout(un1_mux_fw_NE_1),
	.dataa(r32_o_1),
	.datab(r5_o_1),
	.datac(r32_o_0),
	.datad(r5_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_1_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_1_cZ.synch_mode="off";
defparam un1_mux_fw_NE_1_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_2_cZ (
	.combout(un1_mux_fw_NE_2),
	.dataa(r32_o_3),
	.datab(r5_o_0_3),
	.datac(r32_o_2),
	.datad(r5_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_2_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_2_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_2_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_2_cZ.synch_mode="off";
defparam un1_mux_fw_NE_2_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_1_cZ (
	.combout(un17_mux_fw_NE_1),
	.dataa(r32_o_1),
	.datab(r32_o_0),
	.datac(r5_o_0_1),
	.datad(r5_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_1_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_1_cZ.synch_mode="off";
defparam un17_mux_fw_NE_1_cZ.sum_lutc_input="datac";
endmodule /* forward_node_fw_alu_rs_2 */

// VQM4.1+ 
module forward_node_fw_alu_rs_3 (
  r5_o_0_0,
  r5_o_0_1,
  r5_o_0_2,
  r5_o_0_3,
  r5_o_0_4,
  r5_o_0,
  r5_o_1,
  r5_o_3,
  r5_o_2,
  r5_o_4,
  r32_o_0,
  r32_o_1,
  r32_o_3,
  r32_o_2,
  r32_o_4,
  wb_we_o_0_0,
  wb_we_o_0,
  un14_mux_fw_2,
  un14_mux_fw_0,
  mux_fw_1,
  un30_mux_fw,
  un17_mux_fw_NE,
  un32_mux_fw
);
input r5_o_0_0 ;
input r5_o_0_1 ;
input r5_o_0_2 ;
input r5_o_0_3 ;
input r5_o_0_4 ;
input r5_o_0 ;
input r5_o_1 ;
input r5_o_3 ;
input r5_o_2 ;
input r5_o_4 ;
input r32_o_0 ;
input r32_o_1 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_4 ;
input wb_we_o_0_0 ;
input wb_we_o_0 ;
input un14_mux_fw_2 ;
input un14_mux_fw_0 ;
output mux_fw_1 ;
input un30_mux_fw ;
output un17_mux_fw_NE ;
output un32_mux_fw ;
wire r5_o_0_0 ;
wire r5_o_0_1 ;
wire r5_o_0_2 ;
wire r5_o_0_3 ;
wire r5_o_0_4 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_3 ;
wire r5_o_2 ;
wire r5_o_4 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_4 ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire un14_mux_fw_2 ;
wire un14_mux_fw_0 ;
wire mux_fw_1 ;
wire un30_mux_fw ;
wire un17_mux_fw_NE ;
wire un32_mux_fw ;
wire un1_mux_fw_NE_2 ;
wire un1_mux_fw_NE_1 ;
wire mux_fw_1_a ;
wire un17_mux_fw_NE_1 ;
wire un17_mux_fw_NE_a ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:33
  cyclone_lcell un32_mux_fw_cZ (
	.combout(un32_mux_fw),
	.dataa(wb_we_o_0),
	.datab(un17_mux_fw_NE),
	.datac(un30_mux_fw),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un32_mux_fw_cZ.operation_mode="normal";
defparam un32_mux_fw_cZ.output_mode="comb_only";
defparam un32_mux_fw_cZ.lut_mask="00fd";
defparam un32_mux_fw_cZ.synch_mode="off";
defparam un32_mux_fw_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell mux_fw_1_cZ (
	.combout(mux_fw_1),
	.dataa(wb_we_o_0_0),
	.datab(un1_mux_fw_NE_2),
	.datac(un1_mux_fw_NE_1),
	.datad(mux_fw_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_cZ.operation_mode="normal";
defparam mux_fw_1_cZ.output_mode="comb_only";
defparam mux_fw_1_cZ.lut_mask="0200";
defparam mux_fw_1_cZ.synch_mode="off";
defparam mux_fw_1_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell mux_fw_1_a_cZ (
	.combout(mux_fw_1_a),
	.dataa(r32_o_4),
	.datab(r5_o_4),
	.datac(un14_mux_fw_0),
	.datad(un14_mux_fw_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam mux_fw_1_a_cZ.operation_mode="normal";
defparam mux_fw_1_a_cZ.output_mode="comb_only";
defparam mux_fw_1_a_cZ.lut_mask="0999";
defparam mux_fw_1_a_cZ.synch_mode="off";
defparam mux_fw_1_a_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_cZ (
	.combout(un17_mux_fw_NE),
	.dataa(r32_o_4),
	.datab(r5_o_0_4),
	.datac(un17_mux_fw_NE_1),
	.datad(un17_mux_fw_NE_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_cZ.lut_mask="fff6";
defparam un17_mux_fw_NE_cZ.synch_mode="off";
defparam un17_mux_fw_NE_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_a_cZ (
	.combout(un17_mux_fw_NE_a),
	.dataa(r32_o_2),
	.datab(r32_o_3),
	.datac(r5_o_2),
	.datad(r5_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_a_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_a_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_a_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_a_cZ.synch_mode="off";
defparam un17_mux_fw_NE_a_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_1_cZ (
	.combout(un1_mux_fw_NE_1),
	.dataa(r32_o_1),
	.datab(r5_o_1),
	.datac(r32_o_0),
	.datad(r5_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_1_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_1_cZ.synch_mode="off";
defparam un1_mux_fw_NE_1_cZ.sum_lutc_input="datac";
// @12:33
  cyclone_lcell un1_mux_fw_NE_2_cZ (
	.combout(un1_mux_fw_NE_2),
	.dataa(r32_o_3),
	.datab(r5_o_0_3),
	.datac(r32_o_2),
	.datad(r5_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_mux_fw_NE_2_cZ.operation_mode="normal";
defparam un1_mux_fw_NE_2_cZ.output_mode="comb_only";
defparam un1_mux_fw_NE_2_cZ.lut_mask="6ff6";
defparam un1_mux_fw_NE_2_cZ.synch_mode="off";
defparam un1_mux_fw_NE_2_cZ.sum_lutc_input="datac";
// @12:34
  cyclone_lcell un17_mux_fw_NE_1_cZ (
	.combout(un17_mux_fw_NE_1),
	.dataa(r32_o_1),
	.datab(r32_o_0),
	.datac(r5_o_0_1),
	.datad(r5_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un17_mux_fw_NE_1_cZ.operation_mode="normal";
defparam un17_mux_fw_NE_1_cZ.output_mode="comb_only";
defparam un17_mux_fw_NE_1_cZ.lut_mask="7bde";
defparam un17_mux_fw_NE_1_cZ.synch_mode="off";
defparam un17_mux_fw_NE_1_cZ.sum_lutc_input="datac";
endmodule /* forward_node_fw_alu_rs_3 */

// VQM4.1+ 
module fw_latch5 (
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  q_0,
  q_1,
  q_2,
  q_3,
  q_4,
  CLK
);
input r32_o_0 ;
input r32_o_1 ;
input r32_o_2 ;
input r32_o_3 ;
input r32_o_4 ;
output q_0 ;
output q_1 ;
output q_2 ;
output q_3 ;
output q_4 ;
input CLK ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire q_0 ;
wire q_1 ;
wire q_2 ;
wire q_3 ;
wire q_4 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:18
  cyclone_lcell q_4__Z (
	.regout(q_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_4__Z.operation_mode="normal";
defparam q_4__Z.output_mode="reg_only";
defparam q_4__Z.lut_mask="ff00";
defparam q_4__Z.synch_mode="off";
defparam q_4__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_3__Z (
	.regout(q_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_3__Z.operation_mode="normal";
defparam q_3__Z.output_mode="reg_only";
defparam q_3__Z.lut_mask="ff00";
defparam q_3__Z.synch_mode="off";
defparam q_3__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_2__Z (
	.regout(q_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_2__Z.operation_mode="normal";
defparam q_2__Z.output_mode="reg_only";
defparam q_2__Z.lut_mask="ff00";
defparam q_2__Z.synch_mode="off";
defparam q_2__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_1__Z (
	.regout(q_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_1__Z.operation_mode="normal";
defparam q_1__Z.output_mode="reg_only";
defparam q_1__Z.lut_mask="ff00";
defparam q_1__Z.synch_mode="off";
defparam q_1__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_0__Z (
	.regout(q_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0__Z.operation_mode="normal";
defparam q_0__Z.output_mode="reg_only";
defparam q_0__Z.lut_mask="ff00";
defparam q_0__Z.synch_mode="off";
defparam q_0__Z.sum_lutc_input="datac";
endmodule /* fw_latch5 */

// VQM4.1+ 
module fw_latch5_1 (
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  q_0,
  q_1,
  q_2,
  q_3,
  q_4,
  CLK
);
input r32_o_0 ;
input r32_o_1 ;
input r32_o_2 ;
input r32_o_3 ;
input r32_o_4 ;
output q_0 ;
output q_1 ;
output q_2 ;
output q_3 ;
output q_4 ;
input CLK ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire q_0 ;
wire q_1 ;
wire q_2 ;
wire q_3 ;
wire q_4 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:18
  cyclone_lcell q_4__Z (
	.regout(q_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_4__Z.operation_mode="normal";
defparam q_4__Z.output_mode="reg_only";
defparam q_4__Z.lut_mask="ff00";
defparam q_4__Z.synch_mode="off";
defparam q_4__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_3__Z (
	.regout(q_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_3__Z.operation_mode="normal";
defparam q_3__Z.output_mode="reg_only";
defparam q_3__Z.lut_mask="ff00";
defparam q_3__Z.synch_mode="off";
defparam q_3__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_2__Z (
	.regout(q_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_2__Z.operation_mode="normal";
defparam q_2__Z.output_mode="reg_only";
defparam q_2__Z.lut_mask="ff00";
defparam q_2__Z.synch_mode="off";
defparam q_2__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_1__Z (
	.regout(q_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_1__Z.operation_mode="normal";
defparam q_1__Z.output_mode="reg_only";
defparam q_1__Z.lut_mask="ff00";
defparam q_1__Z.synch_mode="off";
defparam q_1__Z.sum_lutc_input="datac";
// @12:18
  cyclone_lcell q_0__Z (
	.regout(q_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0__Z.operation_mode="normal";
defparam q_0__Z.output_mode="reg_only";
defparam q_0__Z.lut_mask="ff00";
defparam q_0__Z.synch_mode="off";
defparam q_0__Z.sum_lutc_input="datac";
endmodule /* fw_latch5_1 */

// VQM4.1+ 
module forward (
  r32_o_4,
  r32_o_2,
  r32_o_3,
  r32_o_1,
  r32_o_0,
  r32_o_9,
  r32_o_7,
  r32_o_8,
  r32_o_6,
  r32_o_5,
  wb_we_o_0_0,
  wb_we_o_0,
  r5_o_0_4,
  r5_o_0_0,
  r5_o_0_2,
  r5_o_0_1,
  r5_o_0_3,
  r5_o_4,
  r5_o_2,
  r5_o_1,
  r5_o_0,
  r5_o_3,
  CLK,
  un32_mux_fw_0,
  un17_mux_fw_NE_1,
  mux_fw_1_2,
  mux_fw_1_1,
  un17_mux_fw_NE_0,
  un31_mux_fw,
  mux_fw_1_0,
  un32_mux_fw,
  mux_fw_1,
  un17_mux_fw_NE,
  un30_mux_fw
);
input r32_o_4 ;
input r32_o_2 ;
input r32_o_3 ;
input r32_o_1 ;
input r32_o_0 ;
input r32_o_9 ;
input r32_o_7 ;
input r32_o_8 ;
input r32_o_6 ;
input r32_o_5 ;
input wb_we_o_0_0 ;
input wb_we_o_0 ;
input r5_o_0_4 ;
input r5_o_0_0 ;
input r5_o_0_2 ;
input r5_o_0_1 ;
input r5_o_0_3 ;
input r5_o_4 ;
input r5_o_2 ;
input r5_o_1 ;
input r5_o_0 ;
input r5_o_3 ;
input CLK ;
output un32_mux_fw_0 ;
output un17_mux_fw_NE_1 ;
output mux_fw_1_2 ;
output mux_fw_1_1 ;
output un17_mux_fw_NE_0 ;
output un31_mux_fw ;
output mux_fw_1_0 ;
output un32_mux_fw ;
output mux_fw_1 ;
output un17_mux_fw_NE ;
output un30_mux_fw ;
wire r32_o_4 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire r32_o_9 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire wb_we_o_0_0 ;
wire wb_we_o_0 ;
wire r5_o_0_4 ;
wire r5_o_0_0 ;
wire r5_o_0_2 ;
wire r5_o_0_1 ;
wire r5_o_0_3 ;
wire r5_o_4 ;
wire r5_o_2 ;
wire r5_o_1 ;
wire r5_o_0 ;
wire r5_o_3 ;
wire CLK ;
wire un32_mux_fw_0 ;
wire un17_mux_fw_NE_1 ;
wire mux_fw_1_2 ;
wire mux_fw_1_1 ;
wire un17_mux_fw_NE_0 ;
wire un31_mux_fw ;
wire mux_fw_1_0 ;
wire un32_mux_fw ;
wire mux_fw_1 ;
wire un17_mux_fw_NE ;
wire un30_mux_fw ;
wire [4:0] q;
wire [4:0] q_0;
wire un14_mux_fw_2 ;
wire un14_mux_fw_0 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:90
  forward_node_fw_alu_rs fw_alu_rs (
	.r5_o_0_3(r5_o_3),
	.r5_o_0_0(r5_o_0),
	.r5_o_0_1(r5_o_1),
	.r5_o_0_2(r5_o_2),
	.r5_o_0_4(r5_o_4),
	.q_0(q[0]),
	.q_1(q[1]),
	.q_2(q[2]),
	.q_3(q[3]),
	.q_4(q[4]),
	.r5_o_3(r5_o_0_3),
	.r5_o_1(r5_o_0_1),
	.r5_o_2(r5_o_0_2),
	.r5_o_0(r5_o_0_0),
	.r5_o_4(r5_o_0_4),
	.wb_we_o_0(wb_we_o_0),
	.un30_mux_fw(un30_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE),
	.un14_mux_fw_2(un14_mux_fw_2),
	.un14_mux_fw_0(un14_mux_fw_0),
	.mux_fw_1(mux_fw_1)
);
// @12:102
  forward_node_fw_alu_rs_1 fw_alu_rt (
	.r5_o_0_0(r5_o_0_0),
	.r5_o_0_1(r5_o_0_1),
	.r5_o_0_2(r5_o_2),
	.r5_o_0_3(r5_o_0_3),
	.r5_o_0_4(r5_o_4),
	.q_0(q_0[0]),
	.q_1(q_0[1]),
	.q_3(q_0[3]),
	.q_2(q_0[2]),
	.q_4(q_0[4]),
	.r5_o_0(r5_o_0),
	.r5_o_1(r5_o_1),
	.r5_o_3(r5_o_3),
	.r5_o_2(r5_o_0_2),
	.r5_o_4(r5_o_0_4),
	.wb_we_o_0_0(wb_we_o_0),
	.wb_we_o_0(wb_we_o_0_0),
	.un14_mux_fw_2(un14_mux_fw_2),
	.un14_mux_fw_0(un14_mux_fw_0),
	.un32_mux_fw(un32_mux_fw),
	.mux_fw_1(mux_fw_1_0),
	.un30_mux_fw(un30_mux_fw),
	.un31_mux_fw(un31_mux_fw)
);
// @12:114
  forward_node_fw_alu_rs_2 fw_cmp_rs (
	.r5_o_0_0(r5_o_0_0),
	.r5_o_0_1(r5_o_0_1),
	.r5_o_0_2(r5_o_2),
	.r5_o_0_3(r5_o_0_3),
	.r5_o_0_4(r5_o_4),
	.r5_o_0(r5_o_0),
	.r5_o_1(r5_o_1),
	.r5_o_3(r5_o_3),
	.r5_o_2(r5_o_0_2),
	.r5_o_4(r5_o_0_4),
	.r32_o_0(r32_o_5),
	.r32_o_1(r32_o_6),
	.r32_o_3(r32_o_8),
	.r32_o_2(r32_o_7),
	.r32_o_4(r32_o_9),
	.wb_we_o_0(wb_we_o_0),
	.un17_mux_fw_NE(un17_mux_fw_NE_0),
	.un14_mux_fw_2(un14_mux_fw_2),
	.un14_mux_fw_0(un14_mux_fw_0),
	.mux_fw_1(mux_fw_1_1)
);
// @12:126
  forward_node_fw_alu_rs_3 fw_cmp_rt (
	.r5_o_0_0(r5_o_0_0),
	.r5_o_0_1(r5_o_0_1),
	.r5_o_0_2(r5_o_2),
	.r5_o_0_3(r5_o_0_3),
	.r5_o_0_4(r5_o_4),
	.r5_o_0(r5_o_0),
	.r5_o_1(r5_o_1),
	.r5_o_3(r5_o_3),
	.r5_o_2(r5_o_0_2),
	.r5_o_4(r5_o_0_4),
	.r32_o_0(r32_o_0),
	.r32_o_1(r32_o_1),
	.r32_o_3(r32_o_3),
	.r32_o_2(r32_o_2),
	.r32_o_4(r32_o_4),
	.wb_we_o_0_0(wb_we_o_0),
	.wb_we_o_0(wb_we_o_0_0),
	.un14_mux_fw_2(un14_mux_fw_2),
	.un14_mux_fw_0(un14_mux_fw_0),
	.mux_fw_1(mux_fw_1_2),
	.un30_mux_fw(un30_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE_1),
	.un32_mux_fw(un32_mux_fw_0)
);
// @12:138
  fw_latch5 fw_reg_rns (
	.r32_o_0(r32_o_5),
	.r32_o_1(r32_o_6),
	.r32_o_2(r32_o_7),
	.r32_o_3(r32_o_8),
	.r32_o_4(r32_o_9),
	.q_0(q[0]),
	.q_1(q[1]),
	.q_2(q[2]),
	.q_3(q[3]),
	.q_4(q[4]),
	.CLK(CLK)
);
// @12:147
  fw_latch5_1 fw_reg_rnt (
	.r32_o_0(r32_o_0),
	.r32_o_1(r32_o_1),
	.r32_o_2(r32_o_2),
	.r32_o_3(r32_o_3),
	.r32_o_4(r32_o_4),
	.q_0(q_0[0]),
	.q_1(q_0[1]),
	.q_2(q_0[2]),
	.q_3(q_0[3]),
	.q_4(q_0[4]),
	.CLK(CLK)
);
endmodule /* forward */

// VQM4.1+ 
module r32_reg_6 (
  pc_next_iv_0_a_0,
  pc_next_iv_0_a_1,
  pc_next_iv_0_a_2,
  pc_next_iv_0_0_0,
  pc_next_iv_0_0_1,
  pc_next_iv_0_0_2,
  pc_next_iv_a_0,
  pc_next_iv_a_1,
  pc_next_iv_a_2,
  pc_next_iv_a_3,
  pc_next_iv_a_4,
  pc_next_iv_a_5,
  pc_next_iv_a_6,
  pc_next_iv_a_7,
  pc_next_iv_a_8,
  pc_next_iv_a_9,
  pc_next_iv_a_10,
  pc_next_iv_a_11,
  pc_next_iv_a_12,
  pc_next_iv_a_13,
  pc_next_iv_a_14,
  pc_next_iv_a_15,
  pc_next_iv_a_16,
  pc_next_iv_a_17,
  pc_next_iv_a_18,
  pc_next_iv_a_19,
  pc_next_iv_a_20,
  pc_next_iv_a_21,
  pc_next_iv_a_22,
  pc_next_iv_a_23,
  pc_next_iv_a_24,
  pc_next_iv_a_25,
  pc_next_iv_a_26,
  pc_next_iv_a_27,
  pc_next_iv_a_28,
  pc_next_iv_0_0,
  pc_next_iv_0_1,
  pc_next_iv_0_2,
  pc_next_iv_0_3,
  pc_next_iv_0_4,
  pc_next_iv_0_5,
  pc_next_iv_0_6,
  pc_next_iv_0_7,
  pc_next_iv_0_8,
  pc_next_iv_0_9,
  pc_next_iv_0_10,
  pc_next_iv_0_11,
  pc_next_iv_0_12,
  pc_next_iv_0_13,
  pc_next_iv_0_14,
  pc_next_iv_0_15,
  pc_next_iv_0_16,
  pc_next_iv_0_17,
  pc_next_iv_0_18,
  pc_next_iv_0_19,
  pc_next_iv_0_20,
  pc_next_iv_0_21,
  pc_next_iv_0_22,
  pc_next_iv_0_23,
  pc_next_iv_0_24,
  pc_next_iv_0_25,
  pc_next_iv_0_26,
  pc_next_iv_0_27,
  pc_next_iv_0_28,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  un1_pc_add0,
  un1_pc_add1,
  un1_pc_add2,
  un1_pc_add3,
  un1_pc_add4,
  un1_pc_add5,
  un1_pc_add6,
  un1_pc_add7,
  un1_pc_add8,
  un1_pc_add9,
  un1_pc_add10,
  un1_pc_add11,
  un1_pc_add12,
  un1_pc_add13,
  un1_pc_add14,
  un1_pc_add15,
  un1_pc_add16,
  un1_pc_add17,
  un1_pc_add18,
  un1_pc_add19,
  un1_pc_add20,
  un1_pc_add21,
  un1_pc_add22,
  un1_pc_add23,
  un1_pc_add24,
  un1_pc_add25,
  un1_pc_add26,
  un1_pc_add27,
  un1_pc_add28,
  un1_pc_add29,
  un1_pc_add30,
  un1_pc_add31,
  un1_pc_next37_0,
  CLK
);
input pc_next_iv_0_a_0 ;
input pc_next_iv_0_a_1 ;
input pc_next_iv_0_a_2 ;
input pc_next_iv_0_0_0 ;
input pc_next_iv_0_0_1 ;
input pc_next_iv_0_0_2 ;
input pc_next_iv_a_0 ;
input pc_next_iv_a_1 ;
input pc_next_iv_a_2 ;
input pc_next_iv_a_3 ;
input pc_next_iv_a_4 ;
input pc_next_iv_a_5 ;
input pc_next_iv_a_6 ;
input pc_next_iv_a_7 ;
input pc_next_iv_a_8 ;
input pc_next_iv_a_9 ;
input pc_next_iv_a_10 ;
input pc_next_iv_a_11 ;
input pc_next_iv_a_12 ;
input pc_next_iv_a_13 ;
input pc_next_iv_a_14 ;
input pc_next_iv_a_15 ;
input pc_next_iv_a_16 ;
input pc_next_iv_a_17 ;
input pc_next_iv_a_18 ;
input pc_next_iv_a_19 ;
input pc_next_iv_a_20 ;
input pc_next_iv_a_21 ;
input pc_next_iv_a_22 ;
input pc_next_iv_a_23 ;
input pc_next_iv_a_24 ;
input pc_next_iv_a_25 ;
input pc_next_iv_a_26 ;
input pc_next_iv_a_27 ;
input pc_next_iv_a_28 ;
input pc_next_iv_0_0 ;
input pc_next_iv_0_1 ;
input pc_next_iv_0_2 ;
input pc_next_iv_0_3 ;
input pc_next_iv_0_4 ;
input pc_next_iv_0_5 ;
input pc_next_iv_0_6 ;
input pc_next_iv_0_7 ;
input pc_next_iv_0_8 ;
input pc_next_iv_0_9 ;
input pc_next_iv_0_10 ;
input pc_next_iv_0_11 ;
input pc_next_iv_0_12 ;
input pc_next_iv_0_13 ;
input pc_next_iv_0_14 ;
input pc_next_iv_0_15 ;
input pc_next_iv_0_16 ;
input pc_next_iv_0_17 ;
input pc_next_iv_0_18 ;
input pc_next_iv_0_19 ;
input pc_next_iv_0_20 ;
input pc_next_iv_0_21 ;
input pc_next_iv_0_22 ;
input pc_next_iv_0_23 ;
input pc_next_iv_0_24 ;
input pc_next_iv_0_25 ;
input pc_next_iv_0_26 ;
input pc_next_iv_0_27 ;
input pc_next_iv_0_28 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
input un1_pc_add0 ;
input un1_pc_add1 ;
input un1_pc_add2 ;
input un1_pc_add3 ;
input un1_pc_add4 ;
input un1_pc_add5 ;
input un1_pc_add6 ;
input un1_pc_add7 ;
input un1_pc_add8 ;
input un1_pc_add9 ;
input un1_pc_add10 ;
input un1_pc_add11 ;
input un1_pc_add12 ;
input un1_pc_add13 ;
input un1_pc_add14 ;
input un1_pc_add15 ;
input un1_pc_add16 ;
input un1_pc_add17 ;
input un1_pc_add18 ;
input un1_pc_add19 ;
input un1_pc_add20 ;
input un1_pc_add21 ;
input un1_pc_add22 ;
input un1_pc_add23 ;
input un1_pc_add24 ;
input un1_pc_add25 ;
input un1_pc_add26 ;
input un1_pc_add27 ;
input un1_pc_add28 ;
input un1_pc_add29 ;
input un1_pc_add30 ;
input un1_pc_add31 ;
input un1_pc_next37_0 ;
input CLK ;
wire pc_next_iv_0_a_0 ;
wire pc_next_iv_0_a_1 ;
wire pc_next_iv_0_a_2 ;
wire pc_next_iv_0_0_0 ;
wire pc_next_iv_0_0_1 ;
wire pc_next_iv_0_0_2 ;
wire pc_next_iv_a_0 ;
wire pc_next_iv_a_1 ;
wire pc_next_iv_a_2 ;
wire pc_next_iv_a_3 ;
wire pc_next_iv_a_4 ;
wire pc_next_iv_a_5 ;
wire pc_next_iv_a_6 ;
wire pc_next_iv_a_7 ;
wire pc_next_iv_a_8 ;
wire pc_next_iv_a_9 ;
wire pc_next_iv_a_10 ;
wire pc_next_iv_a_11 ;
wire pc_next_iv_a_12 ;
wire pc_next_iv_a_13 ;
wire pc_next_iv_a_14 ;
wire pc_next_iv_a_15 ;
wire pc_next_iv_a_16 ;
wire pc_next_iv_a_17 ;
wire pc_next_iv_a_18 ;
wire pc_next_iv_a_19 ;
wire pc_next_iv_a_20 ;
wire pc_next_iv_a_21 ;
wire pc_next_iv_a_22 ;
wire pc_next_iv_a_23 ;
wire pc_next_iv_a_24 ;
wire pc_next_iv_a_25 ;
wire pc_next_iv_a_26 ;
wire pc_next_iv_a_27 ;
wire pc_next_iv_a_28 ;
wire pc_next_iv_0_0 ;
wire pc_next_iv_0_1 ;
wire pc_next_iv_0_2 ;
wire pc_next_iv_0_3 ;
wire pc_next_iv_0_4 ;
wire pc_next_iv_0_5 ;
wire pc_next_iv_0_6 ;
wire pc_next_iv_0_7 ;
wire pc_next_iv_0_8 ;
wire pc_next_iv_0_9 ;
wire pc_next_iv_0_10 ;
wire pc_next_iv_0_11 ;
wire pc_next_iv_0_12 ;
wire pc_next_iv_0_13 ;
wire pc_next_iv_0_14 ;
wire pc_next_iv_0_15 ;
wire pc_next_iv_0_16 ;
wire pc_next_iv_0_17 ;
wire pc_next_iv_0_18 ;
wire pc_next_iv_0_19 ;
wire pc_next_iv_0_20 ;
wire pc_next_iv_0_21 ;
wire pc_next_iv_0_22 ;
wire pc_next_iv_0_23 ;
wire pc_next_iv_0_24 ;
wire pc_next_iv_0_25 ;
wire pc_next_iv_0_26 ;
wire pc_next_iv_0_27 ;
wire pc_next_iv_0_28 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire un1_pc_add0 ;
wire un1_pc_add1 ;
wire un1_pc_add2 ;
wire un1_pc_add3 ;
wire un1_pc_add4 ;
wire un1_pc_add5 ;
wire un1_pc_add6 ;
wire un1_pc_add7 ;
wire un1_pc_add8 ;
wire un1_pc_add9 ;
wire un1_pc_add10 ;
wire un1_pc_add11 ;
wire un1_pc_add12 ;
wire un1_pc_add13 ;
wire un1_pc_add14 ;
wire un1_pc_add15 ;
wire un1_pc_add16 ;
wire un1_pc_add17 ;
wire un1_pc_add18 ;
wire un1_pc_add19 ;
wire un1_pc_add20 ;
wire un1_pc_add21 ;
wire un1_pc_add22 ;
wire un1_pc_add23 ;
wire un1_pc_add24 ;
wire un1_pc_add25 ;
wire un1_pc_add26 ;
wire un1_pc_add27 ;
wire un1_pc_add28 ;
wire un1_pc_add29 ;
wire un1_pc_add30 ;
wire un1_pc_add31 ;
wire un1_pc_next37_0 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(pc_next_iv_0_28),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_28),
	.datad(un1_pc_add31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="efaf";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(pc_next_iv_0_27),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_27),
	.datad(un1_pc_add30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="efaf";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(pc_next_iv_0_26),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_26),
	.datad(un1_pc_add29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="efaf";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(pc_next_iv_0_25),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_25),
	.datad(un1_pc_add28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="efaf";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(pc_next_iv_0_24),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_24),
	.datad(un1_pc_add27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="efaf";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(pc_next_iv_0_23),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_23),
	.datad(un1_pc_add26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="efaf";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(pc_next_iv_0_22),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_22),
	.datad(un1_pc_add25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="efaf";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(pc_next_iv_0_21),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_21),
	.datad(un1_pc_add24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="efaf";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(pc_next_iv_0_20),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_20),
	.datad(un1_pc_add23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="efaf";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(pc_next_iv_0_19),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_19),
	.datad(un1_pc_add22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="efaf";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(pc_next_iv_0_18),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_18),
	.datad(un1_pc_add21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="efaf";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(pc_next_iv_0_17),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_17),
	.datad(un1_pc_add20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="efaf";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(pc_next_iv_0_16),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_16),
	.datad(un1_pc_add19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="efaf";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(pc_next_iv_0_15),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_15),
	.datad(un1_pc_add18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="efaf";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(pc_next_iv_0_14),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_14),
	.datad(un1_pc_add17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="efaf";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(pc_next_iv_0_13),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_13),
	.datad(un1_pc_add16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="efaf";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(pc_next_iv_0_12),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_12),
	.datad(un1_pc_add15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="efaf";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(pc_next_iv_0_11),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_11),
	.datad(un1_pc_add14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="efaf";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(pc_next_iv_0_10),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_10),
	.datad(un1_pc_add13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="efaf";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(pc_next_iv_0_9),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_9),
	.datad(un1_pc_add12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="efaf";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(pc_next_iv_0_8),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_8),
	.datad(un1_pc_add11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="efaf";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(pc_next_iv_0_7),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_7),
	.datad(un1_pc_add10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="efaf";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(pc_next_iv_0_6),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_6),
	.datad(un1_pc_add9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="efaf";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(pc_next_iv_0_5),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_5),
	.datad(un1_pc_add8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="efaf";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(pc_next_iv_0_4),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_4),
	.datad(un1_pc_add7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="efaf";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(pc_next_iv_0_3),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_3),
	.datad(un1_pc_add6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="efaf";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(pc_next_iv_0_2),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_2),
	.datad(un1_pc_add5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="efaf";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(pc_next_iv_0_1),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_1),
	.datad(un1_pc_add4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="efaf";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(pc_next_iv_0_0),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_a_0),
	.datad(un1_pc_add3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="efaf";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(pc_next_iv_0_0_2),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_0_a_2),
	.datad(un1_pc_add2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="efaf";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(pc_next_iv_0_0_1),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_0_a_1),
	.datad(un1_pc_add1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="efaf";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(pc_next_iv_0_0_0),
	.datab(un1_pc_next37_0),
	.datac(pc_next_iv_0_a_0),
	.datad(un1_pc_add0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="efaf";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_6 */

// VQM4.1+ 
module r5_reg (
  rd_sel_o_1,
  rd_sel_o_0,
  r32_o_5,
  r32_o_0,
  r32_o_6,
  r32_o_1,
  r32_o_7,
  r32_o_2,
  r32_o_8,
  r32_o_3,
  r32_o_9,
  r32_o_4,
  r5_o_0,
  r5_o_1,
  r5_o_2,
  r5_o_3,
  r5_o_4,
  CLK
);
input rd_sel_o_1 ;
input rd_sel_o_0 ;
input r32_o_5 ;
input r32_o_0 ;
input r32_o_6 ;
input r32_o_1 ;
input r32_o_7 ;
input r32_o_2 ;
input r32_o_8 ;
input r32_o_3 ;
input r32_o_9 ;
input r32_o_4 ;
output r5_o_0 ;
output r5_o_1 ;
output r5_o_2 ;
output r5_o_3 ;
output r5_o_4 ;
input CLK ;
wire rd_sel_o_1 ;
wire rd_sel_o_0 ;
wire r32_o_5 ;
wire r32_o_0 ;
wire r32_o_6 ;
wire r32_o_1 ;
wire r32_o_7 ;
wire r32_o_2 ;
wire r32_o_8 ;
wire r32_o_3 ;
wire r32_o_9 ;
wire r32_o_4 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_2 ;
wire r5_o_3 ;
wire r5_o_4 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:185
  cyclone_lcell r5_o_4__Z (
	.regout(r5_o_4),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(r32_o_9),
	.datac(rd_sel_o_0),
	.datad(rd_sel_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_4__Z.operation_mode="normal";
defparam r5_o_4__Z.output_mode="reg_only";
defparam r5_o_4__Z.lut_mask="fca0";
defparam r5_o_4__Z.synch_mode="off";
defparam r5_o_4__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_3__Z (
	.regout(r5_o_3),
	.clk(CLK),
	.dataa(r32_o_3),
	.datab(r32_o_8),
	.datac(rd_sel_o_0),
	.datad(rd_sel_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_3__Z.operation_mode="normal";
defparam r5_o_3__Z.output_mode="reg_only";
defparam r5_o_3__Z.lut_mask="fca0";
defparam r5_o_3__Z.synch_mode="off";
defparam r5_o_3__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_2__Z (
	.regout(r5_o_2),
	.clk(CLK),
	.dataa(r32_o_2),
	.datab(r32_o_7),
	.datac(rd_sel_o_0),
	.datad(rd_sel_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_2__Z.operation_mode="normal";
defparam r5_o_2__Z.output_mode="reg_only";
defparam r5_o_2__Z.lut_mask="fca0";
defparam r5_o_2__Z.synch_mode="off";
defparam r5_o_2__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_1__Z (
	.regout(r5_o_1),
	.clk(CLK),
	.dataa(r32_o_1),
	.datab(r32_o_6),
	.datac(rd_sel_o_0),
	.datad(rd_sel_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_1__Z.operation_mode="normal";
defparam r5_o_1__Z.output_mode="reg_only";
defparam r5_o_1__Z.lut_mask="fca0";
defparam r5_o_1__Z.synch_mode="off";
defparam r5_o_1__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_0__Z (
	.regout(r5_o_0),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(r32_o_5),
	.datac(rd_sel_o_0),
	.datad(rd_sel_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_0__Z.operation_mode="normal";
defparam r5_o_0__Z.output_mode="reg_only";
defparam r5_o_0__Z.lut_mask="fca0";
defparam r5_o_0__Z.synch_mode="off";
defparam r5_o_0__Z.sum_lutc_input="datac";
endmodule /* r5_reg */

// VQM4.1+ 
module r5_reg_1 (
  r5_o_0_0,
  r5_o_0_1,
  r5_o_0_2,
  r5_o_0_3,
  r5_o_0_4,
  r5_o_0,
  r5_o_1,
  r5_o_2,
  r5_o_3,
  r5_o_4,
  CLK
);
input r5_o_0_0 ;
input r5_o_0_1 ;
input r5_o_0_2 ;
input r5_o_0_3 ;
input r5_o_0_4 ;
output r5_o_0 ;
output r5_o_1 ;
output r5_o_2 ;
output r5_o_3 ;
output r5_o_4 ;
input CLK ;
wire r5_o_0_0 ;
wire r5_o_0_1 ;
wire r5_o_0_2 ;
wire r5_o_0_3 ;
wire r5_o_0_4 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_2 ;
wire r5_o_3 ;
wire r5_o_4 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:185
  cyclone_lcell r5_o_4__Z (
	.regout(r5_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_4__Z.operation_mode="normal";
defparam r5_o_4__Z.output_mode="reg_only";
defparam r5_o_4__Z.lut_mask="ff00";
defparam r5_o_4__Z.synch_mode="off";
defparam r5_o_4__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_3__Z (
	.regout(r5_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_3__Z.operation_mode="normal";
defparam r5_o_3__Z.output_mode="reg_only";
defparam r5_o_3__Z.lut_mask="ff00";
defparam r5_o_3__Z.synch_mode="off";
defparam r5_o_3__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_2__Z (
	.regout(r5_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_2__Z.operation_mode="normal";
defparam r5_o_2__Z.output_mode="reg_only";
defparam r5_o_2__Z.lut_mask="ff00";
defparam r5_o_2__Z.synch_mode="off";
defparam r5_o_2__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_1__Z (
	.regout(r5_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_1__Z.operation_mode="normal";
defparam r5_o_1__Z.output_mode="reg_only";
defparam r5_o_1__Z.lut_mask="ff00";
defparam r5_o_1__Z.synch_mode="off";
defparam r5_o_1__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_0__Z (
	.regout(r5_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_0__Z.operation_mode="normal";
defparam r5_o_0__Z.output_mode="reg_only";
defparam r5_o_0__Z.lut_mask="ff00";
defparam r5_o_0__Z.synch_mode="off";
defparam r5_o_0__Z.sum_lutc_input="datac";
endmodule /* r5_reg_1 */

// VQM4.1+ 
module r5_reg_2 (
  r5_o_0_0,
  r5_o_0_1,
  r5_o_0_2,
  r5_o_0_3,
  r5_o_0_4,
  r5_o_0,
  r5_o_1,
  r5_o_2,
  r5_o_3,
  r5_o_4,
  CLK
);
input r5_o_0_0 ;
input r5_o_0_1 ;
input r5_o_0_2 ;
input r5_o_0_3 ;
input r5_o_0_4 ;
output r5_o_0 ;
output r5_o_1 ;
output r5_o_2 ;
output r5_o_3 ;
output r5_o_4 ;
input CLK ;
wire r5_o_0_0 ;
wire r5_o_0_1 ;
wire r5_o_0_2 ;
wire r5_o_0_3 ;
wire r5_o_0_4 ;
wire r5_o_0 ;
wire r5_o_1 ;
wire r5_o_2 ;
wire r5_o_3 ;
wire r5_o_4 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:185
  cyclone_lcell r5_o_4__Z (
	.regout(r5_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_4__Z.operation_mode="normal";
defparam r5_o_4__Z.output_mode="reg_only";
defparam r5_o_4__Z.lut_mask="ff00";
defparam r5_o_4__Z.synch_mode="off";
defparam r5_o_4__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_3__Z (
	.regout(r5_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_3__Z.operation_mode="normal";
defparam r5_o_3__Z.output_mode="reg_only";
defparam r5_o_3__Z.lut_mask="ff00";
defparam r5_o_3__Z.synch_mode="off";
defparam r5_o_3__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_2__Z (
	.regout(r5_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_2__Z.operation_mode="normal";
defparam r5_o_2__Z.output_mode="reg_only";
defparam r5_o_2__Z.lut_mask="ff00";
defparam r5_o_2__Z.synch_mode="off";
defparam r5_o_2__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_1__Z (
	.regout(r5_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_1__Z.operation_mode="normal";
defparam r5_o_1__Z.output_mode="reg_only";
defparam r5_o_1__Z.lut_mask="ff00";
defparam r5_o_1__Z.synch_mode="off";
defparam r5_o_1__Z.sum_lutc_input="datac";
// @18:185
  cyclone_lcell r5_o_0__Z (
	.regout(r5_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r5_o_0_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r5_o_0__Z.operation_mode="normal";
defparam r5_o_0__Z.output_mode="reg_only";
defparam r5_o_0__Z.lut_mask="ff00";
defparam r5_o_0__Z.synch_mode="off";
defparam r5_o_0__Z.sum_lutc_input="datac";
endmodule /* r5_reg_2 */

// VQM4.1+ 
module r32_reg_7 (
  dout_iv_a_0,
  dout_iv_a_2,
  dout_iv_a_5,
  dout_iv_a_9,
  dout_iv_a_10,
  dout_iv_a_13,
  dout_iv_a_14,
  dout_iv_a_15,
  dout_iv_a_16,
  dout_iv_a_17,
  cop_addr_m_0_0,
  cop_addr_m_0_2,
  cop_addr_m_0_5,
  cop_addr_m_0_9,
  cop_addr_m_0_10,
  cop_addr_m_0_13,
  cop_addr_m_0_14,
  cop_addr_m_0_15,
  cop_addr_m_0_16,
  cop_addr_m_0_17,
  dout_iv_1_0,
  dout_iv_1_1,
  dout_iv_1_2,
  dout_iv_1_3,
  dout_iv_1_4,
  dout_iv_1_5,
  dout_iv_1_6,
  dout_iv_1_7,
  dout_iv_1_8,
  dout_iv_1_9,
  dout_iv_1_10,
  dout_iv_1_11,
  dout_iv_1_12,
  dout_iv_1_14,
  dout_iv_1_16,
  dout_iv_1_17,
  dout_iv_1_19,
  dout_iv_1_20,
  dout_iv_1_21,
  dout_iv_1_24,
  dout_iv_1_25,
  dout_iv_1_31,
  wb_o_0,
  wb_o_1,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_7,
  wb_o_8,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_12,
  wb_o_13,
  wb_o_14,
  wb_o_15,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_22,
  wb_o_23,
  wb_o_24,
  wb_o_25,
  wb_o_26,
  wb_o_27,
  wb_o_28,
  wb_o_29,
  wb_o_30,
  wb_o_31,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  dout6_0_a2,
  CLK
);
input dout_iv_a_0 ;
input dout_iv_a_2 ;
input dout_iv_a_5 ;
input dout_iv_a_9 ;
input dout_iv_a_10 ;
input dout_iv_a_13 ;
input dout_iv_a_14 ;
input dout_iv_a_15 ;
input dout_iv_a_16 ;
input dout_iv_a_17 ;
input cop_addr_m_0_0 ;
input cop_addr_m_0_2 ;
input cop_addr_m_0_5 ;
input cop_addr_m_0_9 ;
input cop_addr_m_0_10 ;
input cop_addr_m_0_13 ;
input cop_addr_m_0_14 ;
input cop_addr_m_0_15 ;
input cop_addr_m_0_16 ;
input cop_addr_m_0_17 ;
input dout_iv_1_0 ;
input dout_iv_1_1 ;
input dout_iv_1_2 ;
input dout_iv_1_3 ;
input dout_iv_1_4 ;
input dout_iv_1_5 ;
input dout_iv_1_6 ;
input dout_iv_1_7 ;
input dout_iv_1_8 ;
input dout_iv_1_9 ;
input dout_iv_1_10 ;
input dout_iv_1_11 ;
input dout_iv_1_12 ;
input dout_iv_1_14 ;
input dout_iv_1_16 ;
input dout_iv_1_17 ;
input dout_iv_1_19 ;
input dout_iv_1_20 ;
input dout_iv_1_21 ;
input dout_iv_1_24 ;
input dout_iv_1_25 ;
input dout_iv_1_31 ;
input wb_o_0 ;
input wb_o_1 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_4 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_7 ;
input wb_o_8 ;
input wb_o_9 ;
input wb_o_10 ;
input wb_o_11 ;
input wb_o_12 ;
input wb_o_13 ;
input wb_o_14 ;
input wb_o_15 ;
input wb_o_16 ;
input wb_o_17 ;
input wb_o_18 ;
input wb_o_19 ;
input wb_o_20 ;
input wb_o_21 ;
input wb_o_22 ;
input wb_o_23 ;
input wb_o_24 ;
input wb_o_25 ;
input wb_o_26 ;
input wb_o_27 ;
input wb_o_28 ;
input wb_o_29 ;
input wb_o_30 ;
input wb_o_31 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
input dout6_0_a2 ;
input CLK ;
wire dout_iv_a_0 ;
wire dout_iv_a_2 ;
wire dout_iv_a_5 ;
wire dout_iv_a_9 ;
wire dout_iv_a_10 ;
wire dout_iv_a_13 ;
wire dout_iv_a_14 ;
wire dout_iv_a_15 ;
wire dout_iv_a_16 ;
wire dout_iv_a_17 ;
wire cop_addr_m_0_0 ;
wire cop_addr_m_0_2 ;
wire cop_addr_m_0_5 ;
wire cop_addr_m_0_9 ;
wire cop_addr_m_0_10 ;
wire cop_addr_m_0_13 ;
wire cop_addr_m_0_14 ;
wire cop_addr_m_0_15 ;
wire cop_addr_m_0_16 ;
wire cop_addr_m_0_17 ;
wire dout_iv_1_0 ;
wire dout_iv_1_1 ;
wire dout_iv_1_2 ;
wire dout_iv_1_3 ;
wire dout_iv_1_4 ;
wire dout_iv_1_5 ;
wire dout_iv_1_6 ;
wire dout_iv_1_7 ;
wire dout_iv_1_8 ;
wire dout_iv_1_9 ;
wire dout_iv_1_10 ;
wire dout_iv_1_11 ;
wire dout_iv_1_12 ;
wire dout_iv_1_14 ;
wire dout_iv_1_16 ;
wire dout_iv_1_17 ;
wire dout_iv_1_19 ;
wire dout_iv_1_20 ;
wire dout_iv_1_21 ;
wire dout_iv_1_24 ;
wire dout_iv_1_25 ;
wire dout_iv_1_31 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_7 ;
wire wb_o_8 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_25 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_28 ;
wire wb_o_29 ;
wire wb_o_30 ;
wire wb_o_31 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire dout6_0_a2 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(wb_o_31),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_31),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="f8f8";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(wb_o_30),
	.datab(cop_addr_m_0_17),
	.datac(dout_iv_a_17),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="efcf";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(wb_o_29),
	.datab(cop_addr_m_0_16),
	.datac(dout_iv_a_16),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="efcf";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(wb_o_28),
	.datab(cop_addr_m_0_15),
	.datac(dout_iv_a_15),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="efcf";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(wb_o_27),
	.datab(cop_addr_m_0_14),
	.datac(dout_iv_a_14),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="efcf";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(wb_o_26),
	.datab(cop_addr_m_0_13),
	.datac(dout_iv_a_13),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="efcf";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(wb_o_25),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_25),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="f8f8";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(wb_o_24),
	.datab(dout_iv_1_24),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="ecec";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(wb_o_23),
	.datab(cop_addr_m_0_10),
	.datac(dout_iv_a_10),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="efcf";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(wb_o_22),
	.datab(cop_addr_m_0_9),
	.datac(dout_iv_a_9),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="efcf";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(wb_o_21),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_21),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="f8f8";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(wb_o_20),
	.datab(dout_iv_1_20),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="ecec";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(wb_o_19),
	.datab(dout_iv_1_19),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="ecec";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(wb_o_18),
	.datab(cop_addr_m_0_5),
	.datac(dout_iv_a_5),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="efcf";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(wb_o_17),
	.datab(dout_iv_1_17),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ecec";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(wb_o_16),
	.datab(dout_iv_1_16),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ecec";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(wb_o_15),
	.datab(cop_addr_m_0_2),
	.datac(dout_iv_a_2),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="efcf";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(wb_o_14),
	.datab(dout_iv_1_14),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="ecec";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(wb_o_13),
	.datab(cop_addr_m_0_0),
	.datac(dout_iv_a_0),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="efcf";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(wb_o_12),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_12),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="f8f8";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(wb_o_11),
	.datab(dout_iv_1_11),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="ecec";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(wb_o_10),
	.datab(dout_iv_1_10),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="ecec";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(wb_o_9),
	.datab(dout_iv_1_9),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="ecec";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(wb_o_8),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_8),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="f8f8";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(wb_o_7),
	.datab(dout6_0_a2),
	.datac(dout_iv_1_7),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="f8f8";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(wb_o_6),
	.datab(dout_iv_1_6),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="ecec";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(wb_o_5),
	.datab(dout_iv_1_5),
	.datac(dout6_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="ecec";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_4),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="ffc0";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_3),
	.datac(dout_iv_1_3),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="fcf0";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_2),
	.datac(dout_iv_1_2),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="fcf0";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_1),
	.datac(dout_iv_1_1),
	.datad(dout6_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="fcf0";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_0),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="ffc0";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_7 */

// VQM4.1+ 
module r32_reg_8 (
  dout_iv_1_0,
  dout_iv_1_1,
  dout_iv_1_2,
  dout_iv_1_3,
  dout_iv_1_4,
  dout_iv_1_5,
  dout_iv_1_6,
  dout_iv_1_7,
  dout_iv_1_8,
  dout_iv_1_9,
  dout_iv_1_10,
  dout_iv_1_11,
  dout_iv_1_12,
  dout_iv_1_13,
  dout_iv_1_14,
  dout_iv_1_15,
  dout_iv_1_16,
  dout_iv_1_17,
  dout_iv_1_18,
  dout_iv_1_19,
  dout_iv_1_20,
  dout_iv_1_21,
  dout_iv_1_22,
  dout_iv_1_23,
  dout_iv_1_24,
  dout_iv_1_25,
  dout_iv_1_26,
  dout_iv_1_27,
  dout_iv_1_28,
  dout_iv_1_29,
  dout_iv_1_30,
  dout_iv_a_0,
  cop_addr_m_0,
  wb_o_0,
  wb_o_1,
  wb_o_2,
  wb_o_3,
  wb_o_4,
  wb_o_5,
  wb_o_6,
  wb_o_7,
  wb_o_8,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_12,
  wb_o_13,
  wb_o_14,
  wb_o_15,
  wb_o_16,
  wb_o_17,
  wb_o_18,
  wb_o_19,
  wb_o_20,
  wb_o_21,
  wb_o_22,
  wb_o_23,
  wb_o_24,
  wb_o_25,
  wb_o_26,
  wb_o_27,
  wb_o_28,
  wb_o_29,
  wb_o_30,
  wb_o_31,
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  r32_o_8,
  r32_o_9,
  r32_o_10,
  r32_o_11,
  r32_o_12,
  r32_o_13,
  r32_o_14,
  r32_o_15,
  r32_o_16,
  r32_o_17,
  r32_o_18,
  r32_o_19,
  r32_o_20,
  r32_o_21,
  r32_o_22,
  r32_o_23,
  r32_o_24,
  r32_o_25,
  r32_o_26,
  r32_o_27,
  r32_o_28,
  r32_o_29,
  r32_o_30,
  r32_o_31,
  dout6_0_a2,
  CLK
);
input dout_iv_1_0 ;
input dout_iv_1_1 ;
input dout_iv_1_2 ;
input dout_iv_1_3 ;
input dout_iv_1_4 ;
input dout_iv_1_5 ;
input dout_iv_1_6 ;
input dout_iv_1_7 ;
input dout_iv_1_8 ;
input dout_iv_1_9 ;
input dout_iv_1_10 ;
input dout_iv_1_11 ;
input dout_iv_1_12 ;
input dout_iv_1_13 ;
input dout_iv_1_14 ;
input dout_iv_1_15 ;
input dout_iv_1_16 ;
input dout_iv_1_17 ;
input dout_iv_1_18 ;
input dout_iv_1_19 ;
input dout_iv_1_20 ;
input dout_iv_1_21 ;
input dout_iv_1_22 ;
input dout_iv_1_23 ;
input dout_iv_1_24 ;
input dout_iv_1_25 ;
input dout_iv_1_26 ;
input dout_iv_1_27 ;
input dout_iv_1_28 ;
input dout_iv_1_29 ;
input dout_iv_1_30 ;
input dout_iv_a_0 ;
input cop_addr_m_0 ;
input wb_o_0 ;
input wb_o_1 ;
input wb_o_2 ;
input wb_o_3 ;
input wb_o_4 ;
input wb_o_5 ;
input wb_o_6 ;
input wb_o_7 ;
input wb_o_8 ;
input wb_o_9 ;
input wb_o_10 ;
input wb_o_11 ;
input wb_o_12 ;
input wb_o_13 ;
input wb_o_14 ;
input wb_o_15 ;
input wb_o_16 ;
input wb_o_17 ;
input wb_o_18 ;
input wb_o_19 ;
input wb_o_20 ;
input wb_o_21 ;
input wb_o_22 ;
input wb_o_23 ;
input wb_o_24 ;
input wb_o_25 ;
input wb_o_26 ;
input wb_o_27 ;
input wb_o_28 ;
input wb_o_29 ;
input wb_o_30 ;
input wb_o_31 ;
output r32_o_0 ;
output r32_o_1 ;
output r32_o_2 ;
output r32_o_3 ;
output r32_o_4 ;
output r32_o_5 ;
output r32_o_6 ;
output r32_o_7 ;
output r32_o_8 ;
output r32_o_9 ;
output r32_o_10 ;
output r32_o_11 ;
output r32_o_12 ;
output r32_o_13 ;
output r32_o_14 ;
output r32_o_15 ;
output r32_o_16 ;
output r32_o_17 ;
output r32_o_18 ;
output r32_o_19 ;
output r32_o_20 ;
output r32_o_21 ;
output r32_o_22 ;
output r32_o_23 ;
output r32_o_24 ;
output r32_o_25 ;
output r32_o_26 ;
output r32_o_27 ;
output r32_o_28 ;
output r32_o_29 ;
output r32_o_30 ;
output r32_o_31 ;
input dout6_0_a2 ;
input CLK ;
wire dout_iv_1_0 ;
wire dout_iv_1_1 ;
wire dout_iv_1_2 ;
wire dout_iv_1_3 ;
wire dout_iv_1_4 ;
wire dout_iv_1_5 ;
wire dout_iv_1_6 ;
wire dout_iv_1_7 ;
wire dout_iv_1_8 ;
wire dout_iv_1_9 ;
wire dout_iv_1_10 ;
wire dout_iv_1_11 ;
wire dout_iv_1_12 ;
wire dout_iv_1_13 ;
wire dout_iv_1_14 ;
wire dout_iv_1_15 ;
wire dout_iv_1_16 ;
wire dout_iv_1_17 ;
wire dout_iv_1_18 ;
wire dout_iv_1_19 ;
wire dout_iv_1_20 ;
wire dout_iv_1_21 ;
wire dout_iv_1_22 ;
wire dout_iv_1_23 ;
wire dout_iv_1_24 ;
wire dout_iv_1_25 ;
wire dout_iv_1_26 ;
wire dout_iv_1_27 ;
wire dout_iv_1_28 ;
wire dout_iv_1_29 ;
wire dout_iv_1_30 ;
wire dout_iv_a_0 ;
wire cop_addr_m_0 ;
wire wb_o_0 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_3 ;
wire wb_o_4 ;
wire wb_o_5 ;
wire wb_o_6 ;
wire wb_o_7 ;
wire wb_o_8 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_12 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_15 ;
wire wb_o_16 ;
wire wb_o_17 ;
wire wb_o_18 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_21 ;
wire wb_o_22 ;
wire wb_o_23 ;
wire wb_o_24 ;
wire wb_o_25 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_28 ;
wire wb_o_29 ;
wire wb_o_30 ;
wire wb_o_31 ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire r32_o_8 ;
wire r32_o_9 ;
wire r32_o_10 ;
wire r32_o_11 ;
wire r32_o_12 ;
wire r32_o_13 ;
wire r32_o_14 ;
wire r32_o_15 ;
wire r32_o_16 ;
wire r32_o_17 ;
wire r32_o_18 ;
wire r32_o_19 ;
wire r32_o_20 ;
wire r32_o_21 ;
wire r32_o_22 ;
wire r32_o_23 ;
wire r32_o_24 ;
wire r32_o_25 ;
wire r32_o_26 ;
wire r32_o_27 ;
wire r32_o_28 ;
wire r32_o_29 ;
wire r32_o_30 ;
wire r32_o_31 ;
wire dout6_0_a2 ;
wire CLK ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @18:186
  cyclone_lcell r32_o_31__Z (
	.regout(r32_o_31),
	.clk(CLK),
	.dataa(wb_o_31),
	.datab(cop_addr_m_0),
	.datac(dout6_0_a2),
	.datad(dout_iv_a_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_31__Z.operation_mode="normal";
defparam r32_o_31__Z.output_mode="reg_only";
defparam r32_o_31__Z.lut_mask="ecff";
defparam r32_o_31__Z.synch_mode="off";
defparam r32_o_31__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_30__Z (
	.regout(r32_o_30),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_30),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_30__Z.operation_mode="normal";
defparam r32_o_30__Z.output_mode="reg_only";
defparam r32_o_30__Z.lut_mask="ffc0";
defparam r32_o_30__Z.synch_mode="off";
defparam r32_o_30__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_29__Z (
	.regout(r32_o_29),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_29),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_29__Z.operation_mode="normal";
defparam r32_o_29__Z.output_mode="reg_only";
defparam r32_o_29__Z.lut_mask="ffc0";
defparam r32_o_29__Z.synch_mode="off";
defparam r32_o_29__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_28__Z (
	.regout(r32_o_28),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_28),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_28__Z.operation_mode="normal";
defparam r32_o_28__Z.output_mode="reg_only";
defparam r32_o_28__Z.lut_mask="ffc0";
defparam r32_o_28__Z.synch_mode="off";
defparam r32_o_28__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_27__Z (
	.regout(r32_o_27),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_27),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_27__Z.operation_mode="normal";
defparam r32_o_27__Z.output_mode="reg_only";
defparam r32_o_27__Z.lut_mask="ffc0";
defparam r32_o_27__Z.synch_mode="off";
defparam r32_o_27__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_26__Z (
	.regout(r32_o_26),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_26),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_26__Z.operation_mode="normal";
defparam r32_o_26__Z.output_mode="reg_only";
defparam r32_o_26__Z.lut_mask="ffc0";
defparam r32_o_26__Z.synch_mode="off";
defparam r32_o_26__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_25__Z (
	.regout(r32_o_25),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_25),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_25__Z.operation_mode="normal";
defparam r32_o_25__Z.output_mode="reg_only";
defparam r32_o_25__Z.lut_mask="ffc0";
defparam r32_o_25__Z.synch_mode="off";
defparam r32_o_25__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_24__Z (
	.regout(r32_o_24),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_24),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_24__Z.operation_mode="normal";
defparam r32_o_24__Z.output_mode="reg_only";
defparam r32_o_24__Z.lut_mask="ffc0";
defparam r32_o_24__Z.synch_mode="off";
defparam r32_o_24__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_23__Z (
	.regout(r32_o_23),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_23),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_23__Z.operation_mode="normal";
defparam r32_o_23__Z.output_mode="reg_only";
defparam r32_o_23__Z.lut_mask="ffc0";
defparam r32_o_23__Z.synch_mode="off";
defparam r32_o_23__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_22__Z (
	.regout(r32_o_22),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_22),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_22__Z.operation_mode="normal";
defparam r32_o_22__Z.output_mode="reg_only";
defparam r32_o_22__Z.lut_mask="ffc0";
defparam r32_o_22__Z.synch_mode="off";
defparam r32_o_22__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_21__Z (
	.regout(r32_o_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_21),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_21__Z.operation_mode="normal";
defparam r32_o_21__Z.output_mode="reg_only";
defparam r32_o_21__Z.lut_mask="ffc0";
defparam r32_o_21__Z.synch_mode="off";
defparam r32_o_21__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_20__Z (
	.regout(r32_o_20),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_20),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_20__Z.operation_mode="normal";
defparam r32_o_20__Z.output_mode="reg_only";
defparam r32_o_20__Z.lut_mask="ffc0";
defparam r32_o_20__Z.synch_mode="off";
defparam r32_o_20__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_19__Z (
	.regout(r32_o_19),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_19),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_19__Z.operation_mode="normal";
defparam r32_o_19__Z.output_mode="reg_only";
defparam r32_o_19__Z.lut_mask="ffc0";
defparam r32_o_19__Z.synch_mode="off";
defparam r32_o_19__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_18__Z (
	.regout(r32_o_18),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_18),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_18__Z.operation_mode="normal";
defparam r32_o_18__Z.output_mode="reg_only";
defparam r32_o_18__Z.lut_mask="ffc0";
defparam r32_o_18__Z.synch_mode="off";
defparam r32_o_18__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_17__Z (
	.regout(r32_o_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_17),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_17__Z.operation_mode="normal";
defparam r32_o_17__Z.output_mode="reg_only";
defparam r32_o_17__Z.lut_mask="ffc0";
defparam r32_o_17__Z.synch_mode="off";
defparam r32_o_17__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_16__Z (
	.regout(r32_o_16),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_16),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_16__Z.operation_mode="normal";
defparam r32_o_16__Z.output_mode="reg_only";
defparam r32_o_16__Z.lut_mask="ffc0";
defparam r32_o_16__Z.synch_mode="off";
defparam r32_o_16__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_15__Z (
	.regout(r32_o_15),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_15),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_15__Z.operation_mode="normal";
defparam r32_o_15__Z.output_mode="reg_only";
defparam r32_o_15__Z.lut_mask="ffc0";
defparam r32_o_15__Z.synch_mode="off";
defparam r32_o_15__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_14__Z (
	.regout(r32_o_14),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_14),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_14__Z.operation_mode="normal";
defparam r32_o_14__Z.output_mode="reg_only";
defparam r32_o_14__Z.lut_mask="ffc0";
defparam r32_o_14__Z.synch_mode="off";
defparam r32_o_14__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_13__Z (
	.regout(r32_o_13),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_13),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_13__Z.operation_mode="normal";
defparam r32_o_13__Z.output_mode="reg_only";
defparam r32_o_13__Z.lut_mask="ffc0";
defparam r32_o_13__Z.synch_mode="off";
defparam r32_o_13__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_12__Z (
	.regout(r32_o_12),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_12),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_12__Z.operation_mode="normal";
defparam r32_o_12__Z.output_mode="reg_only";
defparam r32_o_12__Z.lut_mask="ffc0";
defparam r32_o_12__Z.synch_mode="off";
defparam r32_o_12__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_11__Z (
	.regout(r32_o_11),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_11),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_11__Z.operation_mode="normal";
defparam r32_o_11__Z.output_mode="reg_only";
defparam r32_o_11__Z.lut_mask="ffc0";
defparam r32_o_11__Z.synch_mode="off";
defparam r32_o_11__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_10__Z (
	.regout(r32_o_10),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_10),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_10__Z.operation_mode="normal";
defparam r32_o_10__Z.output_mode="reg_only";
defparam r32_o_10__Z.lut_mask="ffc0";
defparam r32_o_10__Z.synch_mode="off";
defparam r32_o_10__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_9__Z (
	.regout(r32_o_9),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_9),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_9__Z.operation_mode="normal";
defparam r32_o_9__Z.output_mode="reg_only";
defparam r32_o_9__Z.lut_mask="ffc0";
defparam r32_o_9__Z.synch_mode="off";
defparam r32_o_9__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_8__Z (
	.regout(r32_o_8),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_8),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_8__Z.operation_mode="normal";
defparam r32_o_8__Z.output_mode="reg_only";
defparam r32_o_8__Z.lut_mask="ffc0";
defparam r32_o_8__Z.synch_mode="off";
defparam r32_o_8__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_7__Z (
	.regout(r32_o_7),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_7),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_7__Z.operation_mode="normal";
defparam r32_o_7__Z.output_mode="reg_only";
defparam r32_o_7__Z.lut_mask="ffc0";
defparam r32_o_7__Z.synch_mode="off";
defparam r32_o_7__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_6__Z (
	.regout(r32_o_6),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_6),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_6__Z.operation_mode="normal";
defparam r32_o_6__Z.output_mode="reg_only";
defparam r32_o_6__Z.lut_mask="ffc0";
defparam r32_o_6__Z.synch_mode="off";
defparam r32_o_6__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_5__Z (
	.regout(r32_o_5),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_5),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_5__Z.operation_mode="normal";
defparam r32_o_5__Z.output_mode="reg_only";
defparam r32_o_5__Z.lut_mask="ffc0";
defparam r32_o_5__Z.synch_mode="off";
defparam r32_o_5__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_4__Z (
	.regout(r32_o_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_4),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_4__Z.operation_mode="normal";
defparam r32_o_4__Z.output_mode="reg_only";
defparam r32_o_4__Z.lut_mask="ffc0";
defparam r32_o_4__Z.synch_mode="off";
defparam r32_o_4__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_3__Z (
	.regout(r32_o_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_3),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_3__Z.operation_mode="normal";
defparam r32_o_3__Z.output_mode="reg_only";
defparam r32_o_3__Z.lut_mask="ffc0";
defparam r32_o_3__Z.synch_mode="off";
defparam r32_o_3__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_2__Z (
	.regout(r32_o_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_2),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_2__Z.operation_mode="normal";
defparam r32_o_2__Z.output_mode="reg_only";
defparam r32_o_2__Z.lut_mask="ffc0";
defparam r32_o_2__Z.synch_mode="off";
defparam r32_o_2__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_1__Z (
	.regout(r32_o_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_1),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_1__Z.operation_mode="normal";
defparam r32_o_1__Z.output_mode="reg_only";
defparam r32_o_1__Z.lut_mask="ffc0";
defparam r32_o_1__Z.synch_mode="off";
defparam r32_o_1__Z.sum_lutc_input="datac";
// @18:186
  cyclone_lcell r32_o_0__Z (
	.regout(r32_o_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(wb_o_0),
	.datac(dout6_0_a2),
	.datad(dout_iv_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r32_o_0__Z.operation_mode="normal";
defparam r32_o_0__Z.output_mode="reg_only";
defparam r32_o_0__Z.lut_mask="ffc0";
defparam r32_o_0__Z.synch_mode="off";
defparam r32_o_0__Z.sum_lutc_input="datac";
endmodule /* r32_reg_8 */

// VQM4.1+ 
module mips_core (
  dmem_ctl_o_0_2,
  dmem_ctl_o_0_1,
  dmem_ctl_o_0_0,
  r32_o_8_25,
  r32_o_8_24,
  r32_o_8_23,
  r32_o_8_22,
  r32_o_8_21,
  r32_o_8_20,
  r32_o_8_19,
  r32_o_8_18,
  r32_o_8_17,
  r32_o_8_16,
  r32_o_8_15,
  r32_o_8_14,
  r32_o_8_13,
  r32_o_8_12,
  r32_o_8_11,
  r32_o_8_10,
  r32_o_8_9,
  r32_o_8_8,
  r32_o_8_7,
  r32_o_8_6,
  r32_o_8_5,
  r32_o_8_4,
  r32_o_8_3,
  r32_o_8_1,
  r32_o_8_0,
  dout_2_i_a_5,
  dout_2_i_a_3,
  dout_2_i_a_0,
  count_0,
  b_o_iv_a_28,
  b_o_iv_a_27,
  b_o_iv_a_26,
  b_o_iv_a_25,
  b_o_iv_a_24,
  b_o_iv_a_23,
  b_o_iv_a_22,
  b_o_iv_a_21,
  b_o_iv_a_20,
  b_o_iv_a_19,
  b_o_iv_a_18,
  b_o_iv_a_17,
  b_o_iv_a_16,
  b_o_iv_a_15,
  b_o_iv_a_14,
  b_o_iv_a_13,
  b_o_iv_a_12,
  b_o_iv_a_11,
  b_o_iv_a_10,
  b_o_iv_a_9,
  b_o_iv_a_8,
  b_o_iv_a_7,
  b_o_iv_a_6,
  b_o_iv_a_5,
  b_o_iv_a_4,
  b_o_iv_a_3,
  b_o_iv_a_2,
  b_o_iv_a_1,
  b_o_iv_a_0,
  b_o_iv_1,
  b_o_iv_0,
  b_o_iv_0_a_2,
  b_o_iv_0_a_1,
  b_o_iv_0_a_0,
  hilo_64,
  hilo_0,
  a_o_2,
  a_o_0,
  a_o_1,
  c_11,
  c_9,
  c_8,
  c_5,
  c_4,
  c_3,
  c_2,
  c_1,
  c_10,
  c_6,
  c_7,
  r32_o_7_31,
  r32_o_7_30,
  r32_o_7_29,
  r32_o_7_28,
  r32_o_7_27,
  r32_o_7_26,
  r32_o_7_2,
  r32_o_7_24,
  r32_o_7_4,
  r32_o_7_25,
  r32_o_7_23,
  r32_o_7_22,
  r32_o_7_21,
  r32_o_7_20,
  r32_o_7_19,
  r32_o_7_18,
  r32_o_7_17,
  r32_o_7_16,
  r32_o_7_15,
  r32_o_7_14,
  r32_o_7_13,
  r32_o_7_12,
  r32_o_7_11,
  r32_o_7_10,
  r32_o_7_9,
  r32_o_7_8,
  r32_o_7_7,
  r32_o_7_6,
  r32_o_7_5,
  r32_o_7_1,
  r32_o_7_3,
  r32_o_6_29,
  r32_o_6_27,
  r32_o_6_31,
  r32_o_6_30,
  r32_o_6_28,
  r32_o_6_26,
  r32_o_6_2,
  r32_o_6_3,
  r32_o_4_31,
  r32_o_4_30,
  r32_o_4_28,
  r32_o_4_26,
  r32_o_4_29,
  r32_o_4_27,
  r32_o_5_25,
  r32_o_5_23,
  r32_o_5_22,
  r32_o_5_21,
  r32_o_5_20,
  r32_o_5_19,
  r32_o_5_18,
  r32_o_5_17,
  r32_o_5_16,
  r32_o_5_15,
  r32_o_5_14,
  r32_o_5_13,
  r32_o_5_12,
  r32_o_5_11,
  r32_o_5_10,
  r32_o_5_9,
  r32_o_5_8,
  r32_o_5_7,
  r32_o_5_6,
  r32_o_5_5,
  r32_o_5_4,
  r32_o_5_24,
  r32_o_5_0,
  ins2core_30,
  ins2core_31,
  ins2core_28,
  ins2core_27,
  ins2core_26,
  ins2core_29,
  ins2core_23,
  ins2core_24,
  ins2core_20,
  ins2core_19,
  ins2core_16,
  ins2core_15,
  ins2core_12,
  ins2core_11,
  ins2core_8,
  ins2core_7,
  ins2core_4,
  ins2core_3,
  ins2core_0,
  ins2core_25,
  ins2core_22,
  ins2core_21,
  ins2core_18,
  ins2core_17,
  ins2core_14,
  ins2core_13,
  ins2core_10,
  ins2core_9,
  ins2core_6,
  ins2core_5,
  ins2core_2,
  ins2core_1,
  pc_next_iv_0_0_2,
  irq_addr_o_2,
  irq_addr_o_3,
  irq_addr_o_28,
  irq_addr_o_29,
  irq_addr_o_30,
  irq_addr_o_31,
  irq_addr_o_17,
  irq_addr_o_0,
  irq_addr_o_1,
  irq_addr_o_13,
  irq_addr_o_14,
  irq_addr_o_15,
  irq_addr_o_16,
  irq_addr_o_18,
  irq_addr_o_19,
  irq_addr_o_4,
  irq_addr_o_20,
  irq_addr_o_5,
  irq_addr_o_21,
  irq_addr_o_6,
  irq_addr_o_22,
  irq_addr_o_7,
  irq_addr_o_23,
  irq_addr_o_8,
  irq_addr_o_24,
  irq_addr_o_9,
  irq_addr_o_25,
  irq_addr_o_10,
  irq_addr_o_26,
  irq_addr_o_11,
  irq_addr_o_27,
  irq_addr_o_12,
  pc_next_iv_0_0_d0,
  pc_next_iv_0_1,
  pc_next_iv_0_2,
  pc_next_iv_0_3,
  pc_next_iv_0_4,
  pc_next_iv_0_5,
  pc_next_iv_0_6,
  pc_next_iv_0_7,
  pc_next_iv_0_8,
  pc_next_iv_0_9,
  pc_next_iv_0_a_2,
  pc_next_iv_a_2,
  pc_next_iv_a_1,
  pc_next_iv_a_0,
  pc_next_iv_a_4,
  pc_next_iv_a_3,
  pc_next_iv_a_7,
  pc_next_iv_a_6,
  pc_next_iv_a_5,
  pc_next_iv_a_9,
  pc_next_iv_a_8,
  dout_iv_0_0,
  dout_iv_17,
  dout_iv_14,
  dout_iv_0_d0,
  dout_iv_2,
  dout_iv_20,
  dout_iv_19,
  dout_iv_11,
  dout_iv_8,
  dout_iv_30,
  dout_iv_27,
  dout_iv_10,
  dout_iv_26,
  dout_iv_29,
  dout_iv_13,
  dout_iv_25,
  dout_iv_9,
  dout_iv_1_d0,
  dout_iv_1_0_0,
  dout_iv_1_0_1,
  dout_iv_1_0_9,
  dout_iv_1_0_10,
  wb_o_8,
  wb_o_0,
  wb_o_25,
  wb_o_31,
  wb_o_1,
  wb_o_2,
  wb_o_9,
  wb_o_10,
  wb_o_11,
  wb_o_13,
  wb_o_14,
  wb_o_17,
  wb_o_19,
  wb_o_20,
  wb_o_24,
  wb_o_26,
  wb_o_27,
  wb_o_29,
  wb_o_30,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  dout_8,
  dout_9,
  dout_10,
  dout_11,
  dout_12,
  dout_13,
  dout_14,
  dout_15,
  dout_16,
  dout_17,
  dout_18,
  dout_19,
  dout_20,
  dout_21,
  dout_22,
  dout_23,
  dout_24,
  dout_25,
  dout_26,
  dout_27,
  dout_28,
  dout_29,
  dout_30,
  dout_31,
  cop_addr_m_0,
  dout_iv_1_13,
  dout_iv_1_26,
  dout_iv_1_30,
  dout_iv_1_29,
  dout_iv_1_27,
  dout_iv_1_25,
  dout_iv_1_8,
  dout_iv_1_19,
  dout_iv_1_20,
  dout_iv_1_2,
  dout_iv_1_14,
  dout_iv_1_1,
  dout_iv_1_11,
  dout_iv_1_17,
  cop_addr_m_0_9,
  cop_addr_m_0_5,
  cop_addr_m_0_2,
  cop_addr_m_0_0,
  cop_addr_m_0_16,
  cop_addr_m_0_17,
  cop_addr_m_0_13,
  cop_addr_m_0_14,
  cop_addr_m_0_15,
  cop_addr_m_0_10,
  wr_en_0_0_3,
  wr_en_0_0_2,
  wr_en_0_0_1,
  wr_en_0_0_0,
  dout_1_0,
  dout_1_1,
  dout_1_2,
  dout_1_3,
  dout_1_4,
  dout_1_5,
  dout_1_6,
  dout_1_7,
  dout_1_8,
  dout_1_9,
  dout_1_10,
  dout_1_11,
  dout_1_12,
  dout_1_13,
  dout_1_14,
  dout_1_15,
  dout_2_7,
  dout_2_6,
  dout_2_4,
  dout_2_2,
  dout_2_1,
  dout_2_5,
  dout_2_3,
  dout_2_0,
  dout_1_2_7,
  dout_1_2_6,
  dout_1_2_4,
  dout_1_2_2,
  dout_1_2_1,
  dout_1_2_5,
  dout_1_2_3,
  dout_1_2_0,
  data2core_30,
  data2core_29,
  data2core_28,
  data2core_27,
  data2core_26,
  data2core_25,
  data2core_24,
  data2core_6,
  data2core_5,
  data2core_4,
  data2core_3,
  data2core_2,
  data2core_1,
  data2core_0,
  data2core_17,
  data2core_18,
  data2core_19,
  data2core_20,
  data2core_21,
  data2core_22,
  data2core_9,
  data2core_10,
  data2core_11,
  data2core_12,
  data2core_13,
  data2core_14,
  data2core_8,
  data2core_16,
  data2core_31,
  data2core_23,
  data2core_15,
  data2core_7,
  cop_addr_o_i_m_28,
  cop_addr_o_i_m_27,
  r32_o_2,
  r32_o_1,
  r32_o_0,
  r32_o_31,
  r32_o_30,
  r32_o_29,
  r32_o_28,
  r32_o_27,
  r32_o_26,
  r32_o_25,
  r32_o_24,
  r32_o_23,
  r32_o_22,
  r32_o_21,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_17,
  r32_o_16,
  r32_o_15,
  r32_o_13,
  r32_o_12,
  r32_o_11,
  r32_o_10,
  r32_o_9,
  r32_o_8_d0,
  r32_o_7_d0,
  r32_o_6_d0,
  r32_o_5_d0,
  r32_o_4_d0,
  r32_o_3,
  wr_cmd_0_a2_1_21_a,
  G_116,
  G_23,
  b_o_1_sqmuxa,
  rdy,
  mul,
  start,
  op2_sign_reged,
  finish,
  I_220_a,
  hilo25_0_a2,
  G_291,
  un1_hilo25_5_0,
  m467_a,
  un31_mux_fw,
  b_o_0_sqmuxa,
  b_o18,
  un1_b_o18_2,
  irq_req_o,
  rr_rst,
  un1_pc_add2,
  un1_pc_add3,
  un1_pc_add4,
  un1_pc_add5,
  un1_pc_add6,
  un1_pc_add7,
  un1_pc_add8,
  un1_pc_add9,
  un1_pc_add10,
  un1_pc_add11,
  un1_pc_add12,
  un1_pc_next37_0,
  dout6_0_a2_0,
  mux_fw_1_1,
  mux_fw_1_0,
  dout6_0_a2,
  CLK,
  mux_fw_1
);
output dmem_ctl_o_0_2 ;
output dmem_ctl_o_0_1 ;
output dmem_ctl_o_0_0 ;
output r32_o_8_25 ;
output r32_o_8_24 ;
output r32_o_8_23 ;
output r32_o_8_22 ;
output r32_o_8_21 ;
output r32_o_8_20 ;
output r32_o_8_19 ;
output r32_o_8_18 ;
output r32_o_8_17 ;
output r32_o_8_16 ;
output r32_o_8_15 ;
output r32_o_8_14 ;
output r32_o_8_13 ;
output r32_o_8_12 ;
output r32_o_8_11 ;
output r32_o_8_10 ;
output r32_o_8_9 ;
output r32_o_8_8 ;
output r32_o_8_7 ;
output r32_o_8_6 ;
output r32_o_8_5 ;
output r32_o_8_4 ;
output r32_o_8_3 ;
output r32_o_8_1 ;
output r32_o_8_0 ;
input dout_2_i_a_5 ;
input dout_2_i_a_3 ;
input dout_2_i_a_0 ;
output count_0 ;
input b_o_iv_a_28 ;
input b_o_iv_a_27 ;
input b_o_iv_a_26 ;
input b_o_iv_a_25 ;
input b_o_iv_a_24 ;
input b_o_iv_a_23 ;
input b_o_iv_a_22 ;
input b_o_iv_a_21 ;
input b_o_iv_a_20 ;
input b_o_iv_a_19 ;
input b_o_iv_a_18 ;
input b_o_iv_a_17 ;
input b_o_iv_a_16 ;
input b_o_iv_a_15 ;
input b_o_iv_a_14 ;
input b_o_iv_a_13 ;
input b_o_iv_a_12 ;
input b_o_iv_a_11 ;
input b_o_iv_a_10 ;
input b_o_iv_a_9 ;
input b_o_iv_a_8 ;
input b_o_iv_a_7 ;
input b_o_iv_a_6 ;
input b_o_iv_a_5 ;
input b_o_iv_a_4 ;
input b_o_iv_a_3 ;
input b_o_iv_a_2 ;
input b_o_iv_a_1 ;
input b_o_iv_a_0 ;
input b_o_iv_1 ;
input b_o_iv_0 ;
input b_o_iv_0_a_2 ;
input b_o_iv_0_a_1 ;
input b_o_iv_0_a_0 ;
output hilo_64 ;
output hilo_0 ;
output a_o_2 ;
output a_o_0 ;
output a_o_1 ;
output c_11 ;
output c_9 ;
output c_8 ;
output c_5 ;
output c_4 ;
output c_3 ;
output c_2 ;
output c_1 ;
output c_10 ;
output c_6 ;
output c_7 ;
output r32_o_7_31 ;
output r32_o_7_30 ;
output r32_o_7_29 ;
output r32_o_7_28 ;
output r32_o_7_27 ;
output r32_o_7_26 ;
output r32_o_7_2 ;
output r32_o_7_24 ;
output r32_o_7_4 ;
output r32_o_7_25 ;
output r32_o_7_23 ;
output r32_o_7_22 ;
output r32_o_7_21 ;
output r32_o_7_20 ;
output r32_o_7_19 ;
output r32_o_7_18 ;
output r32_o_7_17 ;
output r32_o_7_16 ;
output r32_o_7_15 ;
output r32_o_7_14 ;
output r32_o_7_13 ;
output r32_o_7_12 ;
output r32_o_7_11 ;
output r32_o_7_10 ;
output r32_o_7_9 ;
output r32_o_7_8 ;
output r32_o_7_7 ;
output r32_o_7_6 ;
output r32_o_7_5 ;
output r32_o_7_1 ;
output r32_o_7_3 ;
output r32_o_6_29 ;
output r32_o_6_27 ;
output r32_o_6_31 ;
output r32_o_6_30 ;
output r32_o_6_28 ;
output r32_o_6_26 ;
output r32_o_6_2 ;
output r32_o_6_3 ;
output r32_o_4_31 ;
output r32_o_4_30 ;
output r32_o_4_28 ;
output r32_o_4_26 ;
output r32_o_4_29 ;
output r32_o_4_27 ;
output r32_o_5_25 ;
output r32_o_5_23 ;
output r32_o_5_22 ;
output r32_o_5_21 ;
output r32_o_5_20 ;
output r32_o_5_19 ;
output r32_o_5_18 ;
output r32_o_5_17 ;
output r32_o_5_16 ;
output r32_o_5_15 ;
output r32_o_5_14 ;
output r32_o_5_13 ;
output r32_o_5_12 ;
output r32_o_5_11 ;
output r32_o_5_10 ;
output r32_o_5_9 ;
output r32_o_5_8 ;
output r32_o_5_7 ;
output r32_o_5_6 ;
output r32_o_5_5 ;
output r32_o_5_4 ;
output r32_o_5_24 ;
output r32_o_5_0 ;
input ins2core_30 ;
input ins2core_31 ;
input ins2core_28 ;
input ins2core_27 ;
input ins2core_26 ;
input ins2core_29 ;
input ins2core_23 ;
input ins2core_24 ;
input ins2core_20 ;
input ins2core_19 ;
input ins2core_16 ;
input ins2core_15 ;
input ins2core_12 ;
input ins2core_11 ;
input ins2core_8 ;
input ins2core_7 ;
input ins2core_4 ;
input ins2core_3 ;
input ins2core_0 ;
input ins2core_25 ;
input ins2core_22 ;
input ins2core_21 ;
input ins2core_18 ;
input ins2core_17 ;
input ins2core_14 ;
input ins2core_13 ;
input ins2core_10 ;
input ins2core_9 ;
input ins2core_6 ;
input ins2core_5 ;
input ins2core_2 ;
input ins2core_1 ;
output pc_next_iv_0_0_2 ;
input irq_addr_o_2 ;
input irq_addr_o_3 ;
input irq_addr_o_28 ;
input irq_addr_o_29 ;
input irq_addr_o_30 ;
input irq_addr_o_31 ;
input irq_addr_o_17 ;
input irq_addr_o_0 ;
input irq_addr_o_1 ;
input irq_addr_o_13 ;
input irq_addr_o_14 ;
input irq_addr_o_15 ;
input irq_addr_o_16 ;
input irq_addr_o_18 ;
input irq_addr_o_19 ;
input irq_addr_o_4 ;
input irq_addr_o_20 ;
input irq_addr_o_5 ;
input irq_addr_o_21 ;
input irq_addr_o_6 ;
input irq_addr_o_22 ;
input irq_addr_o_7 ;
input irq_addr_o_23 ;
input irq_addr_o_8 ;
input irq_addr_o_24 ;
input irq_addr_o_9 ;
input irq_addr_o_25 ;
input irq_addr_o_10 ;
input irq_addr_o_26 ;
input irq_addr_o_11 ;
input irq_addr_o_27 ;
input irq_addr_o_12 ;
output pc_next_iv_0_0_d0 ;
output pc_next_iv_0_1 ;
output pc_next_iv_0_2 ;
output pc_next_iv_0_3 ;
output pc_next_iv_0_4 ;
output pc_next_iv_0_5 ;
output pc_next_iv_0_6 ;
output pc_next_iv_0_7 ;
output pc_next_iv_0_8 ;
output pc_next_iv_0_9 ;
output pc_next_iv_0_a_2 ;
output pc_next_iv_a_2 ;
output pc_next_iv_a_1 ;
output pc_next_iv_a_0 ;
output pc_next_iv_a_4 ;
output pc_next_iv_a_3 ;
output pc_next_iv_a_7 ;
output pc_next_iv_a_6 ;
output pc_next_iv_a_5 ;
output pc_next_iv_a_9 ;
output pc_next_iv_a_8 ;
input dout_iv_0_0 ;
input dout_iv_17 ;
input dout_iv_14 ;
input dout_iv_0_d0 ;
input dout_iv_2 ;
input dout_iv_20 ;
input dout_iv_19 ;
input dout_iv_11 ;
input dout_iv_8 ;
input dout_iv_30 ;
input dout_iv_27 ;
input dout_iv_10 ;
input dout_iv_26 ;
input dout_iv_29 ;
input dout_iv_13 ;
input dout_iv_25 ;
input dout_iv_9 ;
input dout_iv_1_d0 ;
output dout_iv_1_0_0 ;
output dout_iv_1_0_1 ;
output dout_iv_1_0_9 ;
output dout_iv_1_0_10 ;
output wb_o_8 ;
output wb_o_0 ;
output wb_o_25 ;
output wb_o_31 ;
output wb_o_1 ;
output wb_o_2 ;
output wb_o_9 ;
output wb_o_10 ;
output wb_o_11 ;
output wb_o_13 ;
output wb_o_14 ;
output wb_o_17 ;
output wb_o_19 ;
output wb_o_20 ;
output wb_o_24 ;
output wb_o_26 ;
output wb_o_27 ;
output wb_o_29 ;
output wb_o_30 ;
input dout_0 ;
input dout_1 ;
input dout_2 ;
input dout_3 ;
input dout_4 ;
input dout_5 ;
input dout_6 ;
input dout_7 ;
input dout_8 ;
input dout_9 ;
input dout_10 ;
input dout_11 ;
input dout_12 ;
input dout_13 ;
input dout_14 ;
input dout_15 ;
input dout_16 ;
input dout_17 ;
input dout_18 ;
input dout_19 ;
input dout_20 ;
input dout_21 ;
input dout_22 ;
input dout_23 ;
input dout_24 ;
input dout_25 ;
input dout_26 ;
input dout_27 ;
input dout_28 ;
input dout_29 ;
input dout_30 ;
input dout_31 ;
input cop_addr_m_0 ;
output dout_iv_1_13 ;
output dout_iv_1_26 ;
output dout_iv_1_30 ;
output dout_iv_1_29 ;
output dout_iv_1_27 ;
output dout_iv_1_25 ;
output dout_iv_1_8 ;
output dout_iv_1_19 ;
output dout_iv_1_20 ;
output dout_iv_1_2 ;
output dout_iv_1_14 ;
output dout_iv_1_1 ;
output dout_iv_1_11 ;
output dout_iv_1_17 ;
input cop_addr_m_0_9 ;
input cop_addr_m_0_5 ;
input cop_addr_m_0_2 ;
input cop_addr_m_0_0 ;
input cop_addr_m_0_16 ;
input cop_addr_m_0_17 ;
input cop_addr_m_0_13 ;
input cop_addr_m_0_14 ;
input cop_addr_m_0_15 ;
input cop_addr_m_0_10 ;
output wr_en_0_0_3 ;
output wr_en_0_0_2 ;
output wr_en_0_0_1 ;
output wr_en_0_0_0 ;
output dout_1_0 ;
output dout_1_1 ;
output dout_1_2 ;
output dout_1_3 ;
output dout_1_4 ;
output dout_1_5 ;
output dout_1_6 ;
output dout_1_7 ;
output dout_1_8 ;
output dout_1_9 ;
output dout_1_10 ;
output dout_1_11 ;
output dout_1_12 ;
output dout_1_13 ;
output dout_1_14 ;
output dout_1_15 ;
output dout_2_7 ;
output dout_2_6 ;
output dout_2_4 ;
output dout_2_2 ;
output dout_2_1 ;
output dout_2_5 ;
output dout_2_3 ;
output dout_2_0 ;
output dout_1_2_7 ;
output dout_1_2_6 ;
output dout_1_2_4 ;
output dout_1_2_2 ;
output dout_1_2_1 ;
output dout_1_2_5 ;
output dout_1_2_3 ;
output dout_1_2_0 ;
input data2core_30 ;
input data2core_29 ;
input data2core_28 ;
input data2core_27 ;
input data2core_26 ;
input data2core_25 ;
input data2core_24 ;
input data2core_6 ;
input data2core_5 ;
input data2core_4 ;
input data2core_3 ;
input data2core_2 ;
input data2core_1 ;
input data2core_0 ;
input data2core_17 ;
input data2core_18 ;
input data2core_19 ;
input data2core_20 ;
input data2core_21 ;
input data2core_22 ;
input data2core_9 ;
input data2core_10 ;
input data2core_11 ;
input data2core_12 ;
input data2core_13 ;
input data2core_14 ;
input data2core_8 ;
input data2core_16 ;
input data2core_31 ;
input data2core_23 ;
input data2core_15 ;
input data2core_7 ;
output cop_addr_o_i_m_28 ;
output cop_addr_o_i_m_27 ;
output r32_o_2 ;
output r32_o_1 ;
output r32_o_0 ;
output r32_o_31 ;
output r32_o_30 ;
output r32_o_29 ;
output r32_o_28 ;
output r32_o_27 ;
output r32_o_26 ;
output r32_o_25 ;
output r32_o_24 ;
output r32_o_23 ;
output r32_o_22 ;
output r32_o_21 ;
output r32_o_20 ;
output r32_o_19 ;
output r32_o_18 ;
output r32_o_17 ;
output r32_o_16 ;
output r32_o_15 ;
output r32_o_13 ;
output r32_o_12 ;
output r32_o_11 ;
output r32_o_10 ;
output r32_o_9 ;
output r32_o_8_d0 ;
output r32_o_7_d0 ;
output r32_o_6_d0 ;
output r32_o_5_d0 ;
output r32_o_4_d0 ;
output r32_o_3 ;
output wr_cmd_0_a2_1_21_a ;
input G_116 ;
input G_23 ;
output b_o_1_sqmuxa ;
output rdy ;
output mul ;
output start ;
output op2_sign_reged ;
output finish ;
input I_220_a ;
output hilo25_0_a2 ;
input G_291 ;
output un1_hilo25_5_0 ;
output m467_a ;
output un31_mux_fw ;
output b_o_0_sqmuxa ;
output b_o18 ;
output un1_b_o18_2 ;
input irq_req_o ;
input rr_rst ;
output un1_pc_add2 ;
output un1_pc_add3 ;
output un1_pc_add4 ;
output un1_pc_add5 ;
output un1_pc_add6 ;
output un1_pc_add7 ;
output un1_pc_add8 ;
output un1_pc_add9 ;
output un1_pc_add10 ;
output un1_pc_add11 ;
output un1_pc_add12 ;
output un1_pc_next37_0 ;
output dout6_0_a2_0 ;
output mux_fw_1_1 ;
output mux_fw_1_0 ;
output dout6_0_a2 ;
input CLK ;
output mux_fw_1 ;
wire dmem_ctl_o_0_2 ;
wire dmem_ctl_o_0_1 ;
wire dmem_ctl_o_0_0 ;
wire r32_o_8_25 ;
wire r32_o_8_24 ;
wire r32_o_8_23 ;
wire r32_o_8_22 ;
wire r32_o_8_21 ;
wire r32_o_8_20 ;
wire r32_o_8_19 ;
wire r32_o_8_18 ;
wire r32_o_8_17 ;
wire r32_o_8_16 ;
wire r32_o_8_15 ;
wire r32_o_8_14 ;
wire r32_o_8_13 ;
wire r32_o_8_12 ;
wire r32_o_8_11 ;
wire r32_o_8_10 ;
wire r32_o_8_9 ;
wire r32_o_8_8 ;
wire r32_o_8_7 ;
wire r32_o_8_6 ;
wire r32_o_8_5 ;
wire r32_o_8_4 ;
wire r32_o_8_3 ;
wire r32_o_8_1 ;
wire r32_o_8_0 ;
wire dout_2_i_a_5 ;
wire dout_2_i_a_3 ;
wire dout_2_i_a_0 ;
wire count_0 ;
wire b_o_iv_a_28 ;
wire b_o_iv_a_27 ;
wire b_o_iv_a_26 ;
wire b_o_iv_a_25 ;
wire b_o_iv_a_24 ;
wire b_o_iv_a_23 ;
wire b_o_iv_a_22 ;
wire b_o_iv_a_21 ;
wire b_o_iv_a_20 ;
wire b_o_iv_a_19 ;
wire b_o_iv_a_18 ;
wire b_o_iv_a_17 ;
wire b_o_iv_a_16 ;
wire b_o_iv_a_15 ;
wire b_o_iv_a_14 ;
wire b_o_iv_a_13 ;
wire b_o_iv_a_12 ;
wire b_o_iv_a_11 ;
wire b_o_iv_a_10 ;
wire b_o_iv_a_9 ;
wire b_o_iv_a_8 ;
wire b_o_iv_a_7 ;
wire b_o_iv_a_6 ;
wire b_o_iv_a_5 ;
wire b_o_iv_a_4 ;
wire b_o_iv_a_3 ;
wire b_o_iv_a_2 ;
wire b_o_iv_a_1 ;
wire b_o_iv_a_0 ;
wire b_o_iv_1 ;
wire b_o_iv_0 ;
wire b_o_iv_0_a_2 ;
wire b_o_iv_0_a_1 ;
wire b_o_iv_0_a_0 ;
wire hilo_64 ;
wire hilo_0 ;
wire a_o_2 ;
wire a_o_0 ;
wire a_o_1 ;
wire c_11 ;
wire c_9 ;
wire c_8 ;
wire c_5 ;
wire c_4 ;
wire c_3 ;
wire c_2 ;
wire c_1 ;
wire c_10 ;
wire c_6 ;
wire c_7 ;
wire r32_o_7_31 ;
wire r32_o_7_30 ;
wire r32_o_7_29 ;
wire r32_o_7_28 ;
wire r32_o_7_27 ;
wire r32_o_7_26 ;
wire r32_o_7_2 ;
wire r32_o_7_24 ;
wire r32_o_7_4 ;
wire r32_o_7_25 ;
wire r32_o_7_23 ;
wire r32_o_7_22 ;
wire r32_o_7_21 ;
wire r32_o_7_20 ;
wire r32_o_7_19 ;
wire r32_o_7_18 ;
wire r32_o_7_17 ;
wire r32_o_7_16 ;
wire r32_o_7_15 ;
wire r32_o_7_14 ;
wire r32_o_7_13 ;
wire r32_o_7_12 ;
wire r32_o_7_11 ;
wire r32_o_7_10 ;
wire r32_o_7_9 ;
wire r32_o_7_8 ;
wire r32_o_7_7 ;
wire r32_o_7_6 ;
wire r32_o_7_5 ;
wire r32_o_7_1 ;
wire r32_o_7_3 ;
wire r32_o_6_29 ;
wire r32_o_6_27 ;
wire r32_o_6_31 ;
wire r32_o_6_30 ;
wire r32_o_6_28 ;
wire r32_o_6_26 ;
wire r32_o_6_2 ;
wire r32_o_6_3 ;
wire r32_o_4_31 ;
wire r32_o_4_30 ;
wire r32_o_4_28 ;
wire r32_o_4_26 ;
wire r32_o_4_29 ;
wire r32_o_4_27 ;
wire r32_o_5_25 ;
wire r32_o_5_23 ;
wire r32_o_5_22 ;
wire r32_o_5_21 ;
wire r32_o_5_20 ;
wire r32_o_5_19 ;
wire r32_o_5_18 ;
wire r32_o_5_17 ;
wire r32_o_5_16 ;
wire r32_o_5_15 ;
wire r32_o_5_14 ;
wire r32_o_5_13 ;
wire r32_o_5_12 ;
wire r32_o_5_11 ;
wire r32_o_5_10 ;
wire r32_o_5_9 ;
wire r32_o_5_8 ;
wire r32_o_5_7 ;
wire r32_o_5_6 ;
wire r32_o_5_5 ;
wire r32_o_5_4 ;
wire r32_o_5_24 ;
wire r32_o_5_0 ;
wire ins2core_30 ;
wire ins2core_31 ;
wire ins2core_28 ;
wire ins2core_27 ;
wire ins2core_26 ;
wire ins2core_29 ;
wire ins2core_23 ;
wire ins2core_24 ;
wire ins2core_20 ;
wire ins2core_19 ;
wire ins2core_16 ;
wire ins2core_15 ;
wire ins2core_12 ;
wire ins2core_11 ;
wire ins2core_8 ;
wire ins2core_7 ;
wire ins2core_4 ;
wire ins2core_3 ;
wire ins2core_0 ;
wire ins2core_25 ;
wire ins2core_22 ;
wire ins2core_21 ;
wire ins2core_18 ;
wire ins2core_17 ;
wire ins2core_14 ;
wire ins2core_13 ;
wire ins2core_10 ;
wire ins2core_9 ;
wire ins2core_6 ;
wire ins2core_5 ;
wire ins2core_2 ;
wire ins2core_1 ;
wire pc_next_iv_0_0_2 ;
wire irq_addr_o_2 ;
wire irq_addr_o_3 ;
wire irq_addr_o_28 ;
wire irq_addr_o_29 ;
wire irq_addr_o_30 ;
wire irq_addr_o_31 ;
wire irq_addr_o_17 ;
wire irq_addr_o_0 ;
wire irq_addr_o_1 ;
wire irq_addr_o_13 ;
wire irq_addr_o_14 ;
wire irq_addr_o_15 ;
wire irq_addr_o_16 ;
wire irq_addr_o_18 ;
wire irq_addr_o_19 ;
wire irq_addr_o_4 ;
wire irq_addr_o_20 ;
wire irq_addr_o_5 ;
wire irq_addr_o_21 ;
wire irq_addr_o_6 ;
wire irq_addr_o_22 ;
wire irq_addr_o_7 ;
wire irq_addr_o_23 ;
wire irq_addr_o_8 ;
wire irq_addr_o_24 ;
wire irq_addr_o_9 ;
wire irq_addr_o_25 ;
wire irq_addr_o_10 ;
wire irq_addr_o_26 ;
wire irq_addr_o_11 ;
wire irq_addr_o_27 ;
wire irq_addr_o_12 ;
wire pc_next_iv_0_0_d0 ;
wire pc_next_iv_0_1 ;
wire pc_next_iv_0_2 ;
wire pc_next_iv_0_3 ;
wire pc_next_iv_0_4 ;
wire pc_next_iv_0_5 ;
wire pc_next_iv_0_6 ;
wire pc_next_iv_0_7 ;
wire pc_next_iv_0_8 ;
wire pc_next_iv_0_9 ;
wire pc_next_iv_0_a_2 ;
wire pc_next_iv_a_2 ;
wire pc_next_iv_a_1 ;
wire pc_next_iv_a_0 ;
wire pc_next_iv_a_4 ;
wire pc_next_iv_a_3 ;
wire pc_next_iv_a_7 ;
wire pc_next_iv_a_6 ;
wire pc_next_iv_a_5 ;
wire pc_next_iv_a_9 ;
wire pc_next_iv_a_8 ;
wire dout_iv_0_0 ;
wire dout_iv_17 ;
wire dout_iv_14 ;
wire dout_iv_0_d0 ;
wire dout_iv_2 ;
wire dout_iv_20 ;
wire dout_iv_19 ;
wire dout_iv_11 ;
wire dout_iv_8 ;
wire dout_iv_30 ;
wire dout_iv_27 ;
wire dout_iv_10 ;
wire dout_iv_26 ;
wire dout_iv_29 ;
wire dout_iv_13 ;
wire dout_iv_25 ;
wire dout_iv_9 ;
wire dout_iv_1_d0 ;
wire dout_iv_1_0_0 ;
wire dout_iv_1_0_1 ;
wire dout_iv_1_0_9 ;
wire dout_iv_1_0_10 ;
wire wb_o_8 ;
wire wb_o_0 ;
wire wb_o_25 ;
wire wb_o_31 ;
wire wb_o_1 ;
wire wb_o_2 ;
wire wb_o_9 ;
wire wb_o_10 ;
wire wb_o_11 ;
wire wb_o_13 ;
wire wb_o_14 ;
wire wb_o_17 ;
wire wb_o_19 ;
wire wb_o_20 ;
wire wb_o_24 ;
wire wb_o_26 ;
wire wb_o_27 ;
wire wb_o_29 ;
wire wb_o_30 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire dout_8 ;
wire dout_9 ;
wire dout_10 ;
wire dout_11 ;
wire dout_12 ;
wire dout_13 ;
wire dout_14 ;
wire dout_15 ;
wire dout_16 ;
wire dout_17 ;
wire dout_18 ;
wire dout_19 ;
wire dout_20 ;
wire dout_21 ;
wire dout_22 ;
wire dout_23 ;
wire dout_24 ;
wire dout_25 ;
wire dout_26 ;
wire dout_27 ;
wire dout_28 ;
wire dout_29 ;
wire dout_30 ;
wire dout_31 ;
wire cop_addr_m_0 ;
wire dout_iv_1_13 ;
wire dout_iv_1_26 ;
wire dout_iv_1_30 ;
wire dout_iv_1_29 ;
wire dout_iv_1_27 ;
wire dout_iv_1_25 ;
wire dout_iv_1_8 ;
wire dout_iv_1_19 ;
wire dout_iv_1_20 ;
wire dout_iv_1_2 ;
wire dout_iv_1_14 ;
wire dout_iv_1_1 ;
wire dout_iv_1_11 ;
wire dout_iv_1_17 ;
wire cop_addr_m_0_9 ;
wire cop_addr_m_0_5 ;
wire cop_addr_m_0_2 ;
wire cop_addr_m_0_0 ;
wire cop_addr_m_0_16 ;
wire cop_addr_m_0_17 ;
wire cop_addr_m_0_13 ;
wire cop_addr_m_0_14 ;
wire cop_addr_m_0_15 ;
wire cop_addr_m_0_10 ;
wire wr_en_0_0_3 ;
wire wr_en_0_0_2 ;
wire wr_en_0_0_1 ;
wire wr_en_0_0_0 ;
wire dout_1_0 ;
wire dout_1_1 ;
wire dout_1_2 ;
wire dout_1_3 ;
wire dout_1_4 ;
wire dout_1_5 ;
wire dout_1_6 ;
wire dout_1_7 ;
wire dout_1_8 ;
wire dout_1_9 ;
wire dout_1_10 ;
wire dout_1_11 ;
wire dout_1_12 ;
wire dout_1_13 ;
wire dout_1_14 ;
wire dout_1_15 ;
wire dout_2_7 ;
wire dout_2_6 ;
wire dout_2_4 ;
wire dout_2_2 ;
wire dout_2_1 ;
wire dout_2_5 ;
wire dout_2_3 ;
wire dout_2_0 ;
wire dout_1_2_7 ;
wire dout_1_2_6 ;
wire dout_1_2_4 ;
wire dout_1_2_2 ;
wire dout_1_2_1 ;
wire dout_1_2_5 ;
wire dout_1_2_3 ;
wire dout_1_2_0 ;
wire data2core_30 ;
wire data2core_29 ;
wire data2core_28 ;
wire data2core_27 ;
wire data2core_26 ;
wire data2core_25 ;
wire data2core_24 ;
wire data2core_6 ;
wire data2core_5 ;
wire data2core_4 ;
wire data2core_3 ;
wire data2core_2 ;
wire data2core_1 ;
wire data2core_0 ;
wire data2core_17 ;
wire data2core_18 ;
wire data2core_19 ;
wire data2core_20 ;
wire data2core_21 ;
wire data2core_22 ;
wire data2core_9 ;
wire data2core_10 ;
wire data2core_11 ;
wire data2core_12 ;
wire data2core_13 ;
wire data2core_14 ;
wire data2core_8 ;
wire data2core_16 ;
wire data2core_31 ;
wire data2core_23 ;
wire data2core_15 ;
wire data2core_7 ;
wire cop_addr_o_i_m_28 ;
wire cop_addr_o_i_m_27 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_29 ;
wire r32_o_28 ;
wire r32_o_27 ;
wire r32_o_26 ;
wire r32_o_25 ;
wire r32_o_24 ;
wire r32_o_23 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_13 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_8_d0 ;
wire r32_o_7_d0 ;
wire r32_o_6_d0 ;
wire r32_o_5_d0 ;
wire r32_o_4_d0 ;
wire r32_o_3 ;
wire wr_cmd_0_a2_1_21_a ;
wire G_116 ;
wire G_23 ;
wire b_o_1_sqmuxa ;
wire rdy ;
wire mul ;
wire start ;
wire op2_sign_reged ;
wire finish ;
wire I_220_a ;
wire hilo25_0_a2 ;
wire G_291 ;
wire un1_hilo25_5_0 ;
wire m467_a ;
wire un31_mux_fw ;
wire b_o_0_sqmuxa ;
wire b_o18 ;
wire un1_b_o18_2 ;
wire irq_req_o ;
wire rr_rst ;
wire un1_pc_add2 ;
wire un1_pc_add3 ;
wire un1_pc_add4 ;
wire un1_pc_add5 ;
wire un1_pc_add6 ;
wire un1_pc_add7 ;
wire un1_pc_add8 ;
wire un1_pc_add9 ;
wire un1_pc_add10 ;
wire un1_pc_add11 ;
wire un1_pc_add12 ;
wire un1_pc_next37_0 ;
wire dout6_0_a2_0 ;
wire mux_fw_1_1 ;
wire mux_fw_1_0 ;
wire dout6_0_a2 ;
wire CLK ;
wire mux_fw_1 ;
wire [4:2] CurrState;
wire [29:3] cop_addr_o_i_m;
wire [1:0] muxb_ctl_o;
wire [14:14] r32_o;
wire [31:0] dout_0_0_a;
wire [7:7] dout_0_0_o6_0;
wire [7:7] dout_0_0_o6;
wire [15:7] dout_0_0_1;
wire [8:7] dout_0_0_a2_1;
wire [15:15] dout_0_0_a2;
wire [31:23] dout_0_0_0;
wire [16:0] dout_0_0_a6;
wire [23:8] dout_0_0_a6_0;
wire [8:0] dout_0_0_a2_0;
wire [7:7] dout_0_0_a6_1;
wire [11:1] dout_0_a;
wire [15:15] dout_0_0_a6_0_0;
wire [3:1] dout_0_a6;
wire [31:8] dout_2_Z;
wire [29:24] dout_2_i;
wire [28:0] c_4_Z;
wire [3:0] dmem_ctl_o;
wire [31:1] c;
wire [31:0] dout_iv_1;
wire [31:13] dout_iv_a;
wire [4:0] r5_o;
wire [31:0] r32_o_0_Z;
wire [31:0] r32_o_1_Z;
wire [0:0] wb_mux_ctl_o;
wire [0:0] wb_we_o;
wire [2:0] ext_ctl_o;
wire [3:3] res_5_0_o4;
wire [18:2] res_5_0_a2;
wire [4:4] res_5_0_m2_0;
wire [28:3] wb_o;
wire [25:2] dout_iv_1_0;
wire [2:0] cmp_ctl_o;
wire [31:13] pc_next_iv_a;
wire [31:0] r32_o_2_Z;
wire [31:0] res_5_0;
wire [1:0] pc_next_iv_0_a;
wire [31:13] pc_next_iv_0;
wire [1:0] pc_next_iv_0_0;
wire [2:0] pc_gen_ctl_o;
wire [27:0] res_5_0_a;
wire [3:3] res_5_0_0;
wire [31:0] r32_o_3_Z;
wire [25:0] r32_o_4;
wire [2:2] pc_gen_ctl_0_0_a2_2;
wire [1:0] muxa_ctl_o;
wire [31:1] r32_o_5;
wire [25:0] r32_o_6;
wire [31:0] dout_2_a;
wire [0:0] r32_o_7;
wire [31:4] c_a;
wire [20:20] res_2_0_o3;
wire [4:0] alu_func_o;
wire [27:7] c_0;
wire [15:1] res_2;
wire [18:18] res_2_0_a2_0_0_a2_0_0_o2_i_o3;
wire [12:3] c_1_Z;
wire [52:26] hilo;
wire [4:1] alu_out_0_a2;
wire [0:0] wb_we_o_0;
wire [1:0] rd_sel_o;
wire [4:0] r5_o_0;
wire [4:0] r5_o_1;
wire NET21531_i ;
wire riack ;
wire m75 ;
wire un17_mux_fw_NE ;
wire un17_mux_fw_NE_0 ;
wire un30_mux_fw ;
wire un32_mux_fw ;
wire un1_pc_add31 ;
wire un1_pc_add30 ;
wire un1_pc_add29 ;
wire un1_pc_add28 ;
wire un1_pc_add27 ;
wire un1_pc_add26 ;
wire un1_pc_add25 ;
wire un1_pc_add24 ;
wire un1_pc_add23 ;
wire un1_pc_add22 ;
wire un1_pc_add21 ;
wire un1_pc_add20 ;
wire un1_pc_add19 ;
wire un1_pc_add18 ;
wire un1_pc_add17 ;
wire un1_pc_add16 ;
wire un1_pc_add15 ;
wire un1_pc_add14 ;
wire un1_pc_add13 ;
wire un1_pc_add1 ;
wire un1_pc_add0 ;
wire NET1572_i_i ;
wire fsm_dly_2_1_0_0_a2 ;
wire fsm_dly_1_1_0_0_a2 ;
wire fsm_dly_1_1_0_0 ;
wire fsm_dly_2_1_0_0 ;
wire fsm_dly_0_1_0_0 ;
wire NET1606_i ;
wire NET1640_i ;
wire un32_mux_fw_0 ;
wire un17_mux_fw_NE_1 ;
wire mux_fw_1_2 ;
wire un11_res_0_a2_0_a2 ;
wire m17 ;
wire m263 ;
wire m245 ;
wire m248 ;
wire m22 ;
wire m305 ;
wire alu_out_sn_m14_0_0_a4_0 ;
wire alu_out_sn_m14_0_0 ;
wire m491 ;
wire m447 ;
wire m489 ;
wire m467 ;
wire m456 ;
wire m403 ;
wire m332 ;
wire m329 ;
wire m318 ;
wire m315 ;
wire m276 ;
wire m273 ;
wire m514 ;
wire m437 ;
wire m426 ;
wire m393 ;
wire m382 ;
wire m371 ;
wire m360 ;
wire m347 ;
wire m291 ;
wire m231 ;
wire m212 ;
wire m174 ;
wire m147 ;
wire m119 ;
wire un1_a_add3 ;
wire un1_a_add4 ;
wire un1_a_add5 ;
wire un1_a_add6 ;
wire un1_a_add10 ;
wire un1_a_add28 ;
wire un1_a_add31 ;
wire m133 ;
wire m113 ;
wire m97 ;
wire m92 ;
wire m82 ;
wire m62 ;
wire m57 ;
wire m47 ;
wire m42 ;
wire m37 ;
wire m32 ;
wire m27 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @14:112
  cyclone_lcell NET21531 (
	.combout(NET21531_i),
	.dataa(riack),
	.datab(CurrState[4]),
	.datac(CurrState[3]),
	.datad(CurrState[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam NET21531.operation_mode="normal";
defparam NET21531.output_mode="comb_only";
defparam NET21531.lut_mask="0031";
defparam NET21531.synch_mode="off";
defparam NET21531.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_3_ (
	.combout(cop_addr_o_i_m[3]),
	.dataa(r32_o_3),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_3_.operation_mode="normal";
defparam cop_addr_o_i_m_3_.output_mode="comb_only";
defparam cop_addr_o_i_m_3_.lut_mask="0400";
defparam cop_addr_o_i_m_3_.synch_mode="off";
defparam cop_addr_o_i_m_3_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_4_ (
	.combout(cop_addr_o_i_m[4]),
	.dataa(r32_o_4_d0),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_4_.operation_mode="normal";
defparam cop_addr_o_i_m_4_.output_mode="comb_only";
defparam cop_addr_o_i_m_4_.lut_mask="0400";
defparam cop_addr_o_i_m_4_.synch_mode="off";
defparam cop_addr_o_i_m_4_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_5_ (
	.combout(cop_addr_o_i_m[5]),
	.dataa(muxb_ctl_o[0]),
	.datab(muxb_ctl_o[1]),
	.datac(r32_o_5_d0),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_5_.operation_mode="normal";
defparam cop_addr_o_i_m_5_.output_mode="comb_only";
defparam cop_addr_o_i_m_5_.lut_mask="0200";
defparam cop_addr_o_i_m_5_.synch_mode="off";
defparam cop_addr_o_i_m_5_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_6_ (
	.combout(cop_addr_o_i_m[6]),
	.dataa(r32_o_6_d0),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_6_.operation_mode="normal";
defparam cop_addr_o_i_m_6_.output_mode="comb_only";
defparam cop_addr_o_i_m_6_.lut_mask="0400";
defparam cop_addr_o_i_m_6_.synch_mode="off";
defparam cop_addr_o_i_m_6_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_7_ (
	.combout(cop_addr_o_i_m[7]),
	.dataa(r32_o_7_d0),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_7_.operation_mode="normal";
defparam cop_addr_o_i_m_7_.output_mode="comb_only";
defparam cop_addr_o_i_m_7_.lut_mask="0400";
defparam cop_addr_o_i_m_7_.synch_mode="off";
defparam cop_addr_o_i_m_7_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_8_ (
	.combout(cop_addr_o_i_m[8]),
	.dataa(r32_o_8_d0),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_8_.operation_mode="normal";
defparam cop_addr_o_i_m_8_.output_mode="comb_only";
defparam cop_addr_o_i_m_8_.lut_mask="0400";
defparam cop_addr_o_i_m_8_.synch_mode="off";
defparam cop_addr_o_i_m_8_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_9_ (
	.combout(cop_addr_o_i_m[9]),
	.dataa(r32_o_9),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_9_.operation_mode="normal";
defparam cop_addr_o_i_m_9_.output_mode="comb_only";
defparam cop_addr_o_i_m_9_.lut_mask="0400";
defparam cop_addr_o_i_m_9_.synch_mode="off";
defparam cop_addr_o_i_m_9_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_10_ (
	.combout(cop_addr_o_i_m[10]),
	.dataa(r32_o_10),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_10_.operation_mode="normal";
defparam cop_addr_o_i_m_10_.output_mode="comb_only";
defparam cop_addr_o_i_m_10_.lut_mask="0400";
defparam cop_addr_o_i_m_10_.synch_mode="off";
defparam cop_addr_o_i_m_10_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_11_ (
	.combout(cop_addr_o_i_m[11]),
	.dataa(r32_o_11),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_11_.operation_mode="normal";
defparam cop_addr_o_i_m_11_.output_mode="comb_only";
defparam cop_addr_o_i_m_11_.lut_mask="0400";
defparam cop_addr_o_i_m_11_.synch_mode="off";
defparam cop_addr_o_i_m_11_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_12_ (
	.combout(cop_addr_o_i_m[12]),
	.dataa(r32_o_12),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_12_.operation_mode="normal";
defparam cop_addr_o_i_m_12_.output_mode="comb_only";
defparam cop_addr_o_i_m_12_.lut_mask="0400";
defparam cop_addr_o_i_m_12_.synch_mode="off";
defparam cop_addr_o_i_m_12_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_13_ (
	.combout(cop_addr_o_i_m[13]),
	.dataa(r32_o_13),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_13_.operation_mode="normal";
defparam cop_addr_o_i_m_13_.output_mode="comb_only";
defparam cop_addr_o_i_m_13_.lut_mask="0400";
defparam cop_addr_o_i_m_13_.synch_mode="off";
defparam cop_addr_o_i_m_13_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_14_ (
	.combout(cop_addr_o_i_m[14]),
	.dataa(r32_o[14]),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_14_.operation_mode="normal";
defparam cop_addr_o_i_m_14_.output_mode="comb_only";
defparam cop_addr_o_i_m_14_.lut_mask="0400";
defparam cop_addr_o_i_m_14_.synch_mode="off";
defparam cop_addr_o_i_m_14_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_15_ (
	.combout(cop_addr_o_i_m[15]),
	.dataa(r32_o_15),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_15_.operation_mode="normal";
defparam cop_addr_o_i_m_15_.output_mode="comb_only";
defparam cop_addr_o_i_m_15_.lut_mask="0400";
defparam cop_addr_o_i_m_15_.synch_mode="off";
defparam cop_addr_o_i_m_15_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_16_ (
	.combout(cop_addr_o_i_m[16]),
	.dataa(r32_o_16),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_16_.operation_mode="normal";
defparam cop_addr_o_i_m_16_.output_mode="comb_only";
defparam cop_addr_o_i_m_16_.lut_mask="0400";
defparam cop_addr_o_i_m_16_.synch_mode="off";
defparam cop_addr_o_i_m_16_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_17_ (
	.combout(cop_addr_o_i_m[17]),
	.dataa(r32_o_17),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_17_.operation_mode="normal";
defparam cop_addr_o_i_m_17_.output_mode="comb_only";
defparam cop_addr_o_i_m_17_.lut_mask="0400";
defparam cop_addr_o_i_m_17_.synch_mode="off";
defparam cop_addr_o_i_m_17_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_18_ (
	.combout(cop_addr_o_i_m[18]),
	.dataa(r32_o_18),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_18_.operation_mode="normal";
defparam cop_addr_o_i_m_18_.output_mode="comb_only";
defparam cop_addr_o_i_m_18_.lut_mask="0400";
defparam cop_addr_o_i_m_18_.synch_mode="off";
defparam cop_addr_o_i_m_18_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_19_ (
	.combout(cop_addr_o_i_m[19]),
	.dataa(r32_o_19),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_19_.operation_mode="normal";
defparam cop_addr_o_i_m_19_.output_mode="comb_only";
defparam cop_addr_o_i_m_19_.lut_mask="0400";
defparam cop_addr_o_i_m_19_.synch_mode="off";
defparam cop_addr_o_i_m_19_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_20_ (
	.combout(cop_addr_o_i_m[20]),
	.dataa(r32_o_20),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_20_.operation_mode="normal";
defparam cop_addr_o_i_m_20_.output_mode="comb_only";
defparam cop_addr_o_i_m_20_.lut_mask="0400";
defparam cop_addr_o_i_m_20_.synch_mode="off";
defparam cop_addr_o_i_m_20_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_21_ (
	.combout(cop_addr_o_i_m[21]),
	.dataa(r32_o_21),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_21_.operation_mode="normal";
defparam cop_addr_o_i_m_21_.output_mode="comb_only";
defparam cop_addr_o_i_m_21_.lut_mask="0400";
defparam cop_addr_o_i_m_21_.synch_mode="off";
defparam cop_addr_o_i_m_21_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_22_ (
	.combout(cop_addr_o_i_m[22]),
	.dataa(r32_o_22),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_22_.operation_mode="normal";
defparam cop_addr_o_i_m_22_.output_mode="comb_only";
defparam cop_addr_o_i_m_22_.lut_mask="0400";
defparam cop_addr_o_i_m_22_.synch_mode="off";
defparam cop_addr_o_i_m_22_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_23_ (
	.combout(cop_addr_o_i_m[23]),
	.dataa(r32_o_23),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_23_.operation_mode="normal";
defparam cop_addr_o_i_m_23_.output_mode="comb_only";
defparam cop_addr_o_i_m_23_.lut_mask="0400";
defparam cop_addr_o_i_m_23_.synch_mode="off";
defparam cop_addr_o_i_m_23_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_24_ (
	.combout(cop_addr_o_i_m[24]),
	.dataa(r32_o_24),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_24_.operation_mode="normal";
defparam cop_addr_o_i_m_24_.output_mode="comb_only";
defparam cop_addr_o_i_m_24_.lut_mask="0400";
defparam cop_addr_o_i_m_24_.synch_mode="off";
defparam cop_addr_o_i_m_24_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_25_ (
	.combout(cop_addr_o_i_m[25]),
	.dataa(r32_o_25),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_25_.operation_mode="normal";
defparam cop_addr_o_i_m_25_.output_mode="comb_only";
defparam cop_addr_o_i_m_25_.lut_mask="0400";
defparam cop_addr_o_i_m_25_.synch_mode="off";
defparam cop_addr_o_i_m_25_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_26_ (
	.combout(cop_addr_o_i_m[26]),
	.dataa(r32_o_26),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_26_.operation_mode="normal";
defparam cop_addr_o_i_m_26_.output_mode="comb_only";
defparam cop_addr_o_i_m_26_.lut_mask="0400";
defparam cop_addr_o_i_m_26_.synch_mode="off";
defparam cop_addr_o_i_m_26_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_27_ (
	.combout(cop_addr_o_i_m[27]),
	.dataa(r32_o_27),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_27_.operation_mode="normal";
defparam cop_addr_o_i_m_27_.output_mode="comb_only";
defparam cop_addr_o_i_m_27_.lut_mask="0400";
defparam cop_addr_o_i_m_27_.synch_mode="off";
defparam cop_addr_o_i_m_27_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_28_ (
	.combout(cop_addr_o_i_m[28]),
	.dataa(r32_o_28),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_28_.operation_mode="normal";
defparam cop_addr_o_i_m_28_.output_mode="comb_only";
defparam cop_addr_o_i_m_28_.lut_mask="0400";
defparam cop_addr_o_i_m_28_.synch_mode="off";
defparam cop_addr_o_i_m_28_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_29_ (
	.combout(cop_addr_o_i_m[29]),
	.dataa(r32_o_29),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_29_.operation_mode="normal";
defparam cop_addr_o_i_m_29_.output_mode="comb_only";
defparam cop_addr_o_i_m_29_.lut_mask="0400";
defparam cop_addr_o_i_m_29_.synch_mode="off";
defparam cop_addr_o_i_m_29_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_30_ (
	.combout(cop_addr_o_i_m_27),
	.dataa(r32_o_30),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_30_.operation_mode="normal";
defparam cop_addr_o_i_m_30_.output_mode="comb_only";
defparam cop_addr_o_i_m_30_.lut_mask="0400";
defparam cop_addr_o_i_m_30_.synch_mode="off";
defparam cop_addr_o_i_m_30_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell cop_addr_o_i_m_31_ (
	.combout(cop_addr_o_i_m_28),
	.dataa(r32_o_31),
	.datab(muxb_ctl_o[0]),
	.datac(muxb_ctl_o[1]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_o_i_m_31_.operation_mode="normal";
defparam cop_addr_o_i_m_31_.output_mode="comb_only";
defparam cop_addr_o_i_m_31_.lut_mask="0400";
defparam cop_addr_o_i_m_31_.synch_mode="off";
defparam cop_addr_o_i_m_31_.sum_lutc_input="datac";
// @14:99
  mem_module MEM_CTL (
	.dout_0_0_a_23(dout_0_0_a[23]),
	.dout_0_0_a_31(dout_0_0_a[31]),
	.dout_0_0_a_15(dout_0_0_a[15]),
	.dout_0_0_a_0(dout_0_0_a[0]),
	.dout_0_0_a_14(dout_0_0_a[14]),
	.dout_0_0_a_13(dout_0_0_a[13]),
	.dout_0_0_a_12(dout_0_0_a[12]),
	.dout_0_0_a_10(dout_0_0_a[10]),
	.dout_0_0_a_8(dout_0_0_a[8]),
	.dout_0_0_a_6(dout_0_0_a[6]),
	.dout_0_0_a_5(dout_0_0_a[5]),
	.dout_0_0_a_4(dout_0_0_a[4]),
	.dout_0_0_a_2(dout_0_0_a[2]),
	.r32_o_0(r32_o_0),
	.r32_o_1(r32_o_1),
	.dout_0_0_o6_0_0(dout_0_0_o6_0[7]),
	.dout_0_0_o6_0(dout_0_0_o6[7]),
	.dout_0_0_1_0(dout_0_0_1[7]),
	.dout_0_0_1_8(dout_0_0_1[15]),
	.dout_0_0_a2_1_0(dout_0_0_a2_1[7]),
	.dout_0_0_a2_1_1(dout_0_0_a2_1[8]),
	.data2core_7(data2core_7),
	.data2core_15(data2core_15),
	.data2core_23(data2core_23),
	.data2core_31(data2core_31),
	.data2core_16(data2core_16),
	.data2core_8(data2core_8),
	.data2core_14(data2core_14),
	.data2core_13(data2core_13),
	.data2core_12(data2core_12),
	.data2core_11(data2core_11),
	.data2core_10(data2core_10),
	.data2core_9(data2core_9),
	.data2core_22(data2core_22),
	.data2core_21(data2core_21),
	.data2core_20(data2core_20),
	.data2core_19(data2core_19),
	.data2core_18(data2core_18),
	.data2core_17(data2core_17),
	.data2core_0(data2core_0),
	.data2core_1(data2core_1),
	.data2core_2(data2core_2),
	.data2core_3(data2core_3),
	.data2core_4(data2core_4),
	.data2core_5(data2core_5),
	.data2core_6(data2core_6),
	.dout_0_0_a2_0(dout_0_0_a2[15]),
	.dout_0_0_0_0(dout_0_0_0[23]),
	.dout_0_0_0_8(dout_0_0_0[31]),
	.dout_0_0_a6_16(dout_0_0_a6[16]),
	.dout_0_0_a6_0_d0(dout_0_0_a6[0]),
	.dout_0_0_a6_2(dout_0_0_a6[2]),
	.dout_0_0_a6_4(dout_0_0_a6[4]),
	.dout_0_0_a6_5(dout_0_0_a6[5]),
	.dout_0_0_a6_6(dout_0_0_a6[6]),
	.dout_0_0_a6_0_0_d0(dout_0_0_a6_0[8]),
	.dout_0_0_a6_0_15(dout_0_0_a6_0[23]),
	.dout_0_0_a2_0_0(dout_0_0_a2_0[0]),
	.dout_0_0_a2_0_8(dout_0_0_a2_0[8]),
	.dout_0_0_a6_1_0(dout_0_0_a6_1[7]),
	.dout_0_a_10(dout_0_a[11]),
	.dout_0_a_8(dout_0_a[9]),
	.dout_0_a_2(dout_0_a[3]),
	.dout_0_a_0(dout_0_a[1]),
	.dout_0_0_a6_0_0_0(dout_0_0_a6_0_0[15]),
	.dout_0_a6_0(dout_0_a6[1]),
	.dout_0_a6_2(dout_0_a6[3]),
	.dout_1_2_0(dout_1_2_0),
	.dout_1_2_3(dout_1_2_3),
	.dout_1_2_5(dout_1_2_5),
	.dout_1_2_1(dout_1_2_1),
	.dout_1_2_2(dout_1_2_2),
	.dout_1_2_4(dout_1_2_4),
	.dout_1_2_6(dout_1_2_6),
	.dout_1_2_7(dout_1_2_7),
	.dout_2_0(dout_2_0),
	.dout_2_8(dout_2_Z[8]),
	.dout_2_3(dout_2_3),
	.dout_2_11(dout_2_Z[11]),
	.dout_2_5(dout_2_5),
	.dout_2_13(dout_2_Z[13]),
	.dout_2_1(dout_2_1),
	.dout_2_25(dout_2_Z[25]),
	.dout_2_9(dout_2_Z[9]),
	.dout_2_2(dout_2_2),
	.dout_2_26(dout_2_Z[26]),
	.dout_2_10(dout_2_Z[10]),
	.dout_2_4(dout_2_4),
	.dout_2_28(dout_2_Z[28]),
	.dout_2_12(dout_2_Z[12]),
	.dout_2_6(dout_2_6),
	.dout_2_30(dout_2_Z[30]),
	.dout_2_14(dout_2_Z[14]),
	.dout_2_7(dout_2_7),
	.dout_2_31(dout_2_Z[31]),
	.dout_2_15(dout_2_Z[15]),
	.dout_2_23(dout_2_Z[23]),
	.dout_2_22(dout_2_Z[22]),
	.dout_2_21(dout_2_Z[21]),
	.dout_2_20(dout_2_Z[20]),
	.dout_2_19(dout_2_Z[19]),
	.dout_2_18(dout_2_Z[18]),
	.dout_2_17(dout_2_Z[17]),
	.dout_2_16(dout_2_Z[16]),
	.dout_2_i_0(dout_2_i[24]),
	.dout_2_i_3(dout_2_i[27]),
	.dout_2_i_5(dout_2_i[29]),
	.dout_1_15(dout_1_15),
	.dout_1_14(dout_1_14),
	.dout_1_13(dout_1_13),
	.dout_1_12(dout_1_12),
	.dout_1_11(dout_1_11),
	.dout_1_10(dout_1_10),
	.dout_1_9(dout_1_9),
	.dout_1_8(dout_1_8),
	.dout_1_7(dout_1_7),
	.dout_1_6(dout_1_6),
	.dout_1_5(dout_1_5),
	.dout_1_4(dout_1_4),
	.dout_1_3(dout_1_3),
	.dout_1_2(dout_1_2),
	.dout_1_1(dout_1_1),
	.dout_1_0(dout_1_0),
	.wr_en_0_0_0(wr_en_0_0_0),
	.wr_en_0_0_1(wr_en_0_0_1),
	.wr_en_0_0_2(wr_en_0_0_2),
	.wr_en_0_0_3(wr_en_0_0_3),
	.c_4_0(c_4_Z[0]),
	.dmem_ctl_o_3(dmem_ctl_o[3]),
	.dmem_ctl_o_2(dmem_ctl_o[2]),
	.dmem_ctl_o_1(dmem_ctl_o[1]),
	.dmem_ctl_o_0(dmem_ctl_o[0]),
	.c_0(c[1]),
	.c_30(c[31]),
	.m75(m75),
	.CLK(CLK)
);
// @14:114
  rf_stage iRF_stage (
	.cop_addr_m_0_10(cop_addr_m_0_10),
	.cop_addr_m_0_15(cop_addr_m_0_15),
	.cop_addr_m_0_14(cop_addr_m_0_14),
	.cop_addr_m_0_13(cop_addr_m_0_13),
	.cop_addr_m_0_17(cop_addr_m_0_17),
	.cop_addr_m_0_16(cop_addr_m_0_16),
	.cop_addr_m_0_0(cop_addr_m_0_0),
	.cop_addr_m_0_2(cop_addr_m_0_2),
	.cop_addr_m_0_5(cop_addr_m_0_5),
	.cop_addr_m_0_9(cop_addr_m_0_9),
	.dout_iv_1_0_24(dout_iv_1[24]),
	.dout_iv_1_0_9(dout_iv_1[9]),
	.dout_iv_1_0_16(dout_iv_1[16]),
	.dout_iv_1_0_3(dout_iv_1[3]),
	.dout_iv_1_0_6(dout_iv_1[6]),
	.dout_iv_1_0_5(dout_iv_1[5]),
	.dout_iv_1_0_10(dout_iv_1[10]),
	.dout_iv_1_0_17(dout_iv_1_17),
	.dout_iv_1_0_11(dout_iv_1_11),
	.dout_iv_1_0_1(dout_iv_1_1),
	.dout_iv_1_0_14(dout_iv_1_14),
	.dout_iv_1_0_2(dout_iv_1_2),
	.dout_iv_1_0_20(dout_iv_1_20),
	.dout_iv_1_0_19(dout_iv_1_19),
	.dout_iv_1_0_21(dout_iv_1[21]),
	.dout_iv_1_0_4(dout_iv_1[4]),
	.dout_iv_1_0_7(dout_iv_1[7]),
	.dout_iv_1_0_12(dout_iv_1[12]),
	.dout_iv_1_0_0(dout_iv_1[0]),
	.dout_iv_1_0_8(dout_iv_1_8),
	.dout_iv_1_0_25(dout_iv_1_25),
	.cop_addr_m_0(cop_addr_m_0),
	.dout_iv_a_10(dout_iv_a[23]),
	.dout_iv_a_15(dout_iv_a[28]),
	.dout_iv_a_14(dout_iv_a[27]),
	.dout_iv_a_13(dout_iv_a[26]),
	.dout_iv_a_17(dout_iv_a[30]),
	.dout_iv_a_16(dout_iv_a[29]),
	.dout_iv_a_0(dout_iv_a[13]),
	.dout_iv_a_2(dout_iv_a[15]),
	.dout_iv_a_5(dout_iv_a[18]),
	.dout_iv_a_9(dout_iv_a[22]),
	.dout_iv_a_18(dout_iv_a[31]),
	.r32_o_4_7(r32_o_7_d0),
	.r32_o_4_12(r32_o_12),
	.r32_o_4_22(r32_o_22),
	.r32_o_4_8(r32_o_8_d0),
	.r32_o_4_10(r32_o_10),
	.r32_o_4_11(r32_o_11),
	.r32_o_4_6(r32_o_6_d0),
	.r32_o_4_24(r32_o_24),
	.r32_o_4_2(r32_o_2),
	.r32_o_4_21(r32_o_21),
	.r32_o_4_9(r32_o_9),
	.r32_o_4_15(r32_o_15),
	.r32_o_4_14(r32_o[14]),
	.r32_o_4_3(r32_o_3),
	.r32_o_4_19(r32_o_19),
	.r32_o_4_13(r32_o_13),
	.r32_o_4_0(r32_o_0),
	.r32_o_4_18(r32_o_18),
	.r32_o_4_1(r32_o_1),
	.r32_o_4_25(r32_o_25),
	.r32_o_4_17(r32_o_17),
	.r32_o_4_5(r32_o_5_d0),
	.r32_o_4_23(r32_o_23),
	.r32_o_4_4(r32_o_4_d0),
	.r32_o_4_16(r32_o_16),
	.r32_o_4_20(r32_o_20),
	.r5_o_4(r5_o[4]),
	.r5_o_3(r5_o[3]),
	.r5_o_2(r5_o[2]),
	.r5_o_1(r5_o[1]),
	.r5_o_0(r5_o[0]),
	.dout_31(dout_31),
	.dout_30(dout_30),
	.dout_29(dout_29),
	.dout_28(dout_28),
	.dout_27(dout_27),
	.dout_26(dout_26),
	.dout_25(dout_25),
	.dout_24(dout_24),
	.dout_23(dout_23),
	.dout_22(dout_22),
	.dout_21(dout_21),
	.dout_20(dout_20),
	.dout_19(dout_19),
	.dout_18(dout_18),
	.dout_17(dout_17),
	.dout_16(dout_16),
	.dout_15(dout_15),
	.dout_14(dout_14),
	.dout_13(dout_13),
	.dout_12(dout_12),
	.dout_11(dout_11),
	.dout_10(dout_10),
	.dout_9(dout_9),
	.dout_8(dout_8),
	.dout_7(dout_7),
	.dout_6(dout_6),
	.dout_5(dout_5),
	.dout_4(dout_4),
	.dout_3(dout_3),
	.dout_2(dout_2),
	.dout_1(dout_1),
	.dout_0(dout_0),
	.r32_o_3_31(r32_o_31),
	.r32_o_3_27(r32_o_27),
	.r32_o_3_29(r32_o_29),
	.r32_o_3_28(r32_o_28),
	.r32_o_3_30(r32_o_30),
	.r32_o_3_26(r32_o_26),
	.r32_o_3_25(r32_o_0_Z[25]),
	.r32_o_3_24(r32_o_0_Z[24]),
	.r32_o_3_23(r32_o_0_Z[23]),
	.r32_o_3_22(r32_o_0_Z[22]),
	.r32_o_3_21(r32_o_0_Z[21]),
	.r32_o_3_20(r32_o_0_Z[20]),
	.r32_o_3_19(r32_o_0_Z[19]),
	.r32_o_3_18(r32_o_0_Z[18]),
	.r32_o_3_17(r32_o_0_Z[17]),
	.r32_o_3_16(r32_o_0_Z[16]),
	.r32_o_3_15(r32_o_0_Z[15]),
	.r32_o_3_14(r32_o_0_Z[14]),
	.r32_o_3_13(r32_o_0_Z[13]),
	.r32_o_3_12(r32_o_0_Z[12]),
	.r32_o_3_11(r32_o_0_Z[11]),
	.r32_o_3_10(r32_o_0_Z[10]),
	.r32_o_3_9(r32_o_0_Z[9]),
	.r32_o_3_8(r32_o_0_Z[8]),
	.r32_o_3_7(r32_o_0_Z[7]),
	.r32_o_3_6(r32_o_0_Z[6]),
	.r32_o_3_5(r32_o_0_Z[5]),
	.r32_o_3_4(r32_o_0_Z[4]),
	.r32_o_3_3(r32_o_0_Z[3]),
	.r32_o_3_2(r32_o_0_Z[2]),
	.r32_o_3_1(r32_o_0_Z[1]),
	.r32_o_3_0(r32_o_0_Z[0]),
	.r32_o_2_31(r32_o_0_Z[31]),
	.r32_o_2_30(r32_o_0_Z[30]),
	.r32_o_2_29(r32_o_0_Z[29]),
	.r32_o_2_28(r32_o_0_Z[28]),
	.r32_o_2_27(r32_o_0_Z[27]),
	.r32_o_2_26(r32_o_0_Z[26]),
	.r32_o_2_25(r32_o_1_Z[25]),
	.r32_o_2_24(r32_o_1_Z[24]),
	.r32_o_2_23(r32_o_1_Z[23]),
	.r32_o_2_22(r32_o_1_Z[22]),
	.r32_o_2_21(r32_o_1_Z[21]),
	.r32_o_2_20(r32_o_1_Z[20]),
	.r32_o_2_19(r32_o_1_Z[19]),
	.r32_o_2_18(r32_o_1_Z[18]),
	.r32_o_2_17(r32_o_1_Z[17]),
	.r32_o_2_16(r32_o_1_Z[16]),
	.r32_o_2_15(r32_o_1_Z[15]),
	.r32_o_2_14(r32_o_1_Z[14]),
	.r32_o_2_13(r32_o_1_Z[13]),
	.r32_o_2_12(r32_o_1_Z[12]),
	.r32_o_2_11(r32_o_1_Z[11]),
	.r32_o_2_10(r32_o_1_Z[10]),
	.r32_o_2_9(r32_o_1_Z[9]),
	.r32_o_2_8(r32_o_1_Z[8]),
	.r32_o_2_7(r32_o_1_Z[7]),
	.r32_o_2_6(r32_o_1_Z[6]),
	.r32_o_2_5(r32_o_1_Z[5]),
	.r32_o_2_4(r32_o_1_Z[4]),
	.r32_o_2_3(r32_o_1_Z[3]),
	.r32_o_2_2(r32_o_1_Z[2]),
	.r32_o_2_1(r32_o_1_Z[1]),
	.r32_o_2_0(r32_o_1_Z[0]),
	.wb_mux_ctl_o_0(wb_mux_ctl_o[0]),
	.wb_we_o_0(wb_we_o[0]),
	.ext_ctl_o_0(ext_ctl_o[0]),
	.ext_ctl_o_2(ext_ctl_o[2]),
	.ext_ctl_o_1(ext_ctl_o[1]),
	.res_5_0_o4_0(res_5_0_o4[3]),
	.res_5_0_a2_0(res_5_0_a2[2]),
	.res_5_0_a2_16(res_5_0_a2[18]),
	.res_5_0_m2_0_0(res_5_0_m2_0[4]),
	.wb_o_30(wb_o_30),
	.wb_o_29(wb_o_29),
	.wb_o_28(wb_o[28]),
	.wb_o_27(wb_o_27),
	.wb_o_26(wb_o_26),
	.wb_o_24(wb_o_24),
	.wb_o_23(wb_o[23]),
	.wb_o_22(wb_o[22]),
	.wb_o_20(wb_o_20),
	.wb_o_19(wb_o_19),
	.wb_o_18(wb_o[18]),
	.wb_o_17(wb_o_17),
	.wb_o_16(wb_o[16]),
	.wb_o_15(wb_o[15]),
	.wb_o_14(wb_o_14),
	.wb_o_13(wb_o_13),
	.wb_o_11(wb_o_11),
	.wb_o_10(wb_o_10),
	.wb_o_9(wb_o_9),
	.wb_o_6(wb_o[6]),
	.wb_o_5(wb_o[5]),
	.wb_o_3(wb_o[3]),
	.wb_o_2(wb_o_2),
	.wb_o_1(wb_o_1),
	.wb_o_31(wb_o_31),
	.wb_o_21(wb_o[21]),
	.wb_o_7(wb_o[7]),
	.wb_o_25(wb_o_25),
	.wb_o_0(wb_o_0),
	.wb_o_4(wb_o[4]),
	.wb_o_8(wb_o_8),
	.wb_o_12(wb_o[12]),
	.dout_iv_1_28(dout_iv_1[28]),
	.dout_iv_1_11(dout_iv_1_0[11]),
	.dout_iv_1_15(dout_iv_1[15]),
	.dout_iv_1_14(dout_iv_1_0[14]),
	.dout_iv_1_18(dout_iv_1[18]),
	.dout_iv_1_17(dout_iv_1_0[17]),
	.dout_iv_1_16(dout_iv_1_0[16]),
	.dout_iv_1_20(dout_iv_1_0[20]),
	.dout_iv_1_19(dout_iv_1_0[19]),
	.dout_iv_1_24(dout_iv_1_0[24]),
	.dout_iv_1_23(dout_iv_1[23]),
	.dout_iv_1_22(dout_iv_1[22]),
	.dout_iv_1_3(dout_iv_1_0[3]),
	.dout_iv_1_2(dout_iv_1_0[2]),
	.dout_iv_1_6(dout_iv_1_0[6]),
	.dout_iv_1_5(dout_iv_1_0[5]),
	.dout_iv_1_27(dout_iv_1_27),
	.dout_iv_1_10(dout_iv_1_0_10),
	.dout_iv_1_29(dout_iv_1_29),
	.dout_iv_1_30(dout_iv_1_30),
	.dout_iv_1_9(dout_iv_1_0_9),
	.dout_iv_1_26(dout_iv_1_26),
	.dout_iv_1_13(dout_iv_1_13),
	.dout_iv_1_1(dout_iv_1_0_1),
	.dout_iv_1_31(dout_iv_1[31]),
	.dout_iv_1_21(dout_iv_1_0[21]),
	.dout_iv_1_7(dout_iv_1_0[7]),
	.dout_iv_1_25(dout_iv_1_0[25]),
	.dout_iv_1_0(dout_iv_1_0_0),
	.dout_iv_1_4(dout_iv_1_0[4]),
	.dout_iv_1_8(dout_iv_1_0[8]),
	.dout_iv_1_12(dout_iv_1_0[12]),
	.dout_iv_0_1(dout_iv_1_d0),
	.dout_iv_0_9(dout_iv_9),
	.dout_iv_0_25(dout_iv_25),
	.dout_iv_0_13(dout_iv_13),
	.dout_iv_0_29(dout_iv_29),
	.dout_iv_0_26(dout_iv_26),
	.dout_iv_0_10(dout_iv_10),
	.dout_iv_0_27(dout_iv_27),
	.dout_iv_0_30(dout_iv_30),
	.dout_iv_0_8(dout_iv_8),
	.cmp_ctl_o_2(cmp_ctl_o[2]),
	.cmp_ctl_o_0(cmp_ctl_o[0]),
	.cmp_ctl_o_1(cmp_ctl_o[1]),
	.dout_iv_11(dout_iv_11),
	.dout_iv_19(dout_iv_19),
	.dout_iv_20(dout_iv_20),
	.dout_iv_2(dout_iv_2),
	.dout_iv_1_d0(dout_iv_0_0),
	.dout_iv_0_d0(dout_iv_0_d0),
	.dout_iv_14(dout_iv_14),
	.dout_iv_17(dout_iv_17),
	.pc_next_iv_a_23(pc_next_iv_a[26]),
	.pc_next_iv_a_24(pc_next_iv_a[27]),
	.pc_next_iv_a_20(pc_next_iv_a[23]),
	.pc_next_iv_a_10(pc_next_iv_a[13]),
	.pc_next_iv_a_12(pc_next_iv_a[15]),
	.pc_next_iv_a_8(pc_next_iv_a_8),
	.pc_next_iv_a_9(pc_next_iv_a_9),
	.pc_next_iv_a_5(pc_next_iv_a_5),
	.pc_next_iv_a_21(pc_next_iv_a[24]),
	.pc_next_iv_a_22(pc_next_iv_a[25]),
	.pc_next_iv_a_18(pc_next_iv_a[21]),
	.pc_next_iv_a_19(pc_next_iv_a[22]),
	.pc_next_iv_a_15(pc_next_iv_a[18]),
	.pc_next_iv_a_16(pc_next_iv_a[19]),
	.pc_next_iv_a_17(pc_next_iv_a[20]),
	.pc_next_iv_a_13(pc_next_iv_a[16]),
	.pc_next_iv_a_6(pc_next_iv_a_6),
	.pc_next_iv_a_7(pc_next_iv_a_7),
	.pc_next_iv_a_3(pc_next_iv_a_3),
	.pc_next_iv_a_4(pc_next_iv_a_4),
	.pc_next_iv_a_0(pc_next_iv_a_0),
	.pc_next_iv_a_1(pc_next_iv_a_1),
	.pc_next_iv_a_2(pc_next_iv_a_2),
	.pc_next_iv_a_11(pc_next_iv_a[14]),
	.pc_next_iv_a_14(pc_next_iv_a[17]),
	.pc_next_iv_a_25(pc_next_iv_a[28]),
	.pc_next_iv_a_26(pc_next_iv_a[29]),
	.pc_next_iv_a_27(pc_next_iv_a[30]),
	.pc_next_iv_a_28(pc_next_iv_a[31]),
	.r32_o_1_31(r32_o_1_Z[31]),
	.r32_o_1_30(r32_o_1_Z[30]),
	.r32_o_1_29(r32_o_1_Z[29]),
	.r32_o_1_28(r32_o_1_Z[28]),
	.r32_o_1_27(r32_o_1_Z[27]),
	.r32_o_1_26(r32_o_1_Z[26]),
	.r32_o_1_13(r32_o_2_Z[13]),
	.r32_o_1_14(r32_o_2_Z[14]),
	.r32_o_1_12(r32_o_2_Z[12]),
	.r32_o_1_8(r32_o_2_Z[8]),
	.r32_o_1_1(r32_o_2_Z[1]),
	.r32_o_1_9(r32_o_2_Z[9]),
	.r32_o_1_10(r32_o_2_Z[10]),
	.r32_o_1_24(r32_o_2_Z[24]),
	.r32_o_1_23(r32_o_2_Z[23]),
	.r32_o_1_22(r32_o_2_Z[22]),
	.r32_o_1_6(r32_o_2_Z[6]),
	.r32_o_1_20(r32_o_2_Z[20]),
	.r32_o_1_4(r32_o_2_Z[4]),
	.r32_o_1_18(r32_o_2_Z[18]),
	.r32_o_1_17(r32_o_2_Z[17]),
	.r32_o_1_5(r32_o_2_Z[5]),
	.r32_o_1_19(r32_o_2_Z[19]),
	.r32_o_1_7(r32_o_2_Z[7]),
	.r32_o_1_21(r32_o_2_Z[21]),
	.r32_o_1_16(r32_o_2_Z[16]),
	.r32_o_1_11(r32_o_2_Z[11]),
	.r32_o_1_25(r32_o_2_Z[25]),
	.r32_o_1_15(r32_o_2_Z[15]),
	.r32_o_1_0(r32_o_2_Z[0]),
	.r32_o_1_3(r32_o_2_Z[3]),
	.res_5_0_3(res_5_0[3]),
	.res_5_0_2(res_5_0[2]),
	.res_5_0_12(res_5_0[12]),
	.res_5_0_27(res_5_0[27]),
	.res_5_0_11(res_5_0[11]),
	.res_5_0_26(res_5_0[26]),
	.res_5_0_10(res_5_0[10]),
	.res_5_0_25(res_5_0[25]),
	.res_5_0_9(res_5_0[9]),
	.res_5_0_24(res_5_0[24]),
	.res_5_0_8(res_5_0[8]),
	.res_5_0_23(res_5_0[23]),
	.res_5_0_7(res_5_0[7]),
	.res_5_0_22(res_5_0[22]),
	.res_5_0_6(res_5_0[6]),
	.res_5_0_21(res_5_0[21]),
	.res_5_0_5(res_5_0[5]),
	.res_5_0_20(res_5_0[20]),
	.res_5_0_4(res_5_0[4]),
	.res_5_0_19(res_5_0[19]),
	.res_5_0_18(res_5_0[18]),
	.res_5_0_16(res_5_0[16]),
	.res_5_0_15(res_5_0[15]),
	.res_5_0_14(res_5_0[14]),
	.res_5_0_13(res_5_0[13]),
	.res_5_0_1(res_5_0[1]),
	.res_5_0_0(res_5_0[0]),
	.res_5_0_17(res_5_0[17]),
	.res_5_0_28(res_5_0[28]),
	.res_5_0_29(res_5_0[29]),
	.res_5_0_30(res_5_0[30]),
	.res_5_0_31(res_5_0[31]),
	.pc_next_iv_0_a_2(pc_next_iv_0_a_2),
	.pc_next_iv_0_a_1(pc_next_iv_0_a[1]),
	.pc_next_iv_0_a_0(pc_next_iv_0_a[0]),
	.pc_next_iv_0_9(pc_next_iv_0_9),
	.pc_next_iv_0_24(pc_next_iv_0[27]),
	.pc_next_iv_0_8(pc_next_iv_0_8),
	.pc_next_iv_0_23(pc_next_iv_0[26]),
	.pc_next_iv_0_7(pc_next_iv_0_7),
	.pc_next_iv_0_22(pc_next_iv_0[25]),
	.pc_next_iv_0_6(pc_next_iv_0_6),
	.pc_next_iv_0_21(pc_next_iv_0[24]),
	.pc_next_iv_0_5(pc_next_iv_0_5),
	.pc_next_iv_0_20(pc_next_iv_0[23]),
	.pc_next_iv_0_4(pc_next_iv_0_4),
	.pc_next_iv_0_19(pc_next_iv_0[22]),
	.pc_next_iv_0_3(pc_next_iv_0_3),
	.pc_next_iv_0_18(pc_next_iv_0[21]),
	.pc_next_iv_0_2(pc_next_iv_0_2),
	.pc_next_iv_0_17(pc_next_iv_0[20]),
	.pc_next_iv_0_1(pc_next_iv_0_1),
	.pc_next_iv_0_16(pc_next_iv_0[19]),
	.pc_next_iv_0_15(pc_next_iv_0[18]),
	.pc_next_iv_0_13(pc_next_iv_0[16]),
	.pc_next_iv_0_12(pc_next_iv_0[15]),
	.pc_next_iv_0_11(pc_next_iv_0[14]),
	.pc_next_iv_0_10(pc_next_iv_0[13]),
	.pc_next_iv_0_14(pc_next_iv_0[17]),
	.pc_next_iv_0_28(pc_next_iv_0[31]),
	.pc_next_iv_0_27(pc_next_iv_0[30]),
	.pc_next_iv_0_26(pc_next_iv_0[29]),
	.pc_next_iv_0_25(pc_next_iv_0[28]),
	.pc_next_iv_0_0(pc_next_iv_0_0_d0),
	.irq_addr_o_12(irq_addr_o_12),
	.irq_addr_o_27(irq_addr_o_27),
	.irq_addr_o_11(irq_addr_o_11),
	.irq_addr_o_26(irq_addr_o_26),
	.irq_addr_o_10(irq_addr_o_10),
	.irq_addr_o_25(irq_addr_o_25),
	.irq_addr_o_9(irq_addr_o_9),
	.irq_addr_o_24(irq_addr_o_24),
	.irq_addr_o_8(irq_addr_o_8),
	.irq_addr_o_23(irq_addr_o_23),
	.irq_addr_o_7(irq_addr_o_7),
	.irq_addr_o_22(irq_addr_o_22),
	.irq_addr_o_6(irq_addr_o_6),
	.irq_addr_o_21(irq_addr_o_21),
	.irq_addr_o_5(irq_addr_o_5),
	.irq_addr_o_20(irq_addr_o_20),
	.irq_addr_o_4(irq_addr_o_4),
	.irq_addr_o_19(irq_addr_o_19),
	.irq_addr_o_18(irq_addr_o_18),
	.irq_addr_o_16(irq_addr_o_16),
	.irq_addr_o_15(irq_addr_o_15),
	.irq_addr_o_14(irq_addr_o_14),
	.irq_addr_o_13(irq_addr_o_13),
	.irq_addr_o_1(irq_addr_o_1),
	.irq_addr_o_0(irq_addr_o_0),
	.irq_addr_o_17(irq_addr_o_17),
	.irq_addr_o_31(irq_addr_o_31),
	.irq_addr_o_30(irq_addr_o_30),
	.irq_addr_o_29(irq_addr_o_29),
	.irq_addr_o_28(irq_addr_o_28),
	.irq_addr_o_3(irq_addr_o_3),
	.irq_addr_o_2(irq_addr_o_2),
	.pc_next_iv_0_0_1(pc_next_iv_0_0[1]),
	.pc_next_iv_0_0_0(pc_next_iv_0_0[0]),
	.pc_next_iv_0_0_2(pc_next_iv_0_0_2),
	.pc_gen_ctl_o_0(pc_gen_ctl_o[0]),
	.pc_gen_ctl_o_2(pc_gen_ctl_o[2]),
	.pc_gen_ctl_o_1(pc_gen_ctl_o[1]),
	.res_5_0_a_2(res_5_0_a[2]),
	.res_5_0_a_26(res_5_0_a[26]),
	.res_5_0_a_25(res_5_0_a[25]),
	.res_5_0_a_24(res_5_0_a[24]),
	.res_5_0_a_22(res_5_0_a[22]),
	.res_5_0_a_20(res_5_0_a[20]),
	.res_5_0_a_19(res_5_0_a[19]),
	.res_5_0_a_21(res_5_0_a[21]),
	.res_5_0_a_23(res_5_0_a[23]),
	.res_5_0_a_18(res_5_0_a[18]),
	.res_5_0_a_27(res_5_0_a[27]),
	.res_5_0_a_16(res_5_0_a[16]),
	.res_5_0_a_1(res_5_0_a[1]),
	.res_5_0_a_0(res_5_0_a[0]),
	.res_5_0_a_4(res_5_0_a[4]),
	.res_5_0_a_17(res_5_0_a[17]),
	.res_5_0_a_5(res_5_0_a[5]),
	.res_5_0_0_0(res_5_0_0[3]),
	.r32_o_0_26(r32_o_2_Z[26]),
	.r32_o_0_27(r32_o_2_Z[27]),
	.r32_o_0_23(r32_o_3_Z[23]),
	.r32_o_0_13(r32_o_3_Z[13]),
	.r32_o_0_15(r32_o_3_Z[15]),
	.r32_o_0_11(r32_o_3_Z[11]),
	.r32_o_0_12(r32_o_3_Z[12]),
	.r32_o_0_8(r32_o_3_Z[8]),
	.r32_o_0_24(r32_o_3_Z[24]),
	.r32_o_0_25(r32_o_3_Z[25]),
	.r32_o_0_21(r32_o_3_Z[21]),
	.r32_o_0_22(r32_o_3_Z[22]),
	.r32_o_0_18(r32_o_3_Z[18]),
	.r32_o_0_19(r32_o_3_Z[19]),
	.r32_o_0_20(r32_o_3_Z[20]),
	.r32_o_0_16(r32_o_3_Z[16]),
	.r32_o_0_9(r32_o_3_Z[9]),
	.r32_o_0_10(r32_o_3_Z[10]),
	.r32_o_0_6(r32_o_3_Z[6]),
	.r32_o_0_7(r32_o_3_Z[7]),
	.r32_o_0_4(r32_o_3_Z[4]),
	.r32_o_0_5(r32_o_3_Z[5]),
	.r32_o_0_1(r32_o_3_Z[1]),
	.r32_o_0_0(r32_o_3_Z[0]),
	.r32_o_0_14(r32_o_3_Z[14]),
	.r32_o_0_17(r32_o_3_Z[17]),
	.r32_o_0_28(r32_o_2_Z[28]),
	.r32_o_0_29(r32_o_2_Z[29]),
	.r32_o_0_30(r32_o_2_Z[30]),
	.r32_o_0_31(r32_o_2_Z[31]),
	.r32_o_0_2(r32_o_2_Z[2]),
	.r32_o_0_3(r32_o_3_Z[3]),
	.r32_o_31(r32_o_3_Z[31]),
	.r32_o_30(r32_o_3_Z[30]),
	.r32_o_29(r32_o_3_Z[29]),
	.r32_o_28(r32_o_3_Z[28]),
	.r32_o_27(r32_o_3_Z[27]),
	.r32_o_26(r32_o_3_Z[26]),
	.r32_o_25(r32_o_4[25]),
	.r32_o_24(r32_o_4[24]),
	.r32_o_23(r32_o_4[23]),
	.r32_o_22(r32_o_4[22]),
	.r32_o_21(r32_o_4[21]),
	.r32_o_20(r32_o_4[20]),
	.r32_o_19(r32_o_4[19]),
	.r32_o_18(r32_o_4[18]),
	.r32_o_17(r32_o_4[17]),
	.r32_o_16(r32_o_4[16]),
	.r32_o_15(r32_o_4[15]),
	.r32_o_14(r32_o_4[14]),
	.r32_o_13(r32_o_4[13]),
	.r32_o_12(r32_o_4[12]),
	.r32_o_11(r32_o_4[11]),
	.r32_o_10(r32_o_4[10]),
	.r32_o_9(r32_o_4[9]),
	.r32_o_8(r32_o_4[8]),
	.r32_o_7(r32_o_4[7]),
	.r32_o_6(r32_o_4[6]),
	.r32_o_5(r32_o_4[5]),
	.r32_o_4(r32_o_4[4]),
	.r32_o_2(r32_o_3_Z[2]),
	.r32_o_1(r32_o_4[1]),
	.r32_o_0(r32_o_4[0]),
	.r32_o_3(r32_o_4[3]),
	.CurrState_1(CurrState[2]),
	.CurrState_3(CurrState[4]),
	.CurrState_2(CurrState[3]),
	.ins2core_1(ins2core_1),
	.ins2core_2(ins2core_2),
	.ins2core_5(ins2core_5),
	.ins2core_6(ins2core_6),
	.ins2core_9(ins2core_9),
	.ins2core_10(ins2core_10),
	.ins2core_13(ins2core_13),
	.ins2core_14(ins2core_14),
	.ins2core_17(ins2core_17),
	.ins2core_18(ins2core_18),
	.ins2core_21(ins2core_21),
	.ins2core_22(ins2core_22),
	.ins2core_25(ins2core_25),
	.ins2core_0(ins2core_0),
	.ins2core_3(ins2core_3),
	.ins2core_4(ins2core_4),
	.ins2core_7(ins2core_7),
	.ins2core_8(ins2core_8),
	.ins2core_11(ins2core_11),
	.ins2core_12(ins2core_12),
	.ins2core_15(ins2core_15),
	.ins2core_16(ins2core_16),
	.ins2core_19(ins2core_19),
	.ins2core_20(ins2core_20),
	.ins2core_24(ins2core_24),
	.ins2core_23(ins2core_23),
	.pc_gen_ctl_0_0_a2_2_0(pc_gen_ctl_0_0_a2_2[2]),
	.dout6_0_a2_0(dout6_0_a2),
	.un17_mux_fw_NE_0(un17_mux_fw_NE),
	.mux_fw_1_0(mux_fw_1_0),
	.mux_fw_1(mux_fw_1_1),
	.un17_mux_fw_NE(un17_mux_fw_NE_0),
	.un30_mux_fw(un30_mux_fw),
	.un32_mux_fw(un32_mux_fw),
	.dout6_0_a2(dout6_0_a2_0),
	.un1_pc_next37_0(un1_pc_next37_0),
	.un1_pc_add31(un1_pc_add31),
	.un1_pc_add30(un1_pc_add30),
	.un1_pc_add29(un1_pc_add29),
	.un1_pc_add28(un1_pc_add28),
	.un1_pc_add27(un1_pc_add27),
	.un1_pc_add26(un1_pc_add26),
	.un1_pc_add25(un1_pc_add25),
	.un1_pc_add24(un1_pc_add24),
	.un1_pc_add23(un1_pc_add23),
	.un1_pc_add22(un1_pc_add22),
	.un1_pc_add21(un1_pc_add21),
	.un1_pc_add20(un1_pc_add20),
	.un1_pc_add19(un1_pc_add19),
	.un1_pc_add18(un1_pc_add18),
	.un1_pc_add17(un1_pc_add17),
	.un1_pc_add16(un1_pc_add16),
	.un1_pc_add15(un1_pc_add15),
	.un1_pc_add14(un1_pc_add14),
	.un1_pc_add13(un1_pc_add13),
	.un1_pc_add12(un1_pc_add12),
	.un1_pc_add11(un1_pc_add11),
	.un1_pc_add10(un1_pc_add10),
	.un1_pc_add9(un1_pc_add9),
	.un1_pc_add8(un1_pc_add8),
	.un1_pc_add7(un1_pc_add7),
	.un1_pc_add6(un1_pc_add6),
	.un1_pc_add5(un1_pc_add5),
	.un1_pc_add4(un1_pc_add4),
	.un1_pc_add3(un1_pc_add3),
	.un1_pc_add2(un1_pc_add2),
	.un1_pc_add1(un1_pc_add1),
	.un1_pc_add0(un1_pc_add0),
	.NET1572_i_i(NET1572_i_i),
	.CLK(CLK),
	.fsm_dly_2_1_0_0_a2(fsm_dly_2_1_0_0_a2),
	.fsm_dly_1_1_0_0_a2(fsm_dly_1_1_0_0_a2),
	.rr_rst(rr_rst),
	.riack(riack),
	.irq_req_o(irq_req_o),
	.fsm_dly_1_1_0_0(fsm_dly_1_1_0_0),
	.fsm_dly_2_1_0_0(fsm_dly_2_1_0_0),
	.fsm_dly_0_1_0_0(fsm_dly_0_1_0_0),
	.NET1606_i(NET1606_i),
	.NET1640_i(NET1640_i)
);
// @14:150
  exec_stage iexec_stage (
	.muxb_ctl_o_0(muxb_ctl_o[0]),
	.muxb_ctl_o_1(muxb_ctl_o[1]),
	.wb_we_o_0(wb_we_o[0]),
	.muxa_ctl_o_1(muxa_ctl_o[1]),
	.muxa_ctl_o_0(muxa_ctl_o[0]),
	.r32_o_5_28(r32_o_3_Z[30]),
	.r32_o_5_26(r32_o_3_Z[28]),
	.r32_o_5_24(r32_o_3_Z[26]),
	.r32_o_5_20(r32_o_4[22]),
	.r32_o_5_18(r32_o_4[20]),
	.r32_o_5_16(r32_o_4[18]),
	.r32_o_5_14(r32_o_4[16]),
	.r32_o_5_12(r32_o_4[14]),
	.r32_o_5_10(r32_o_4[12]),
	.r32_o_5_8(r32_o_4[10]),
	.r32_o_5_6(r32_o_4[8]),
	.r32_o_5_4(r32_o_4[6]),
	.r32_o_5_2(r32_o_4[4]),
	.r32_o_5_29(r32_o_3_Z[31]),
	.r32_o_5_23(r32_o_4[25]),
	.r32_o_5_21(r32_o_4[23]),
	.r32_o_5_19(r32_o_4[21]),
	.r32_o_5_17(r32_o_4[19]),
	.r32_o_5_15(r32_o_4[17]),
	.r32_o_5_13(r32_o_4[15]),
	.r32_o_5_11(r32_o_4[13]),
	.r32_o_5_9(r32_o_4[11]),
	.r32_o_5_7(r32_o_4[9]),
	.r32_o_5_5(r32_o_4[7]),
	.r32_o_5_3(r32_o_4[5]),
	.r32_o_5_1(r32_o_3_Z[3]),
	.r32_o_5_0(r32_o_2_Z[2]),
	.r32_o_4_0(r32_o_5_0),
	.r32_o_4_24(r32_o_4[24]),
	.r32_o_4_1(r32_o_4[1]),
	.r32_o_4_29(r32_o_3_Z[29]),
	.r32_o_4_27(r32_o_3_Z[27]),
	.r32_o_4_4(r32_o_3_Z[4]),
	.r32_o_4_2(r32_o_4[2]),
	.r32_o_4_3(r32_o_5[3]),
	.r32_o_2_0(r32_o_3_Z[0]),
	.r32_o_2_1(r32_o_3_Z[1]),
	.r32_o_2_24(r32_o_5_24),
	.r32_o_2_27(r32_o_4_27),
	.r32_o_2_29(r32_o_4_29),
	.r32_o_2_5(r32_o_3_Z[5]),
	.r32_o_2_6(r32_o_3_Z[6]),
	.r32_o_2_7(r32_o_3_Z[7]),
	.r32_o_2_8(r32_o_3_Z[8]),
	.r32_o_2_9(r32_o_3_Z[9]),
	.r32_o_2_10(r32_o_3_Z[10]),
	.r32_o_2_11(r32_o_3_Z[11]),
	.r32_o_2_12(r32_o_3_Z[12]),
	.r32_o_2_13(r32_o_3_Z[13]),
	.r32_o_2_14(r32_o_3_Z[14]),
	.r32_o_2_15(r32_o_3_Z[15]),
	.r32_o_2_16(r32_o_3_Z[16]),
	.r32_o_2_17(r32_o_3_Z[17]),
	.r32_o_2_18(r32_o_3_Z[18]),
	.r32_o_2_19(r32_o_3_Z[19]),
	.r32_o_2_20(r32_o_3_Z[20]),
	.r32_o_2_21(r32_o_3_Z[21]),
	.r32_o_2_22(r32_o_3_Z[22]),
	.r32_o_2_23(r32_o_3_Z[23]),
	.r32_o_2_25(r32_o_3_Z[25]),
	.r32_o_2_26(r32_o_2_Z[26]),
	.r32_o_2_28(r32_o_2_Z[28]),
	.r32_o_2_30(r32_o_2_Z[30]),
	.r32_o_2_31(r32_o_2_Z[31]),
	.r32_o_2_4(r32_o_5_4),
	.r32_o_3_0(r32_o_4[0]),
	.r32_o_3_1(r32_o_5[1]),
	.r32_o_3_5(r32_o_5_5),
	.r32_o_3_6(r32_o_5_6),
	.r32_o_3_7(r32_o_5_7),
	.r32_o_3_8(r32_o_5_8),
	.r32_o_3_9(r32_o_5_9),
	.r32_o_3_10(r32_o_5_10),
	.r32_o_3_11(r32_o_5_11),
	.r32_o_3_12(r32_o_5_12),
	.r32_o_3_13(r32_o_5_13),
	.r32_o_3_14(r32_o_5_14),
	.r32_o_3_15(r32_o_5_15),
	.r32_o_3_16(r32_o_5_16),
	.r32_o_3_17(r32_o_5_17),
	.r32_o_3_18(r32_o_5_18),
	.r32_o_3_19(r32_o_5_19),
	.r32_o_3_20(r32_o_5_20),
	.r32_o_3_21(r32_o_5_21),
	.r32_o_3_22(r32_o_5_22),
	.r32_o_3_23(r32_o_5_23),
	.r32_o_3_25(r32_o_5_25),
	.r32_o_3_26(r32_o_4_26),
	.r32_o_3_28(r32_o_4_28),
	.r32_o_3_30(r32_o_4_30),
	.r32_o_3_31(r32_o_4_31),
	.r32_o_3_4(r32_o_6[4]),
	.r32_o_3_3(r32_o_6_3),
	.r32_o_3_2(r32_o_5[2]),
	.dout_2_a_0(dout_2_a[0]),
	.dout_2_a_1(dout_2_a[1]),
	.dout_2_a_2(dout_2_a[2]),
	.dout_2_a_3(dout_2_a[3]),
	.dout_2_a_5(dout_2_a[5]),
	.dout_2_a_6(dout_2_a[6]),
	.dout_2_a_7(dout_2_a[7]),
	.dout_2_a_8(dout_2_a[8]),
	.dout_2_a_9(dout_2_a[9]),
	.dout_2_a_10(dout_2_a[10]),
	.dout_2_a_11(dout_2_a[11]),
	.dout_2_a_12(dout_2_a[12]),
	.dout_2_a_13(dout_2_a[13]),
	.dout_2_a_14(dout_2_a[14]),
	.dout_2_a_15(dout_2_a[15]),
	.dout_2_a_16(dout_2_a[16]),
	.dout_2_a_17(dout_2_a[17]),
	.dout_2_a_18(dout_2_a[18]),
	.dout_2_a_19(dout_2_a[19]),
	.dout_2_a_20(dout_2_a[20]),
	.dout_2_a_21(dout_2_a[21]),
	.dout_2_a_22(dout_2_a[22]),
	.dout_2_a_23(dout_2_a[23]),
	.dout_2_a_25(dout_2_a[25]),
	.dout_2_a_26(dout_2_a[26]),
	.dout_2_a_28(dout_2_a[28]),
	.dout_2_a_30(dout_2_a[30]),
	.dout_2_a_31(dout_2_a[31]),
	.dout_2_a_4(dout_2_a[4]),
	.r32_o_1_0(r32_o_6[0]),
	.r32_o_1_1(r32_o_6[1]),
	.r32_o_1_24(r32_o_3_Z[24]),
	.r32_o_1_27(r32_o_2_Z[27]),
	.r32_o_1_29(r32_o_2_Z[29]),
	.r32_o_1_5(r32_o_6[5]),
	.r32_o_1_6(r32_o_6[6]),
	.r32_o_1_7(r32_o_6[7]),
	.r32_o_1_8(r32_o_6[8]),
	.r32_o_1_9(r32_o_6[9]),
	.r32_o_1_10(r32_o_6[10]),
	.r32_o_1_11(r32_o_6[11]),
	.r32_o_1_12(r32_o_6[12]),
	.r32_o_1_13(r32_o_6[13]),
	.r32_o_1_14(r32_o_6[14]),
	.r32_o_1_15(r32_o_6[15]),
	.r32_o_1_16(r32_o_6[16]),
	.r32_o_1_17(r32_o_6[17]),
	.r32_o_1_18(r32_o_6[18]),
	.r32_o_1_19(r32_o_6[19]),
	.r32_o_1_20(r32_o_6[20]),
	.r32_o_1_21(r32_o_6[21]),
	.r32_o_1_22(r32_o_6[22]),
	.r32_o_1_23(r32_o_6[23]),
	.r32_o_1_25(r32_o_6[25]),
	.r32_o_1_26(r32_o_5[26]),
	.r32_o_1_28(r32_o_5[28]),
	.r32_o_1_30(r32_o_5[30]),
	.r32_o_1_31(r32_o_5[31]),
	.r32_o_1_2(r32_o_6_2),
	.r32_o_1_3(r32_o_7_3),
	.r32_o_0_24(r32_o_6[24]),
	.r32_o_0_27(r32_o_5[27]),
	.r32_o_0_29(r32_o_5[29]),
	.r32_o_0_0(r32_o_7[0]),
	.r32_o_0_1(r32_o_7_1),
	.r32_o_0_5(r32_o_7_5),
	.r32_o_0_6(r32_o_7_6),
	.r32_o_0_7(r32_o_7_7),
	.r32_o_0_8(r32_o_7_8),
	.r32_o_0_9(r32_o_7_9),
	.r32_o_0_10(r32_o_7_10),
	.r32_o_0_11(r32_o_7_11),
	.r32_o_0_12(r32_o_7_12),
	.r32_o_0_13(r32_o_7_13),
	.r32_o_0_14(r32_o_7_14),
	.r32_o_0_15(r32_o_7_15),
	.r32_o_0_16(r32_o_7_16),
	.r32_o_0_17(r32_o_7_17),
	.r32_o_0_18(r32_o_7_18),
	.r32_o_0_19(r32_o_7_19),
	.r32_o_0_20(r32_o_7_20),
	.r32_o_0_21(r32_o_7_21),
	.r32_o_0_22(r32_o_7_22),
	.r32_o_0_23(r32_o_7_23),
	.r32_o_0_25(r32_o_7_25),
	.r32_o_0_26(r32_o_6_26),
	.r32_o_0_28(r32_o_6_28),
	.r32_o_0_30(r32_o_6_30),
	.r32_o_0_31(r32_o_6_31),
	.r32_o_0_4(r32_o_7_4),
	.r32_o_0_2(r32_o_2),
	.r32_o_0_3(r32_o_3),
	.c_a_26(c_a[30]),
	.c_a_22(c_a[26]),
	.c_a_27(c_a[31]),
	.c_a_25(c_a[29]),
	.c_a_0(c_a[4]),
	.c_a_16(c_a[20]),
	.c_a_13(c_a[17]),
	.c_a_14(c_a[18]),
	.c_a_15(c_a[19]),
	.c_a_18(c_a[22]),
	.c_a_19(c_a[23]),
	.c_a_20(c_a[24]),
	.c_a_21(c_a[25]),
	.c_a_10(c_a[14]),
	.c_a_12(c_a[16]),
	.c_a_17(c_a[21]),
	.c_a_24(c_a[28]),
	.res_2_0_o3_0(res_2_0_o3[20]),
	.alu_func_o_4(alu_func_o[4]),
	.alu_func_o_2(alu_func_o[2]),
	.alu_func_o_0(alu_func_o[0]),
	.alu_func_o_1(alu_func_o[1]),
	.alu_func_o_3(alu_func_o[3]),
	.c_1_d0(c_7),
	.c_0_d0(c_6),
	.c_4_d0(c_10),
	.c_0_1(c_0[8]),
	.c_0_0(c_0[7]),
	.c_0_16(c_0[23]),
	.c_0_2(c_0[9]),
	.c_0_12(c_0[19]),
	.c_0_20(c_0[27]),
	.c_0_17(c_0[24]),
	.c_0_6(c_0[13]),
	.c_0_18(c_0[25]),
	.a_o_2(a_o_1),
	.a_o_1(a_o_0),
	.a_o_3(a_o_2),
	.res_2_10(res_2[11]),
	.res_2_14(res_2[15]),
	.res_2_1(res_2[2]),
	.res_2_0(res_2[1]),
	.c_4_0(c_4_Z[0]),
	.c_4_28(c_4_Z[28]),
	.res_2_0_a2_0_0_a2_0_0_o2_i_o3_0(res_2_0_a2_0_0_a2_0_0_o2_i_o3[18]),
	.c_1_0(c_1_Z[3]),
	.c_1_2(c_1_Z[5]),
	.c_1_3(c_1_Z[6]),
	.c_1_7(c_1_Z[10]),
	.c_1_9(c_1_Z[12]),
	.hilo_0(hilo_0),
	.hilo_30(hilo[30]),
	.hilo_26(hilo[26]),
	.hilo_52(hilo[52]),
	.hilo_64(hilo_64),
	.b_o_iv_0_a_0(b_o_iv_0_a_0),
	.b_o_iv_0_a_1(b_o_iv_0_a_1),
	.b_o_iv_0_a_2(b_o_iv_0_a_2),
	.b_o_iv_0(b_o_iv_0),
	.b_o_iv_1(b_o_iv_1),
	.b_o_iv_a_0(b_o_iv_a_0),
	.b_o_iv_a_1(b_o_iv_a_1),
	.b_o_iv_a_2(b_o_iv_a_2),
	.b_o_iv_a_3(b_o_iv_a_3),
	.b_o_iv_a_4(b_o_iv_a_4),
	.b_o_iv_a_5(b_o_iv_a_5),
	.b_o_iv_a_6(b_o_iv_a_6),
	.b_o_iv_a_7(b_o_iv_a_7),
	.b_o_iv_a_8(b_o_iv_a_8),
	.b_o_iv_a_9(b_o_iv_a_9),
	.b_o_iv_a_10(b_o_iv_a_10),
	.b_o_iv_a_11(b_o_iv_a_11),
	.b_o_iv_a_12(b_o_iv_a_12),
	.b_o_iv_a_13(b_o_iv_a_13),
	.b_o_iv_a_14(b_o_iv_a_14),
	.b_o_iv_a_15(b_o_iv_a_15),
	.b_o_iv_a_16(b_o_iv_a_16),
	.b_o_iv_a_17(b_o_iv_a_17),
	.b_o_iv_a_18(b_o_iv_a_18),
	.b_o_iv_a_19(b_o_iv_a_19),
	.b_o_iv_a_20(b_o_iv_a_20),
	.b_o_iv_a_21(b_o_iv_a_21),
	.b_o_iv_a_22(b_o_iv_a_22),
	.b_o_iv_a_23(b_o_iv_a_23),
	.b_o_iv_a_24(b_o_iv_a_24),
	.b_o_iv_a_25(b_o_iv_a_25),
	.b_o_iv_a_26(b_o_iv_a_26),
	.b_o_iv_a_27(b_o_iv_a_27),
	.b_o_iv_a_28(b_o_iv_a_28),
	.cop_addr_o_i_m_0(cop_addr_o_i_m[3]),
	.cop_addr_o_i_m_1(cop_addr_o_i_m[4]),
	.cop_addr_o_i_m_2(cop_addr_o_i_m[5]),
	.cop_addr_o_i_m_3(cop_addr_o_i_m[6]),
	.cop_addr_o_i_m_4(cop_addr_o_i_m[7]),
	.cop_addr_o_i_m_5(cop_addr_o_i_m[8]),
	.cop_addr_o_i_m_6(cop_addr_o_i_m[9]),
	.cop_addr_o_i_m_7(cop_addr_o_i_m[10]),
	.cop_addr_o_i_m_8(cop_addr_o_i_m[11]),
	.cop_addr_o_i_m_9(cop_addr_o_i_m[12]),
	.cop_addr_o_i_m_10(cop_addr_o_i_m[13]),
	.cop_addr_o_i_m_11(cop_addr_o_i_m[14]),
	.cop_addr_o_i_m_12(cop_addr_o_i_m[15]),
	.cop_addr_o_i_m_13(cop_addr_o_i_m[16]),
	.cop_addr_o_i_m_14(cop_addr_o_i_m[17]),
	.cop_addr_o_i_m_15(cop_addr_o_i_m[18]),
	.cop_addr_o_i_m_16(cop_addr_o_i_m[19]),
	.cop_addr_o_i_m_17(cop_addr_o_i_m[20]),
	.cop_addr_o_i_m_18(cop_addr_o_i_m[21]),
	.cop_addr_o_i_m_19(cop_addr_o_i_m[22]),
	.cop_addr_o_i_m_20(cop_addr_o_i_m[23]),
	.cop_addr_o_i_m_21(cop_addr_o_i_m[24]),
	.cop_addr_o_i_m_22(cop_addr_o_i_m[25]),
	.cop_addr_o_i_m_23(cop_addr_o_i_m[26]),
	.cop_addr_o_i_m_24(cop_addr_o_i_m[27]),
	.cop_addr_o_i_m_25(cop_addr_o_i_m[28]),
	.cop_addr_o_i_m_26(cop_addr_o_i_m[29]),
	.cop_addr_o_i_m_27(cop_addr_o_i_m_27),
	.cop_addr_o_i_m_28(cop_addr_o_i_m_28),
	.wb_o_0(wb_o_0),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o[3]),
	.wb_o_4(wb_o[4]),
	.wb_o_5(wb_o[5]),
	.wb_o_6(wb_o[6]),
	.wb_o_7(wb_o[7]),
	.wb_o_8(wb_o_8),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_12(wb_o[12]),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o[15]),
	.wb_o_16(wb_o[16]),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o[18]),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o[21]),
	.wb_o_22(wb_o[22]),
	.wb_o_23(wb_o[23]),
	.wb_o_24(wb_o_24),
	.wb_o_25(wb_o_25),
	.wb_o_26(wb_o_26),
	.wb_o_27(wb_o_27),
	.wb_o_28(wb_o[28]),
	.wb_o_29(wb_o_29),
	.wb_o_30(wb_o_30),
	.wb_o_31(wb_o_31),
	.count_0(count_0),
	.alu_out_0_a2_3(alu_out_0_a2[4]),
	.alu_out_0_a2_0(alu_out_0_a2[1]),
	.r32_o_24(r32_o_24),
	.r32_o_27(r32_o_27),
	.r32_o_29(r32_o_29),
	.r32_o_0(r32_o_0),
	.r32_o_1(r32_o_1),
	.r32_o_5(r32_o_5_d0),
	.r32_o_6(r32_o_6_d0),
	.r32_o_7(r32_o_7_d0),
	.r32_o_8(r32_o_8_d0),
	.r32_o_9(r32_o_9),
	.r32_o_10(r32_o_10),
	.r32_o_11(r32_o_11),
	.r32_o_12(r32_o_12),
	.r32_o_13(r32_o_13),
	.r32_o_14(r32_o[14]),
	.r32_o_15(r32_o_15),
	.r32_o_16(r32_o_16),
	.r32_o_17(r32_o_17),
	.r32_o_18(r32_o_18),
	.r32_o_19(r32_o_19),
	.r32_o_20(r32_o_20),
	.r32_o_21(r32_o_21),
	.r32_o_22(r32_o_22),
	.r32_o_23(r32_o_23),
	.r32_o_25(r32_o_25),
	.r32_o_26(r32_o_26),
	.r32_o_28(r32_o_28),
	.r32_o_30(r32_o_30),
	.r32_o_31(r32_o_31),
	.r32_o_4(r32_o_4_d0),
	.r32_o_3(r32_o_4[3]),
	.r32_o_2(r32_o_3_Z[2]),
	.NET21531_i(NET21531_i),
	.un1_b_o18_2(un1_b_o18_2),
	.b_o18(b_o18),
	.un32_mux_fw(un32_mux_fw_0),
	.b_o_0_sqmuxa(b_o_0_sqmuxa),
	.un31_mux_fw(un31_mux_fw),
	.un17_mux_fw_NE(un17_mux_fw_NE_1),
	.un30_mux_fw(un30_mux_fw),
	.mux_fw_1_0(mux_fw_1_2),
	.mux_fw_1(mux_fw_1),
	.un11_res_0_a2_0_a2(un11_res_0_a2_0_a2),
	.m17(m17),
	.m263(m263),
	.m467_a(m467_a),
	.m245(m245),
	.m248(m248),
	.m22(m22),
	.m305(m305),
	.alu_out_sn_m14_0_0_a4_0(alu_out_sn_m14_0_0_a4_0),
	.alu_out_sn_m14_0_0(alu_out_sn_m14_0_0),
	.un1_hilo25_5_0(un1_hilo25_5_0),
	.G_291(G_291),
	.hilo25_0_a2(hilo25_0_a2),
	.I_220_a(I_220_a),
	.finish(finish),
	.op2_sign_reged(op2_sign_reged),
	.start(start),
	.mul(mul),
	.rr_rst(rr_rst),
	.rdy(rdy),
	.b_o_1_sqmuxa(b_o_1_sqmuxa),
	.CLK(CLK),
	.m491(m491),
	.m447(m447),
	.m75(m75),
	.m489(m489),
	.m467(m467),
	.m456(m456),
	.m403(m403),
	.G_23(G_23),
	.m332(m332),
	.m329(m329),
	.m318(m318),
	.m315(m315),
	.m276(m276),
	.m273(m273),
	.G_116(G_116),
	.m514(m514),
	.m437(m437),
	.m426(m426),
	.m393(m393),
	.m382(m382),
	.m371(m371),
	.m360(m360),
	.m347(m347),
	.m291(m291),
	.m231(m231),
	.m212(m212),
	.m174(m174),
	.m147(m147),
	.m119(m119),
	.un1_a_add3(un1_a_add3),
	.un1_a_add4(un1_a_add4),
	.un1_a_add5(un1_a_add5),
	.un1_a_add6(un1_a_add6),
	.un1_a_add10(un1_a_add10),
	.un1_a_add28(un1_a_add28),
	.un1_a_add31(un1_a_add31),
	.m133(m133),
	.m113(m113),
	.m97(m97),
	.m92(m92),
	.m82(m82),
	.m62(m62),
	.m57(m57),
	.m47(m47),
	.m42(m42),
	.m37(m37),
	.m32(m32),
	.m27(m27)
);
// @14:174
  r32_reg_1 alu_pass0 (
	.alu_out_0_a2_0(alu_out_0_a2[1]),
	.alu_out_0_a2_3(alu_out_0_a2[4]),
	.c_1_0(c_1_Z[3]),
	.c_1_2(c_1_Z[5]),
	.c_1_3(c_1_Z[6]),
	.c_1_7(c_1_Z[10]),
	.c_1_9(c_1_Z[12]),
	.res_2_0(res_2[1]),
	.res_2_1(res_2[2]),
	.res_2_10(res_2[11]),
	.res_2_14(res_2[15]),
	.res_2_0_a2_0_0_a2_0_0_o2_i_o3_0(res_2_0_a2_0_0_a2_0_0_o2_i_o3[18]),
	.res_2_0_o3_0(res_2_0_o3[20]),
	.c_0_0(c_0[7]),
	.c_0_1(c_0[8]),
	.c_0_2(c_0[9]),
	.c_0_6(c_0[13]),
	.c_0_12(c_0[19]),
	.c_0_16(c_0[23]),
	.c_0_17(c_0[24]),
	.c_0_18(c_0[25]),
	.c_0_20(c_0[27]),
	.c_4_0(c_4_Z[0]),
	.c_4_28(c_4_Z[28]),
	.hilo_26(hilo[52]),
	.hilo_0(hilo[26]),
	.hilo_4(hilo[30]),
	.c_a_0(c_a[4]),
	.c_a_10(c_a[14]),
	.c_a_12(c_a[16]),
	.c_a_13(c_a[17]),
	.c_a_14(c_a[18]),
	.c_a_15(c_a[19]),
	.c_a_16(c_a[20]),
	.c_a_17(c_a[21]),
	.c_a_18(c_a[22]),
	.c_a_19(c_a[23]),
	.c_a_20(c_a[24]),
	.c_a_21(c_a[25]),
	.c_a_22(c_a[26]),
	.c_a_24(c_a[28]),
	.c_a_25(c_a[29]),
	.c_a_26(c_a[30]),
	.c_a_27(c_a[31]),
	.alu_func_o_0(alu_func_o[2]),
	.alu_func_o_2(alu_func_o[4]),
	.r32_o_0(r32_o_0),
	.r32_o_1(r32_o_1),
	.r32_o_2(r32_o_2),
	.r32_o_3(r32_o_3),
	.r32_o_4(r32_o_4_d0),
	.r32_o_5(r32_o_5_d0),
	.r32_o_6(r32_o_6_d0),
	.r32_o_7(r32_o_7_d0),
	.r32_o_8(r32_o_8_d0),
	.r32_o_9(r32_o_9),
	.r32_o_10(r32_o_10),
	.r32_o_11(r32_o_11),
	.r32_o_12(r32_o_12),
	.r32_o_13(r32_o_13),
	.r32_o_14(r32_o[14]),
	.r32_o_15(r32_o_15),
	.r32_o_16(r32_o_16),
	.r32_o_17(r32_o_17),
	.r32_o_18(r32_o_18),
	.r32_o_19(r32_o_19),
	.r32_o_20(r32_o_20),
	.r32_o_21(r32_o_21),
	.r32_o_22(r32_o_22),
	.r32_o_23(r32_o_23),
	.r32_o_24(r32_o_24),
	.r32_o_25(r32_o_25),
	.r32_o_26(r32_o_26),
	.r32_o_27(r32_o_27),
	.r32_o_28(r32_o_28),
	.r32_o_29(r32_o_29),
	.r32_o_30(r32_o_30),
	.r32_o_31(r32_o_31),
	.c_0_d0(c[1]),
	.c_1_d0(c_1),
	.c_2(c_2),
	.c_3(c_3),
	.c_4_d0(c_4),
	.c_5(c_5),
	.c_8(c_8),
	.c_9(c_9),
	.c_11(c_11),
	.c_30(c[31]),
	.m75(m75),
	.m119(m119),
	.m147(m147),
	.m113(m113),
	.m174(m174),
	.un1_a_add3(un1_a_add3),
	.un1_a_add4(un1_a_add4),
	.m212(m212),
	.un1_a_add5(un1_a_add5),
	.m231(m231),
	.un1_a_add6(un1_a_add6),
	.m245(m245),
	.m248(m248),
	.m263(m263),
	.m17(m17),
	.m273(m273),
	.m276(m276),
	.m291(m291),
	.un1_a_add10(un1_a_add10),
	.m305(m305),
	.m22(m22),
	.m315(m315),
	.m318(m318),
	.m329(m329),
	.m332(m332),
	.m347(m347),
	.m27(m27),
	.m360(m360),
	.m32(m32),
	.m371(m371),
	.m37(m37),
	.m382(m382),
	.m42(m42),
	.m393(m393),
	.m47(m47),
	.m403(m403),
	.m57(m57),
	.m426(m426),
	.m133(m133),
	.m437(m437),
	.m62(m62),
	.m447(m447),
	.m456(m456),
	.m467(m467),
	.m82(m82),
	.m489(m489),
	.m491(m491),
	.un1_a_add28(un1_a_add28),
	.alu_out_sn_m14_0_0_a4_0(alu_out_sn_m14_0_0_a4_0),
	.m514(m514),
	.m92(m92),
	.m97(m97),
	.un11_res_0_a2_0_a2(un11_res_0_a2_0_a2),
	.un1_a_add31(un1_a_add31),
	.alu_out_sn_m14_0_0(alu_out_sn_m14_0_0),
	.CLK(CLK)
);
// @14:183
  r32_reg_2 alu_pass1 (
	.r32_o_0_0(r32_o_0),
	.r32_o_0_1(r32_o_1),
	.r32_o_0_2(r32_o_2),
	.r32_o_0_3(r32_o_3),
	.r32_o_0_4(r32_o_4_d0),
	.r32_o_0_5(r32_o_5_d0),
	.r32_o_0_6(r32_o_6_d0),
	.r32_o_0_7(r32_o_7_d0),
	.r32_o_0_8(r32_o_8_d0),
	.r32_o_0_9(r32_o_9),
	.r32_o_0_10(r32_o_10),
	.r32_o_0_11(r32_o_11),
	.r32_o_0_12(r32_o_12),
	.r32_o_0_13(r32_o_13),
	.r32_o_0_14(r32_o[14]),
	.r32_o_0_15(r32_o_15),
	.r32_o_0_16(r32_o_16),
	.r32_o_0_17(r32_o_17),
	.r32_o_0_18(r32_o_18),
	.r32_o_0_19(r32_o_19),
	.r32_o_0_20(r32_o_20),
	.r32_o_0_21(r32_o_21),
	.r32_o_0_22(r32_o_22),
	.r32_o_0_23(r32_o_23),
	.r32_o_0_24(r32_o_24),
	.r32_o_0_25(r32_o_25),
	.r32_o_0_26(r32_o_26),
	.r32_o_0_27(r32_o_27),
	.r32_o_0_28(r32_o_28),
	.r32_o_0_29(r32_o_29),
	.r32_o_0_30(r32_o_30),
	.r32_o_0_31(r32_o_31),
	.r32_o_0(r32_o_1_Z[0]),
	.r32_o_1(r32_o_1_Z[1]),
	.r32_o_2(r32_o_1_Z[2]),
	.r32_o_3(r32_o_1_Z[3]),
	.r32_o_4(r32_o_1_Z[4]),
	.r32_o_5(r32_o_1_Z[5]),
	.r32_o_6(r32_o_1_Z[6]),
	.r32_o_7(r32_o_1_Z[7]),
	.r32_o_8(r32_o_1_Z[8]),
	.r32_o_9(r32_o_1_Z[9]),
	.r32_o_10(r32_o_1_Z[10]),
	.r32_o_11(r32_o_1_Z[11]),
	.r32_o_12(r32_o_1_Z[12]),
	.r32_o_13(r32_o_1_Z[13]),
	.r32_o_14(r32_o_1_Z[14]),
	.r32_o_15(r32_o_1_Z[15]),
	.r32_o_16(r32_o_1_Z[16]),
	.r32_o_17(r32_o_1_Z[17]),
	.r32_o_18(r32_o_1_Z[18]),
	.r32_o_19(r32_o_1_Z[19]),
	.r32_o_20(r32_o_1_Z[20]),
	.r32_o_21(r32_o_1_Z[21]),
	.r32_o_22(r32_o_1_Z[22]),
	.r32_o_23(r32_o_1_Z[23]),
	.r32_o_24(r32_o_1_Z[24]),
	.r32_o_25(r32_o_1_Z[25]),
	.r32_o_26(r32_o_1_Z[26]),
	.r32_o_27(r32_o_1_Z[27]),
	.r32_o_28(r32_o_1_Z[28]),
	.r32_o_29(r32_o_1_Z[29]),
	.r32_o_30(r32_o_1_Z[30]),
	.r32_o_31(r32_o_1_Z[31]),
	.CLK(CLK)
);
// @14:201
  r32_reg_3 cop_data_reg (
	.dout_2_i_a_0(dout_2_i_a_0),
	.dout_2_i_a_3(dout_2_i_a_3),
	.dout_2_i_a_5(dout_2_i_a_5),
	.r32_o_0_0(r32_o_7_24),
	.r32_o_0_3(r32_o_6_27),
	.r32_o_0_5(r32_o_6_29),
	.dout_2_i_0(dout_2_i[24]),
	.dout_2_i_3(dout_2_i[27]),
	.dout_2_i_5(dout_2_i[29]),
	.dout_2_a_0(dout_2_a[0]),
	.dout_2_a_1(dout_2_a[1]),
	.dout_2_a_2(dout_2_a[2]),
	.dout_2_a_3(dout_2_a[3]),
	.dout_2_a_4(dout_2_a[4]),
	.dout_2_a_5(dout_2_a[5]),
	.dout_2_a_6(dout_2_a[6]),
	.dout_2_a_7(dout_2_a[7]),
	.dout_2_a_8(dout_2_a[8]),
	.dout_2_a_9(dout_2_a[9]),
	.dout_2_a_10(dout_2_a[10]),
	.dout_2_a_11(dout_2_a[11]),
	.dout_2_a_12(dout_2_a[12]),
	.dout_2_a_13(dout_2_a[13]),
	.dout_2_a_14(dout_2_a[14]),
	.dout_2_a_15(dout_2_a[15]),
	.dout_2_a_16(dout_2_a[16]),
	.dout_2_a_17(dout_2_a[17]),
	.dout_2_a_18(dout_2_a[18]),
	.dout_2_a_19(dout_2_a[19]),
	.dout_2_a_20(dout_2_a[20]),
	.dout_2_a_21(dout_2_a[21]),
	.dout_2_a_22(dout_2_a[22]),
	.dout_2_a_23(dout_2_a[23]),
	.dout_2_a_25(dout_2_a[25]),
	.dout_2_a_26(dout_2_a[26]),
	.dout_2_a_28(dout_2_a[28]),
	.dout_2_a_30(dout_2_a[30]),
	.dout_2_a_31(dout_2_a[31]),
	.wb_o_0(wb_o_0),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o[3]),
	.wb_o_4(wb_o[4]),
	.wb_o_5(wb_o[5]),
	.wb_o_6(wb_o[6]),
	.wb_o_7(wb_o[7]),
	.wb_o_8(wb_o_8),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_12(wb_o[12]),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o[15]),
	.wb_o_16(wb_o[16]),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o[18]),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o[21]),
	.wb_o_22(wb_o[22]),
	.wb_o_23(wb_o[23]),
	.wb_o_25(wb_o_25),
	.wb_o_26(wb_o_26),
	.wb_o_28(wb_o[28]),
	.wb_o_30(wb_o_30),
	.wb_o_31(wb_o_31),
	.r32_o_0(r32_o_8_0),
	.r32_o_1(r32_o_8_1),
	.r32_o_2(r32_o_7_2),
	.r32_o_3(r32_o_8_3),
	.r32_o_4(r32_o_8_4),
	.r32_o_5(r32_o_8_5),
	.r32_o_6(r32_o_8_6),
	.r32_o_7(r32_o_8_7),
	.r32_o_8(r32_o_8_8),
	.r32_o_9(r32_o_8_9),
	.r32_o_10(r32_o_8_10),
	.r32_o_11(r32_o_8_11),
	.r32_o_12(r32_o_8_12),
	.r32_o_13(r32_o_8_13),
	.r32_o_14(r32_o_8_14),
	.r32_o_15(r32_o_8_15),
	.r32_o_16(r32_o_8_16),
	.r32_o_17(r32_o_8_17),
	.r32_o_18(r32_o_8_18),
	.r32_o_19(r32_o_8_19),
	.r32_o_20(r32_o_8_20),
	.r32_o_21(r32_o_8_21),
	.r32_o_22(r32_o_8_22),
	.r32_o_23(r32_o_8_23),
	.r32_o_24(r32_o_8_24),
	.r32_o_25(r32_o_8_25),
	.r32_o_26(r32_o_7_26),
	.r32_o_27(r32_o_7_27),
	.r32_o_28(r32_o_7_28),
	.r32_o_29(r32_o_7_29),
	.r32_o_30(r32_o_7_30),
	.r32_o_31(r32_o_7_31),
	.dout_2_0(dout_2_0),
	.dout_2_1(dout_2_1),
	.dout_2_2(dout_2_2),
	.dout_2_3(dout_2_3),
	.dout_2_4(dout_2_4),
	.dout_2_5(dout_2_5),
	.dout_2_6(dout_2_6),
	.dout_2_7(dout_2_7),
	.dout_2_8(dout_2_Z[8]),
	.dout_2_9(dout_2_Z[9]),
	.dout_2_10(dout_2_Z[10]),
	.dout_2_11(dout_2_Z[11]),
	.dout_2_12(dout_2_Z[12]),
	.dout_2_13(dout_2_Z[13]),
	.dout_2_14(dout_2_Z[14]),
	.dout_2_15(dout_2_Z[15]),
	.dout_2_16(dout_2_Z[16]),
	.dout_2_17(dout_2_Z[17]),
	.dout_2_18(dout_2_Z[18]),
	.dout_2_19(dout_2_Z[19]),
	.dout_2_20(dout_2_Z[20]),
	.dout_2_21(dout_2_Z[21]),
	.dout_2_22(dout_2_Z[22]),
	.dout_2_23(dout_2_Z[23]),
	.dout_2_25(dout_2_Z[25]),
	.dout_2_26(dout_2_Z[26]),
	.dout_2_28(dout_2_Z[28]),
	.dout_2_30(dout_2_Z[30]),
	.dout_2_31(dout_2_Z[31]),
	.un32_mux_fw(un32_mux_fw_0),
	.un31_mux_fw(un31_mux_fw),
	.CLK(CLK)
);
// @14:210
  r32_reg_4 cop_dout_reg (
	.dout_0_a6_0(dout_0_a6[1]),
	.dout_0_a6_2(dout_0_a6[3]),
	.dout_0_0_a6_1_0(dout_0_0_a6_1[7]),
	.dout_0_0_o6_0_0(dout_0_0_o6_0[7]),
	.dout_0_a_0(dout_0_a[1]),
	.dout_0_a_2(dout_0_a[3]),
	.dout_0_a_8(dout_0_a[9]),
	.dout_0_a_10(dout_0_a[11]),
	.dout_0_0_a2_0_0(dout_0_0_a2_0[0]),
	.dout_0_0_a2_0_8(dout_0_0_a2_0[8]),
	.dout_0_0_o6_0(dout_0_0_o6[7]),
	.dout_0_0_1_0(dout_0_0_1[7]),
	.dout_0_0_1_8(dout_0_0_1[15]),
	.dout_0_0_a6_0_0_0(dout_0_0_a6_0_0[15]),
	.dout_0_0_a2_0(dout_0_0_a2[15]),
	.dout_0_0_a6_0_d0(dout_0_0_a6[0]),
	.dout_0_0_a6_2(dout_0_0_a6[2]),
	.dout_0_0_a6_4(dout_0_0_a6[4]),
	.dout_0_0_a6_5(dout_0_0_a6[5]),
	.dout_0_0_a6_6(dout_0_0_a6[6]),
	.dout_0_0_a6_16(dout_0_0_a6[16]),
	.data2core_0(data2core_16),
	.data2core_1(data2core_17),
	.data2core_2(data2core_18),
	.data2core_3(data2core_19),
	.data2core_4(data2core_20),
	.data2core_5(data2core_21),
	.data2core_6(data2core_22),
	.data2core_8(data2core_24),
	.data2core_9(data2core_25),
	.data2core_10(data2core_26),
	.data2core_11(data2core_27),
	.data2core_12(data2core_28),
	.data2core_13(data2core_29),
	.data2core_14(data2core_30),
	.dout_0_0_a_0(dout_0_0_a[0]),
	.dout_0_0_a_2(dout_0_0_a[2]),
	.dout_0_0_a_4(dout_0_0_a[4]),
	.dout_0_0_a_5(dout_0_0_a[5]),
	.dout_0_0_a_6(dout_0_0_a[6]),
	.dout_0_0_a_8(dout_0_0_a[8]),
	.dout_0_0_a_10(dout_0_0_a[10]),
	.dout_0_0_a_12(dout_0_0_a[12]),
	.dout_0_0_a_13(dout_0_0_a[13]),
	.dout_0_0_a_14(dout_0_0_a[14]),
	.dout_0_0_a_15(dout_0_0_a[15]),
	.dout_0_0_a_23(dout_0_0_a[23]),
	.dout_0_0_a_31(dout_0_0_a[31]),
	.dout_0_0_a6_0_0_d0(dout_0_0_a6_0[8]),
	.dout_0_0_a6_0_15(dout_0_0_a6_0[23]),
	.dout_0_0_0_0(dout_0_0_0[23]),
	.dout_0_0_0_8(dout_0_0_0[31]),
	.dout_0_0_a2_1_0(dout_0_0_a2_1[7]),
	.dout_0_0_a2_1_1(dout_0_0_a2_1[8]),
	.r32_o_0(r32_o_0_Z[0]),
	.r32_o_1(r32_o_0_Z[1]),
	.r32_o_2(r32_o_0_Z[2]),
	.r32_o_3(r32_o_0_Z[3]),
	.r32_o_4(r32_o_0_Z[4]),
	.r32_o_5(r32_o_0_Z[5]),
	.r32_o_6(r32_o_0_Z[6]),
	.r32_o_7(r32_o_0_Z[7]),
	.r32_o_8(r32_o_0_Z[8]),
	.r32_o_9(r32_o_0_Z[9]),
	.r32_o_10(r32_o_0_Z[10]),
	.r32_o_11(r32_o_0_Z[11]),
	.r32_o_12(r32_o_0_Z[12]),
	.r32_o_13(r32_o_0_Z[13]),
	.r32_o_14(r32_o_0_Z[14]),
	.r32_o_15(r32_o_0_Z[15]),
	.r32_o_16(r32_o_0_Z[16]),
	.r32_o_17(r32_o_0_Z[17]),
	.r32_o_18(r32_o_0_Z[18]),
	.r32_o_19(r32_o_0_Z[19]),
	.r32_o_20(r32_o_0_Z[20]),
	.r32_o_21(r32_o_0_Z[21]),
	.r32_o_22(r32_o_0_Z[22]),
	.r32_o_23(r32_o_0_Z[23]),
	.r32_o_24(r32_o_0_Z[24]),
	.r32_o_25(r32_o_0_Z[25]),
	.r32_o_26(r32_o_0_Z[26]),
	.r32_o_27(r32_o_0_Z[27]),
	.r32_o_28(r32_o_0_Z[28]),
	.r32_o_29(r32_o_0_Z[29]),
	.r32_o_30(r32_o_0_Z[30]),
	.r32_o_31(r32_o_0_Z[31]),
	.CLK(CLK)
);
// @14:219
  decode_pipe decoder_pipe (
	.wb_we_o_0_0(wb_we_o_0[0]),
	.wb_we_o_0(wb_we_o[0]),
	.muxb_ctl_o_0(muxb_ctl_o[0]),
	.muxb_ctl_o_1(muxb_ctl_o[1]),
	.dmem_ctl_o_0_0(dmem_ctl_o[0]),
	.dmem_ctl_o_0_1(dmem_ctl_o[1]),
	.dmem_ctl_o_0_2(dmem_ctl_o[2]),
	.alu_func_o_0(alu_func_o[0]),
	.alu_func_o_1(alu_func_o[1]),
	.alu_func_o_2(alu_func_o[2]),
	.alu_func_o_3(alu_func_o[3]),
	.alu_func_o_4(alu_func_o[4]),
	.muxa_ctl_o_0(muxa_ctl_o[0]),
	.muxa_ctl_o_1(muxa_ctl_o[1]),
	.wb_mux_ctl_o_0(wb_mux_ctl_o[0]),
	.cmp_ctl_o_0(cmp_ctl_o[0]),
	.cmp_ctl_o_1(cmp_ctl_o[1]),
	.cmp_ctl_o_2(cmp_ctl_o[2]),
	.ext_ctl_o_0(ext_ctl_o[0]),
	.ext_ctl_o_1(ext_ctl_o[1]),
	.ext_ctl_o_2(ext_ctl_o[2]),
	.rd_sel_o_0(rd_sel_o[0]),
	.rd_sel_o_1(rd_sel_o[1]),
	.pc_gen_ctl_o_0(pc_gen_ctl_o[0]),
	.pc_gen_ctl_o_1(pc_gen_ctl_o[1]),
	.pc_gen_ctl_o_2(pc_gen_ctl_o[2]),
	.dmem_ctl_o_3(dmem_ctl_o[3]),
	.dmem_ctl_o_0(dmem_ctl_o_0_0),
	.dmem_ctl_o_1(dmem_ctl_o_0_1),
	.dmem_ctl_o_2(dmem_ctl_o_0_2),
	.r32_o_0(r32_o[14]),
	.ins2core_16(ins2core_16),
	.ins2core_0(ins2core_0),
	.ins2core_4(ins2core_4),
	.ins2core_1(ins2core_1),
	.ins2core_3(ins2core_3),
	.ins2core_29(ins2core_29),
	.ins2core_2(ins2core_2),
	.ins2core_26(ins2core_26),
	.ins2core_27(ins2core_27),
	.ins2core_28(ins2core_28),
	.ins2core_31(ins2core_31),
	.ins2core_30(ins2core_30),
	.ins2core_23(ins2core_23),
	.ins2core_5(ins2core_5),
	.ins2core_18(ins2core_18),
	.ins2core_19(ins2core_19),
	.ins2core_17(ins2core_17),
	.ins2core_20(ins2core_20),
	.ins2core_24(ins2core_24),
	.ins2core_25(ins2core_25),
	.ins2core_21(ins2core_21),
	.ins2core_22(ins2core_22),
	.pc_gen_ctl_0_0_a2_2_2(pc_gen_ctl_0_0_a2_2[2]),
	.NET1572_i_i(NET1572_i_i),
	.NET1606_i(NET1606_i),
	.CLK(CLK),
	.NET1640_i(NET1640_i),
	.wr_cmd_0_a2_1_21_a(wr_cmd_0_a2_1_21_a),
	.fsm_dly_2_1_0_0(fsm_dly_2_1_0_0),
	.fsm_dly_1_1_0_0_a2(fsm_dly_1_1_0_0_a2),
	.fsm_dly_0_1_0_0(fsm_dly_0_1_0_0),
	.fsm_dly_2_1_0_0_a2(fsm_dly_2_1_0_0_a2),
	.fsm_dly_1_1_0_0(fsm_dly_1_1_0_0)
);
// @14:243
  r32_reg_5 ext_reg (
	.res_5_0_0_0(res_5_0_0[3]),
	.res_5_0_m2_0_0(res_5_0_m2_0[4]),
	.r32_o_0_0(r32_o_5_0),
	.r32_o_0_1(r32_o_2_Z[1]),
	.r32_o_0_3(r32_o_6_3),
	.r32_o_0_4(r32_o_5_4),
	.r32_o_0_5(r32_o_5_5),
	.r32_o_0_6(r32_o_5_6),
	.r32_o_0_7(r32_o_5_7),
	.r32_o_0_8(r32_o_5_8),
	.r32_o_0_9(r32_o_5_9),
	.r32_o_0_10(r32_o_5_10),
	.r32_o_0_11(r32_o_5_11),
	.r32_o_0_12(r32_o_5_12),
	.r32_o_0_13(r32_o_5_13),
	.r32_o_0_14(r32_o_5_14),
	.r32_o_0_15(r32_o_5_15),
	.res_5_0_o4_0(res_5_0_o4[3]),
	.res_5_0_a_0(res_5_0_a[0]),
	.res_5_0_a_1(res_5_0_a[1]),
	.res_5_0_a_2(res_5_0_a[2]),
	.res_5_0_a_4(res_5_0_a[4]),
	.res_5_0_a_5(res_5_0_a[5]),
	.res_5_0_a_16(res_5_0_a[16]),
	.res_5_0_a_17(res_5_0_a[17]),
	.res_5_0_a_18(res_5_0_a[18]),
	.res_5_0_a_19(res_5_0_a[19]),
	.res_5_0_a_20(res_5_0_a[20]),
	.res_5_0_a_21(res_5_0_a[21]),
	.res_5_0_a_22(res_5_0_a[22]),
	.res_5_0_a_23(res_5_0_a[23]),
	.res_5_0_a_24(res_5_0_a[24]),
	.res_5_0_a_25(res_5_0_a[25]),
	.res_5_0_a_26(res_5_0_a[26]),
	.res_5_0_a_27(res_5_0_a[27]),
	.res_5_0_a2_0(res_5_0_a2[2]),
	.res_5_0_a2_16(res_5_0_a2[18]),
	.ext_ctl_o_1(ext_ctl_o[1]),
	.ext_ctl_o_2(ext_ctl_o[2]),
	.ext_ctl_o_0(ext_ctl_o[0]),
	.r32_o_1(r32_o_5[1]),
	.r32_o_0(r32_o_2_Z[0]),
	.r32_o_2(r32_o_5[2]),
	.r32_o_3(r32_o_2_Z[3]),
	.r32_o_4(r32_o_2_Z[4]),
	.r32_o_5(r32_o_2_Z[5]),
	.r32_o_6(r32_o_2_Z[6]),
	.r32_o_7(r32_o_2_Z[7]),
	.r32_o_8(r32_o_2_Z[8]),
	.r32_o_9(r32_o_2_Z[9]),
	.r32_o_10(r32_o_2_Z[10]),
	.r32_o_11(r32_o_2_Z[11]),
	.r32_o_16(r32_o_5_16),
	.r32_o_17(r32_o_5_17),
	.r32_o_18(r32_o_5_18),
	.r32_o_19(r32_o_5_19),
	.r32_o_20(r32_o_5_20),
	.r32_o_21(r32_o_5_21),
	.r32_o_22(r32_o_5_22),
	.r32_o_23(r32_o_5_23),
	.r32_o_24(r32_o_5_24),
	.r32_o_25(r32_o_5_25),
	.r32_o_26(r32_o_4_26),
	.r32_o_27(r32_o_4_27),
	.r32_o_12(r32_o_2_Z[12]),
	.r32_o_28(r32_o_4_28),
	.r32_o_13(r32_o_2_Z[13]),
	.r32_o_29(r32_o_4_29),
	.r32_o_14(r32_o_2_Z[14]),
	.r32_o_30(r32_o_4_30),
	.r32_o_15(r32_o_2_Z[15]),
	.r32_o_31(r32_o_4_31),
	.res_5_0_0(res_5_0[0]),
	.res_5_0_1(res_5_0[1]),
	.res_5_0_2(res_5_0[2]),
	.res_5_0_3(res_5_0[3]),
	.res_5_0_4(res_5_0[4]),
	.res_5_0_5(res_5_0[5]),
	.res_5_0_6(res_5_0[6]),
	.res_5_0_7(res_5_0[7]),
	.res_5_0_8(res_5_0[8]),
	.res_5_0_9(res_5_0[9]),
	.res_5_0_10(res_5_0[10]),
	.res_5_0_11(res_5_0[11]),
	.res_5_0_12(res_5_0[12]),
	.res_5_0_13(res_5_0[13]),
	.res_5_0_14(res_5_0[14]),
	.res_5_0_15(res_5_0[15]),
	.res_5_0_16(res_5_0[16]),
	.res_5_0_17(res_5_0[17]),
	.res_5_0_18(res_5_0[18]),
	.res_5_0_19(res_5_0[19]),
	.res_5_0_20(res_5_0[20]),
	.res_5_0_21(res_5_0[21]),
	.res_5_0_22(res_5_0[22]),
	.res_5_0_23(res_5_0[23]),
	.res_5_0_24(res_5_0[24]),
	.res_5_0_25(res_5_0[25]),
	.res_5_0_26(res_5_0[26]),
	.res_5_0_27(res_5_0[27]),
	.res_5_0_28(res_5_0[28]),
	.res_5_0_29(res_5_0[29]),
	.res_5_0_30(res_5_0[30]),
	.res_5_0_31(res_5_0[31]),
	.CLK(CLK)
);
// @14:252
  forward iforward (
	.r32_o_4(r32_o_2_Z[20]),
	.r32_o_2(r32_o_2_Z[18]),
	.r32_o_3(r32_o_2_Z[19]),
	.r32_o_1(r32_o_2_Z[17]),
	.r32_o_0(r32_o_2_Z[16]),
	.r32_o_9(r32_o_2_Z[25]),
	.r32_o_7(r32_o_2_Z[23]),
	.r32_o_8(r32_o_2_Z[24]),
	.r32_o_6(r32_o_2_Z[22]),
	.r32_o_5(r32_o_2_Z[21]),
	.wb_we_o_0_0(wb_we_o[0]),
	.wb_we_o_0(wb_we_o_0[0]),
	.r5_o_0_4(r5_o_0[4]),
	.r5_o_0_0(r5_o[0]),
	.r5_o_0_2(r5_o[2]),
	.r5_o_0_1(r5_o[1]),
	.r5_o_0_3(r5_o_0[3]),
	.r5_o_4(r5_o[4]),
	.r5_o_2(r5_o_0[2]),
	.r5_o_1(r5_o_0[1]),
	.r5_o_0(r5_o_0[0]),
	.r5_o_3(r5_o[3]),
	.CLK(CLK),
	.un32_mux_fw_0(un32_mux_fw),
	.un17_mux_fw_NE_1(un17_mux_fw_NE),
	.mux_fw_1_2(mux_fw_1_0),
	.mux_fw_1_1(mux_fw_1_1),
	.un17_mux_fw_NE_0(un17_mux_fw_NE_0),
	.un31_mux_fw(un31_mux_fw),
	.mux_fw_1_0(mux_fw_1),
	.un32_mux_fw(un32_mux_fw_0),
	.mux_fw_1(mux_fw_1_2),
	.un17_mux_fw_NE(un17_mux_fw_NE_1),
	.un30_mux_fw(un30_mux_fw)
);
// @14:270
  r32_reg_6 pc (
	.pc_next_iv_0_a_0(pc_next_iv_0_a[0]),
	.pc_next_iv_0_a_1(pc_next_iv_0_a[1]),
	.pc_next_iv_0_a_2(pc_next_iv_0_a_2),
	.pc_next_iv_0_0_0(pc_next_iv_0_0[0]),
	.pc_next_iv_0_0_1(pc_next_iv_0_0[1]),
	.pc_next_iv_0_0_2(pc_next_iv_0_0_2),
	.pc_next_iv_a_0(pc_next_iv_a_0),
	.pc_next_iv_a_1(pc_next_iv_a_1),
	.pc_next_iv_a_2(pc_next_iv_a_2),
	.pc_next_iv_a_3(pc_next_iv_a_3),
	.pc_next_iv_a_4(pc_next_iv_a_4),
	.pc_next_iv_a_5(pc_next_iv_a_5),
	.pc_next_iv_a_6(pc_next_iv_a_6),
	.pc_next_iv_a_7(pc_next_iv_a_7),
	.pc_next_iv_a_8(pc_next_iv_a_8),
	.pc_next_iv_a_9(pc_next_iv_a_9),
	.pc_next_iv_a_10(pc_next_iv_a[13]),
	.pc_next_iv_a_11(pc_next_iv_a[14]),
	.pc_next_iv_a_12(pc_next_iv_a[15]),
	.pc_next_iv_a_13(pc_next_iv_a[16]),
	.pc_next_iv_a_14(pc_next_iv_a[17]),
	.pc_next_iv_a_15(pc_next_iv_a[18]),
	.pc_next_iv_a_16(pc_next_iv_a[19]),
	.pc_next_iv_a_17(pc_next_iv_a[20]),
	.pc_next_iv_a_18(pc_next_iv_a[21]),
	.pc_next_iv_a_19(pc_next_iv_a[22]),
	.pc_next_iv_a_20(pc_next_iv_a[23]),
	.pc_next_iv_a_21(pc_next_iv_a[24]),
	.pc_next_iv_a_22(pc_next_iv_a[25]),
	.pc_next_iv_a_23(pc_next_iv_a[26]),
	.pc_next_iv_a_24(pc_next_iv_a[27]),
	.pc_next_iv_a_25(pc_next_iv_a[28]),
	.pc_next_iv_a_26(pc_next_iv_a[29]),
	.pc_next_iv_a_27(pc_next_iv_a[30]),
	.pc_next_iv_a_28(pc_next_iv_a[31]),
	.pc_next_iv_0_0(pc_next_iv_0_0_d0),
	.pc_next_iv_0_1(pc_next_iv_0_1),
	.pc_next_iv_0_2(pc_next_iv_0_2),
	.pc_next_iv_0_3(pc_next_iv_0_3),
	.pc_next_iv_0_4(pc_next_iv_0_4),
	.pc_next_iv_0_5(pc_next_iv_0_5),
	.pc_next_iv_0_6(pc_next_iv_0_6),
	.pc_next_iv_0_7(pc_next_iv_0_7),
	.pc_next_iv_0_8(pc_next_iv_0_8),
	.pc_next_iv_0_9(pc_next_iv_0_9),
	.pc_next_iv_0_10(pc_next_iv_0[13]),
	.pc_next_iv_0_11(pc_next_iv_0[14]),
	.pc_next_iv_0_12(pc_next_iv_0[15]),
	.pc_next_iv_0_13(pc_next_iv_0[16]),
	.pc_next_iv_0_14(pc_next_iv_0[17]),
	.pc_next_iv_0_15(pc_next_iv_0[18]),
	.pc_next_iv_0_16(pc_next_iv_0[19]),
	.pc_next_iv_0_17(pc_next_iv_0[20]),
	.pc_next_iv_0_18(pc_next_iv_0[21]),
	.pc_next_iv_0_19(pc_next_iv_0[22]),
	.pc_next_iv_0_20(pc_next_iv_0[23]),
	.pc_next_iv_0_21(pc_next_iv_0[24]),
	.pc_next_iv_0_22(pc_next_iv_0[25]),
	.pc_next_iv_0_23(pc_next_iv_0[26]),
	.pc_next_iv_0_24(pc_next_iv_0[27]),
	.pc_next_iv_0_25(pc_next_iv_0[28]),
	.pc_next_iv_0_26(pc_next_iv_0[29]),
	.pc_next_iv_0_27(pc_next_iv_0[30]),
	.pc_next_iv_0_28(pc_next_iv_0[31]),
	.r32_o_0(r32_o_4[0]),
	.r32_o_1(r32_o_4[1]),
	.r32_o_2(r32_o_3_Z[2]),
	.r32_o_3(r32_o_4[3]),
	.r32_o_4(r32_o_4[4]),
	.r32_o_5(r32_o_4[5]),
	.r32_o_6(r32_o_4[6]),
	.r32_o_7(r32_o_4[7]),
	.r32_o_8(r32_o_4[8]),
	.r32_o_9(r32_o_4[9]),
	.r32_o_10(r32_o_4[10]),
	.r32_o_11(r32_o_4[11]),
	.r32_o_12(r32_o_4[12]),
	.r32_o_13(r32_o_4[13]),
	.r32_o_14(r32_o_4[14]),
	.r32_o_15(r32_o_4[15]),
	.r32_o_16(r32_o_4[16]),
	.r32_o_17(r32_o_4[17]),
	.r32_o_18(r32_o_4[18]),
	.r32_o_19(r32_o_4[19]),
	.r32_o_20(r32_o_4[20]),
	.r32_o_21(r32_o_4[21]),
	.r32_o_22(r32_o_4[22]),
	.r32_o_23(r32_o_4[23]),
	.r32_o_24(r32_o_4[24]),
	.r32_o_25(r32_o_4[25]),
	.r32_o_26(r32_o_3_Z[26]),
	.r32_o_27(r32_o_3_Z[27]),
	.r32_o_28(r32_o_3_Z[28]),
	.r32_o_29(r32_o_3_Z[29]),
	.r32_o_30(r32_o_3_Z[30]),
	.r32_o_31(r32_o_3_Z[31]),
	.un1_pc_add0(un1_pc_add0),
	.un1_pc_add1(un1_pc_add1),
	.un1_pc_add2(un1_pc_add2),
	.un1_pc_add3(un1_pc_add3),
	.un1_pc_add4(un1_pc_add4),
	.un1_pc_add5(un1_pc_add5),
	.un1_pc_add6(un1_pc_add6),
	.un1_pc_add7(un1_pc_add7),
	.un1_pc_add8(un1_pc_add8),
	.un1_pc_add9(un1_pc_add9),
	.un1_pc_add10(un1_pc_add10),
	.un1_pc_add11(un1_pc_add11),
	.un1_pc_add12(un1_pc_add12),
	.un1_pc_add13(un1_pc_add13),
	.un1_pc_add14(un1_pc_add14),
	.un1_pc_add15(un1_pc_add15),
	.un1_pc_add16(un1_pc_add16),
	.un1_pc_add17(un1_pc_add17),
	.un1_pc_add18(un1_pc_add18),
	.un1_pc_add19(un1_pc_add19),
	.un1_pc_add20(un1_pc_add20),
	.un1_pc_add21(un1_pc_add21),
	.un1_pc_add22(un1_pc_add22),
	.un1_pc_add23(un1_pc_add23),
	.un1_pc_add24(un1_pc_add24),
	.un1_pc_add25(un1_pc_add25),
	.un1_pc_add26(un1_pc_add26),
	.un1_pc_add27(un1_pc_add27),
	.un1_pc_add28(un1_pc_add28),
	.un1_pc_add29(un1_pc_add29),
	.un1_pc_add30(un1_pc_add30),
	.un1_pc_add31(un1_pc_add31),
	.un1_pc_next37_0(un1_pc_next37_0),
	.CLK(CLK)
);
// @14:279
  r5_reg rnd_pass0 (
	.rd_sel_o_1(rd_sel_o[1]),
	.rd_sel_o_0(rd_sel_o[0]),
	.r32_o_5(r32_o_2_Z[16]),
	.r32_o_0(r32_o_2_Z[11]),
	.r32_o_6(r32_o_2_Z[17]),
	.r32_o_1(r32_o_2_Z[12]),
	.r32_o_7(r32_o_2_Z[18]),
	.r32_o_2(r32_o_2_Z[13]),
	.r32_o_8(r32_o_2_Z[19]),
	.r32_o_3(r32_o_2_Z[14]),
	.r32_o_9(r32_o_2_Z[20]),
	.r32_o_4(r32_o_2_Z[15]),
	.r5_o_0(r5_o_1[0]),
	.r5_o_1(r5_o_1[1]),
	.r5_o_2(r5_o_1[2]),
	.r5_o_3(r5_o_1[3]),
	.r5_o_4(r5_o_1[4]),
	.CLK(CLK)
);
// @14:288
  r5_reg_1 rnd_pass1 (
	.r5_o_0_0(r5_o_1[0]),
	.r5_o_0_1(r5_o_1[1]),
	.r5_o_0_2(r5_o_1[2]),
	.r5_o_0_3(r5_o_1[3]),
	.r5_o_0_4(r5_o_1[4]),
	.r5_o_0(r5_o_0[0]),
	.r5_o_1(r5_o_0[1]),
	.r5_o_2(r5_o_0[2]),
	.r5_o_3(r5_o_0[3]),
	.r5_o_4(r5_o_0[4]),
	.CLK(CLK)
);
// @14:297
  r5_reg_2 rnd_pass2 (
	.r5_o_0_0(r5_o_0[0]),
	.r5_o_0_1(r5_o_0[1]),
	.r5_o_0_2(r5_o_0[2]),
	.r5_o_0_3(r5_o_0[3]),
	.r5_o_0_4(r5_o_0[4]),
	.r5_o_0(r5_o[0]),
	.r5_o_1(r5_o[1]),
	.r5_o_2(r5_o[2]),
	.r5_o_3(r5_o[3]),
	.r5_o_4(r5_o[4]),
	.CLK(CLK)
);
// @14:306
  r32_reg_7 rs_reg (
	.dout_iv_a_0(dout_iv_a[13]),
	.dout_iv_a_2(dout_iv_a[15]),
	.dout_iv_a_5(dout_iv_a[18]),
	.dout_iv_a_9(dout_iv_a[22]),
	.dout_iv_a_10(dout_iv_a[23]),
	.dout_iv_a_13(dout_iv_a[26]),
	.dout_iv_a_14(dout_iv_a[27]),
	.dout_iv_a_15(dout_iv_a[28]),
	.dout_iv_a_16(dout_iv_a[29]),
	.dout_iv_a_17(dout_iv_a[30]),
	.cop_addr_m_0_0(cop_addr_m_0_0),
	.cop_addr_m_0_2(cop_addr_m_0_2),
	.cop_addr_m_0_5(cop_addr_m_0_5),
	.cop_addr_m_0_9(cop_addr_m_0_9),
	.cop_addr_m_0_10(cop_addr_m_0_10),
	.cop_addr_m_0_13(cop_addr_m_0_13),
	.cop_addr_m_0_14(cop_addr_m_0_14),
	.cop_addr_m_0_15(cop_addr_m_0_15),
	.cop_addr_m_0_16(cop_addr_m_0_16),
	.cop_addr_m_0_17(cop_addr_m_0_17),
	.dout_iv_1_0(dout_iv_1_0_0),
	.dout_iv_1_1(dout_iv_1_1),
	.dout_iv_1_2(dout_iv_1_2),
	.dout_iv_1_3(dout_iv_1[3]),
	.dout_iv_1_4(dout_iv_1_0[4]),
	.dout_iv_1_5(dout_iv_1[5]),
	.dout_iv_1_6(dout_iv_1[6]),
	.dout_iv_1_7(dout_iv_1_0[7]),
	.dout_iv_1_8(dout_iv_1_0[8]),
	.dout_iv_1_9(dout_iv_1[9]),
	.dout_iv_1_10(dout_iv_1[10]),
	.dout_iv_1_11(dout_iv_1_11),
	.dout_iv_1_12(dout_iv_1_0[12]),
	.dout_iv_1_14(dout_iv_1_14),
	.dout_iv_1_16(dout_iv_1[16]),
	.dout_iv_1_17(dout_iv_1_17),
	.dout_iv_1_19(dout_iv_1_19),
	.dout_iv_1_20(dout_iv_1_20),
	.dout_iv_1_21(dout_iv_1_0[21]),
	.dout_iv_1_24(dout_iv_1[24]),
	.dout_iv_1_25(dout_iv_1_0[25]),
	.dout_iv_1_31(dout_iv_1[31]),
	.wb_o_0(wb_o_0),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o[3]),
	.wb_o_4(wb_o[4]),
	.wb_o_5(wb_o[5]),
	.wb_o_6(wb_o[6]),
	.wb_o_7(wb_o[7]),
	.wb_o_8(wb_o_8),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_12(wb_o[12]),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o[15]),
	.wb_o_16(wb_o[16]),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o[18]),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o[21]),
	.wb_o_22(wb_o[22]),
	.wb_o_23(wb_o[23]),
	.wb_o_24(wb_o_24),
	.wb_o_25(wb_o_25),
	.wb_o_26(wb_o_26),
	.wb_o_27(wb_o_27),
	.wb_o_28(wb_o[28]),
	.wb_o_29(wb_o_29),
	.wb_o_30(wb_o_30),
	.wb_o_31(wb_o_31),
	.r32_o_0(r32_o_6[0]),
	.r32_o_1(r32_o_6[1]),
	.r32_o_2(r32_o_4[2]),
	.r32_o_3(r32_o_5[3]),
	.r32_o_4(r32_o_6[4]),
	.r32_o_5(r32_o_6[5]),
	.r32_o_6(r32_o_6[6]),
	.r32_o_7(r32_o_6[7]),
	.r32_o_8(r32_o_6[8]),
	.r32_o_9(r32_o_6[9]),
	.r32_o_10(r32_o_6[10]),
	.r32_o_11(r32_o_6[11]),
	.r32_o_12(r32_o_6[12]),
	.r32_o_13(r32_o_6[13]),
	.r32_o_14(r32_o_6[14]),
	.r32_o_15(r32_o_6[15]),
	.r32_o_16(r32_o_6[16]),
	.r32_o_17(r32_o_6[17]),
	.r32_o_18(r32_o_6[18]),
	.r32_o_19(r32_o_6[19]),
	.r32_o_20(r32_o_6[20]),
	.r32_o_21(r32_o_6[21]),
	.r32_o_22(r32_o_6[22]),
	.r32_o_23(r32_o_6[23]),
	.r32_o_24(r32_o_6[24]),
	.r32_o_25(r32_o_6[25]),
	.r32_o_26(r32_o_5[26]),
	.r32_o_27(r32_o_5[27]),
	.r32_o_28(r32_o_5[28]),
	.r32_o_29(r32_o_5[29]),
	.r32_o_30(r32_o_5[30]),
	.r32_o_31(r32_o_5[31]),
	.dout6_0_a2(dout6_0_a2_0),
	.CLK(CLK)
);
// @14:315
  r32_reg_8 rt_reg (
	.dout_iv_1_0(dout_iv_1[0]),
	.dout_iv_1_1(dout_iv_1_0_1),
	.dout_iv_1_2(dout_iv_1_0[2]),
	.dout_iv_1_3(dout_iv_1_0[3]),
	.dout_iv_1_4(dout_iv_1[4]),
	.dout_iv_1_5(dout_iv_1_0[5]),
	.dout_iv_1_6(dout_iv_1_0[6]),
	.dout_iv_1_7(dout_iv_1[7]),
	.dout_iv_1_8(dout_iv_1_8),
	.dout_iv_1_9(dout_iv_1_0_9),
	.dout_iv_1_10(dout_iv_1_0_10),
	.dout_iv_1_11(dout_iv_1_0[11]),
	.dout_iv_1_12(dout_iv_1[12]),
	.dout_iv_1_13(dout_iv_1_13),
	.dout_iv_1_14(dout_iv_1_0[14]),
	.dout_iv_1_15(dout_iv_1[15]),
	.dout_iv_1_16(dout_iv_1_0[16]),
	.dout_iv_1_17(dout_iv_1_0[17]),
	.dout_iv_1_18(dout_iv_1[18]),
	.dout_iv_1_19(dout_iv_1_0[19]),
	.dout_iv_1_20(dout_iv_1_0[20]),
	.dout_iv_1_21(dout_iv_1[21]),
	.dout_iv_1_22(dout_iv_1[22]),
	.dout_iv_1_23(dout_iv_1[23]),
	.dout_iv_1_24(dout_iv_1_0[24]),
	.dout_iv_1_25(dout_iv_1_25),
	.dout_iv_1_26(dout_iv_1_26),
	.dout_iv_1_27(dout_iv_1_27),
	.dout_iv_1_28(dout_iv_1[28]),
	.dout_iv_1_29(dout_iv_1_29),
	.dout_iv_1_30(dout_iv_1_30),
	.dout_iv_a_0(dout_iv_a[31]),
	.cop_addr_m_0(cop_addr_m_0),
	.wb_o_0(wb_o_0),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_3(wb_o[3]),
	.wb_o_4(wb_o[4]),
	.wb_o_5(wb_o[5]),
	.wb_o_6(wb_o[6]),
	.wb_o_7(wb_o[7]),
	.wb_o_8(wb_o_8),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_12(wb_o[12]),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_15(wb_o[15]),
	.wb_o_16(wb_o[16]),
	.wb_o_17(wb_o_17),
	.wb_o_18(wb_o[18]),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_21(wb_o[21]),
	.wb_o_22(wb_o[22]),
	.wb_o_23(wb_o[23]),
	.wb_o_24(wb_o_24),
	.wb_o_25(wb_o_25),
	.wb_o_26(wb_o_26),
	.wb_o_27(wb_o_27),
	.wb_o_28(wb_o[28]),
	.wb_o_29(wb_o_29),
	.wb_o_30(wb_o_30),
	.wb_o_31(wb_o_31),
	.r32_o_0(r32_o_7[0]),
	.r32_o_1(r32_o_7_1),
	.r32_o_2(r32_o_6_2),
	.r32_o_3(r32_o_7_3),
	.r32_o_4(r32_o_7_4),
	.r32_o_5(r32_o_7_5),
	.r32_o_6(r32_o_7_6),
	.r32_o_7(r32_o_7_7),
	.r32_o_8(r32_o_7_8),
	.r32_o_9(r32_o_7_9),
	.r32_o_10(r32_o_7_10),
	.r32_o_11(r32_o_7_11),
	.r32_o_12(r32_o_7_12),
	.r32_o_13(r32_o_7_13),
	.r32_o_14(r32_o_7_14),
	.r32_o_15(r32_o_7_15),
	.r32_o_16(r32_o_7_16),
	.r32_o_17(r32_o_7_17),
	.r32_o_18(r32_o_7_18),
	.r32_o_19(r32_o_7_19),
	.r32_o_20(r32_o_7_20),
	.r32_o_21(r32_o_7_21),
	.r32_o_22(r32_o_7_22),
	.r32_o_23(r32_o_7_23),
	.r32_o_24(r32_o_7_24),
	.r32_o_25(r32_o_7_25),
	.r32_o_26(r32_o_6_26),
	.r32_o_27(r32_o_6_27),
	.r32_o_28(r32_o_6_28),
	.r32_o_29(r32_o_6_29),
	.r32_o_30(r32_o_6_30),
	.r32_o_31(r32_o_6_31),
	.dout6_0_a2(dout6_0_a2),
	.CLK(CLK)
);
endmodule /* mips_core */

// VQM4.1+ 
module uart_read (
  buffer_reg_7,
  buffer_reg_6,
  buffer_reg_5,
  buffer_reg_4,
  buffer_reg_3,
  buffer_reg_2,
  buffer_reg_1,
  buffer_reg_0,
  un1_clk_ctr_equ0_0_a5_1,
  un1_clk_ctr_equ0_0_a2_0,
  un1_clk_ctr_equ0_0_a2,
  G_364,
  G_356,
  ser_rxd_c,
  int_req,
  rr_rst,
  clk_ctr_equ15_0_a2,
  CLK
);
output buffer_reg_7 ;
output buffer_reg_6 ;
output buffer_reg_5 ;
output buffer_reg_4 ;
output buffer_reg_3 ;
output buffer_reg_2 ;
output buffer_reg_1 ;
output buffer_reg_0 ;
output un1_clk_ctr_equ0_0_a5_1 ;
output un1_clk_ctr_equ0_0_a2_0 ;
output un1_clk_ctr_equ0_0_a2 ;
input G_364 ;
input G_356 ;
input ser_rxd_c ;
output int_req ;
input rr_rst ;
output clk_ctr_equ15_0_a2 ;
input CLK ;
wire buffer_reg_7 ;
wire buffer_reg_6 ;
wire buffer_reg_5 ;
wire buffer_reg_4 ;
wire buffer_reg_3 ;
wire buffer_reg_2 ;
wire buffer_reg_1 ;
wire buffer_reg_0 ;
wire un1_clk_ctr_equ0_0_a5_1 ;
wire un1_clk_ctr_equ0_0_a2_0 ;
wire un1_clk_ctr_equ0_0_a2 ;
wire G_364 ;
wire G_356 ;
wire ser_rxd_c ;
wire int_req ;
wire rr_rst ;
wire clk_ctr_equ15_0_a2 ;
wire CLK ;
wire [2:0] bit_ctr;
wire [1:0] bit_ctr_cout;
wire [15:0] clk_ctr;
wire [14:0] clk_ctr_cout;
wire [4:1] ua_state;
wire [2:2] ua_state_ns_0_a;
wire [0:0] ua_state_i;
wire [7:0] rx_sr;
wire bit_ctr23_i_i ;
wire VCC ;
wire clk_ctr27_i_i ;
wire rxq1 ;
wire clk_ctr27_i_0_a ;
wire clk_ctr27_i_0_a5_4 ;
wire clk_ctr27_i_0_a5_5 ;
wire clk_ctr_equ15_0_a2_a ;
wire clk_ctr27_i_0_a5_5_a ;
wire un1_clk_ctr_equ0_0_a2_0_a ;
wire un1_clk_ctr_equ0_0_a2_a ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire GND ;
wire rr_rst_i ;
wire clk_ctr27_i_i_i ;
wire bit_ctr23_i_i_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:284
  cyclone_lcell bit_ctr_0__Z (
	.regout(bit_ctr[0]),
	.cout(bit_ctr_cout[0]),
	.clk(CLK),
	.dataa(bit_ctr[0]),
	.datab(clk_ctr_equ15_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(bit_ctr23_i_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr_0__Z.operation_mode="arithmetic";
defparam bit_ctr_0__Z.output_mode="reg_only";
defparam bit_ctr_0__Z.lut_mask="6688";
defparam bit_ctr_0__Z.synch_mode="on";
defparam bit_ctr_0__Z.sum_lutc_input="datac";
// @17:284
  cyclone_lcell bit_ctr_1__Z (
	.regout(bit_ctr[1]),
	.cout(bit_ctr_cout[1]),
	.clk(CLK),
	.dataa(bit_ctr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(bit_ctr23_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(bit_ctr_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr_1__Z.cin_used="true";
defparam bit_ctr_1__Z.operation_mode="arithmetic";
defparam bit_ctr_1__Z.output_mode="reg_only";
defparam bit_ctr_1__Z.lut_mask="5aa0";
defparam bit_ctr_1__Z.synch_mode="on";
defparam bit_ctr_1__Z.sum_lutc_input="cin";
// @17:284
  cyclone_lcell bit_ctr_2__Z (
	.regout(bit_ctr[2]),
	.clk(CLK),
	.dataa(bit_ctr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(bit_ctr23_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(bit_ctr_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr_2__Z.cin_used="true";
defparam bit_ctr_2__Z.operation_mode="normal";
defparam bit_ctr_2__Z.output_mode="reg_only";
defparam bit_ctr_2__Z.lut_mask="5a5a";
defparam bit_ctr_2__Z.synch_mode="on";
defparam bit_ctr_2__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_0__Z (
	.regout(clk_ctr[0]),
	.cout(clk_ctr_cout[0]),
	.clk(CLK),
	.dataa(clk_ctr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_0__Z.operation_mode="arithmetic";
defparam clk_ctr_0__Z.output_mode="reg_only";
defparam clk_ctr_0__Z.lut_mask="55aa";
defparam clk_ctr_0__Z.synch_mode="on";
defparam clk_ctr_0__Z.sum_lutc_input="datac";
// @17:271
  cyclone_lcell clk_ctr_1__Z (
	.regout(clk_ctr[1]),
	.cout(clk_ctr_cout[1]),
	.clk(CLK),
	.dataa(clk_ctr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_1__Z.cin_used="true";
defparam clk_ctr_1__Z.operation_mode="arithmetic";
defparam clk_ctr_1__Z.output_mode="reg_only";
defparam clk_ctr_1__Z.lut_mask="5aa0";
defparam clk_ctr_1__Z.synch_mode="on";
defparam clk_ctr_1__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_2__Z (
	.regout(clk_ctr[2]),
	.cout(clk_ctr_cout[2]),
	.clk(CLK),
	.dataa(clk_ctr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_2__Z.cin_used="true";
defparam clk_ctr_2__Z.operation_mode="arithmetic";
defparam clk_ctr_2__Z.output_mode="reg_only";
defparam clk_ctr_2__Z.lut_mask="5aa0";
defparam clk_ctr_2__Z.synch_mode="on";
defparam clk_ctr_2__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_3__Z (
	.regout(clk_ctr[3]),
	.cout(clk_ctr_cout[3]),
	.clk(CLK),
	.dataa(clk_ctr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_3__Z.cin_used="true";
defparam clk_ctr_3__Z.operation_mode="arithmetic";
defparam clk_ctr_3__Z.output_mode="reg_only";
defparam clk_ctr_3__Z.lut_mask="5aa0";
defparam clk_ctr_3__Z.synch_mode="on";
defparam clk_ctr_3__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_4__Z (
	.regout(clk_ctr[4]),
	.cout(clk_ctr_cout[4]),
	.clk(CLK),
	.dataa(clk_ctr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_4__Z.cin_used="true";
defparam clk_ctr_4__Z.operation_mode="arithmetic";
defparam clk_ctr_4__Z.output_mode="reg_only";
defparam clk_ctr_4__Z.lut_mask="5aa0";
defparam clk_ctr_4__Z.synch_mode="on";
defparam clk_ctr_4__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_5__Z (
	.regout(clk_ctr[5]),
	.cout(clk_ctr_cout[5]),
	.clk(CLK),
	.dataa(clk_ctr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_5__Z.cin_used="true";
defparam clk_ctr_5__Z.operation_mode="arithmetic";
defparam clk_ctr_5__Z.output_mode="reg_only";
defparam clk_ctr_5__Z.lut_mask="5aa0";
defparam clk_ctr_5__Z.synch_mode="on";
defparam clk_ctr_5__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_6__Z (
	.regout(clk_ctr[6]),
	.cout(clk_ctr_cout[6]),
	.clk(CLK),
	.dataa(clk_ctr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_6__Z.cin_used="true";
defparam clk_ctr_6__Z.operation_mode="arithmetic";
defparam clk_ctr_6__Z.output_mode="reg_only";
defparam clk_ctr_6__Z.lut_mask="5aa0";
defparam clk_ctr_6__Z.synch_mode="on";
defparam clk_ctr_6__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_7__Z (
	.regout(clk_ctr[7]),
	.cout(clk_ctr_cout[7]),
	.clk(CLK),
	.dataa(clk_ctr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[6]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_7__Z.cin_used="true";
defparam clk_ctr_7__Z.operation_mode="arithmetic";
defparam clk_ctr_7__Z.output_mode="reg_only";
defparam clk_ctr_7__Z.lut_mask="5aa0";
defparam clk_ctr_7__Z.synch_mode="on";
defparam clk_ctr_7__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_8__Z (
	.regout(clk_ctr[8]),
	.cout(clk_ctr_cout[8]),
	.clk(CLK),
	.dataa(clk_ctr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[7]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_8__Z.cin_used="true";
defparam clk_ctr_8__Z.operation_mode="arithmetic";
defparam clk_ctr_8__Z.output_mode="reg_only";
defparam clk_ctr_8__Z.lut_mask="5aa0";
defparam clk_ctr_8__Z.synch_mode="on";
defparam clk_ctr_8__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_9__Z (
	.regout(clk_ctr[9]),
	.cout(clk_ctr_cout[9]),
	.clk(CLK),
	.dataa(clk_ctr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[8]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_9__Z.cin_used="true";
defparam clk_ctr_9__Z.operation_mode="arithmetic";
defparam clk_ctr_9__Z.output_mode="reg_only";
defparam clk_ctr_9__Z.lut_mask="5aa0";
defparam clk_ctr_9__Z.synch_mode="on";
defparam clk_ctr_9__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_10__Z (
	.regout(clk_ctr[10]),
	.cout(clk_ctr_cout[10]),
	.clk(CLK),
	.dataa(clk_ctr[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[9]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_10__Z.cin_used="true";
defparam clk_ctr_10__Z.operation_mode="arithmetic";
defparam clk_ctr_10__Z.output_mode="reg_only";
defparam clk_ctr_10__Z.lut_mask="5aa0";
defparam clk_ctr_10__Z.synch_mode="on";
defparam clk_ctr_10__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_11__Z (
	.regout(clk_ctr[11]),
	.cout(clk_ctr_cout[11]),
	.clk(CLK),
	.dataa(clk_ctr[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[10]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_11__Z.cin_used="true";
defparam clk_ctr_11__Z.operation_mode="arithmetic";
defparam clk_ctr_11__Z.output_mode="reg_only";
defparam clk_ctr_11__Z.lut_mask="5aa0";
defparam clk_ctr_11__Z.synch_mode="on";
defparam clk_ctr_11__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_12__Z (
	.regout(clk_ctr[12]),
	.cout(clk_ctr_cout[12]),
	.clk(CLK),
	.dataa(clk_ctr[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[11]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_12__Z.cin_used="true";
defparam clk_ctr_12__Z.operation_mode="arithmetic";
defparam clk_ctr_12__Z.output_mode="reg_only";
defparam clk_ctr_12__Z.lut_mask="5aa0";
defparam clk_ctr_12__Z.synch_mode="on";
defparam clk_ctr_12__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_13__Z (
	.regout(clk_ctr[13]),
	.cout(clk_ctr_cout[13]),
	.clk(CLK),
	.dataa(clk_ctr[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[12]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_13__Z.cin_used="true";
defparam clk_ctr_13__Z.operation_mode="arithmetic";
defparam clk_ctr_13__Z.output_mode="reg_only";
defparam clk_ctr_13__Z.lut_mask="5aa0";
defparam clk_ctr_13__Z.synch_mode="on";
defparam clk_ctr_13__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_14__Z (
	.regout(clk_ctr[14]),
	.cout(clk_ctr_cout[14]),
	.clk(CLK),
	.dataa(clk_ctr[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[13]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_14__Z.cin_used="true";
defparam clk_ctr_14__Z.operation_mode="arithmetic";
defparam clk_ctr_14__Z.output_mode="reg_only";
defparam clk_ctr_14__Z.lut_mask="5aa0";
defparam clk_ctr_14__Z.synch_mode="on";
defparam clk_ctr_14__Z.sum_lutc_input="cin";
// @17:271
  cyclone_lcell clk_ctr_15__Z (
	.regout(clk_ctr[15]),
	.clk(CLK),
	.dataa(clk_ctr[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr27_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout[14]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_15__Z.cin_used="true";
defparam clk_ctr_15__Z.operation_mode="normal";
defparam clk_ctr_15__Z.output_mode="reg_only";
defparam clk_ctr_15__Z.lut_mask="5a5a";
defparam clk_ctr_15__Z.synch_mode="on";
defparam clk_ctr_15__Z.sum_lutc_input="cin";
// @17:309
  cyclone_lcell ua_state_4__Z (
	.regout(ua_state[4]),
	.clk(CLK),
	.dataa(ua_state[3]),
	.datab(clk_ctr_equ15_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_4__Z.operation_mode="normal";
defparam ua_state_4__Z.output_mode="reg_only";
defparam ua_state_4__Z.lut_mask="8888";
defparam ua_state_4__Z.synch_mode="on";
defparam ua_state_4__Z.sum_lutc_input="datac";
// @17:308
  cyclone_lcell ua_state_3__Z (
	.regout(ua_state[3]),
	.clk(CLK),
	.dataa(ua_state[3]),
	.datab(ua_state[2]),
	.datac(ua_state_ns_0_a[2]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_3__Z.operation_mode="normal";
defparam ua_state_3__Z.output_mode="reg_only";
defparam ua_state_3__Z.lut_mask="04aa";
defparam ua_state_3__Z.synch_mode="on";
defparam ua_state_3__Z.sum_lutc_input="datac";
// @17:307
  cyclone_lcell ua_state_2__Z (
	.regout(ua_state[2]),
	.clk(CLK),
	.dataa(ua_state[2]),
	.datab(ua_state[1]),
	.datac(ua_state_ns_0_a[2]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_2__Z.operation_mode="normal";
defparam ua_state_2__Z.output_mode="reg_only";
defparam ua_state_2__Z.lut_mask="ecaa";
defparam ua_state_2__Z.synch_mode="on";
defparam ua_state_2__Z.sum_lutc_input="datac";
// @17:306
  cyclone_lcell ua_state_1__Z (
	.regout(ua_state[1]),
	.clk(CLK),
	.dataa(rxq1),
	.datab(ua_state_i[0]),
	.datac(ua_state[1]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_1__Z.operation_mode="normal";
defparam ua_state_1__Z.output_mode="reg_only";
defparam ua_state_1__Z.lut_mask="11f1";
defparam ua_state_1__Z.synch_mode="on";
defparam ua_state_1__Z.sum_lutc_input="datac";
// @17:305
  cyclone_lcell ua_state_i_0__Z (
	.regout(ua_state_i[0]),
	.clk(CLK),
	.dataa(rxq1),
	.datab(ua_state_i[0]),
	.datac(ua_state[4]),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_i_0__Z.operation_mode="normal";
defparam ua_state_i_0__Z.output_mode="reg_only";
defparam ua_state_i_0__Z.lut_mask="0d0d";
defparam ua_state_i_0__Z.synch_mode="on";
defparam ua_state_i_0__Z.sum_lutc_input="datac";
// @17:323
  cyclone_lcell int_req_Z (
	.regout(int_req),
	.clk(CLK),
	.dataa(ua_state[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam int_req_Z.operation_mode="normal";
defparam int_req_Z.output_mode="reg_only";
defparam int_req_Z.lut_mask="aaaa";
defparam int_req_Z.synch_mode="on";
defparam int_req_Z.sum_lutc_input="datac";
// @17:266
  cyclone_lcell rxq1_Z (
	.regout(rxq1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(ser_rxd_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rxq1_Z.operation_mode="normal";
defparam rxq1_Z.output_mode="reg_only";
defparam rxq1_Z.lut_mask="ff00";
defparam rxq1_Z.synch_mode="off";
defparam rxq1_Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_0__Z (
	.regout(rx_sr[0]),
	.clk(CLK),
	.dataa(rx_sr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_0__Z.operation_mode="normal";
defparam rx_sr_0__Z.output_mode="reg_only";
defparam rx_sr_0__Z.lut_mask="aaaa";
defparam rx_sr_0__Z.synch_mode="on";
defparam rx_sr_0__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_1__Z (
	.regout(rx_sr[1]),
	.clk(CLK),
	.dataa(rx_sr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_1__Z.operation_mode="normal";
defparam rx_sr_1__Z.output_mode="reg_only";
defparam rx_sr_1__Z.lut_mask="aaaa";
defparam rx_sr_1__Z.synch_mode="on";
defparam rx_sr_1__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_2__Z (
	.regout(rx_sr[2]),
	.clk(CLK),
	.dataa(rx_sr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_2__Z.operation_mode="normal";
defparam rx_sr_2__Z.output_mode="reg_only";
defparam rx_sr_2__Z.lut_mask="aaaa";
defparam rx_sr_2__Z.synch_mode="on";
defparam rx_sr_2__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_3__Z (
	.regout(rx_sr[3]),
	.clk(CLK),
	.dataa(rx_sr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_3__Z.operation_mode="normal";
defparam rx_sr_3__Z.output_mode="reg_only";
defparam rx_sr_3__Z.lut_mask="aaaa";
defparam rx_sr_3__Z.synch_mode="on";
defparam rx_sr_3__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_4__Z (
	.regout(rx_sr[4]),
	.clk(CLK),
	.dataa(rx_sr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_4__Z.operation_mode="normal";
defparam rx_sr_4__Z.output_mode="reg_only";
defparam rx_sr_4__Z.lut_mask="aaaa";
defparam rx_sr_4__Z.synch_mode="on";
defparam rx_sr_4__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_5__Z (
	.regout(rx_sr[5]),
	.clk(CLK),
	.dataa(rx_sr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_5__Z.operation_mode="normal";
defparam rx_sr_5__Z.output_mode="reg_only";
defparam rx_sr_5__Z.lut_mask="aaaa";
defparam rx_sr_5__Z.synch_mode="on";
defparam rx_sr_5__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_6__Z (
	.regout(rx_sr[6]),
	.clk(CLK),
	.dataa(rx_sr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_6__Z.operation_mode="normal";
defparam rx_sr_6__Z.output_mode="reg_only";
defparam rx_sr_6__Z.lut_mask="aaaa";
defparam rx_sr_6__Z.synch_mode="on";
defparam rx_sr_6__Z.sum_lutc_input="datac";
// @17:331
  cyclone_lcell rx_sr_7__Z (
	.regout(rx_sr[7]),
	.clk(CLK),
	.dataa(rxq1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_356),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rx_sr_7__Z.operation_mode="normal";
defparam rx_sr_7__Z.output_mode="reg_only";
defparam rx_sr_7__Z.lut_mask="aaaa";
defparam rx_sr_7__Z.synch_mode="on";
defparam rx_sr_7__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_0__Z (
	.regout(buffer_reg_0),
	.clk(CLK),
	.dataa(rx_sr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_0__Z.operation_mode="normal";
defparam buffer_reg_0__Z.output_mode="reg_only";
defparam buffer_reg_0__Z.lut_mask="aaaa";
defparam buffer_reg_0__Z.synch_mode="on";
defparam buffer_reg_0__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_1__Z (
	.regout(buffer_reg_1),
	.clk(CLK),
	.dataa(rx_sr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_1__Z.operation_mode="normal";
defparam buffer_reg_1__Z.output_mode="reg_only";
defparam buffer_reg_1__Z.lut_mask="aaaa";
defparam buffer_reg_1__Z.synch_mode="on";
defparam buffer_reg_1__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_2__Z (
	.regout(buffer_reg_2),
	.clk(CLK),
	.dataa(rx_sr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_2__Z.operation_mode="normal";
defparam buffer_reg_2__Z.output_mode="reg_only";
defparam buffer_reg_2__Z.lut_mask="aaaa";
defparam buffer_reg_2__Z.synch_mode="on";
defparam buffer_reg_2__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_3__Z (
	.regout(buffer_reg_3),
	.clk(CLK),
	.dataa(rx_sr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_3__Z.operation_mode="normal";
defparam buffer_reg_3__Z.output_mode="reg_only";
defparam buffer_reg_3__Z.lut_mask="aaaa";
defparam buffer_reg_3__Z.synch_mode="on";
defparam buffer_reg_3__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_4__Z (
	.regout(buffer_reg_4),
	.clk(CLK),
	.dataa(rx_sr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_4__Z.operation_mode="normal";
defparam buffer_reg_4__Z.output_mode="reg_only";
defparam buffer_reg_4__Z.lut_mask="aaaa";
defparam buffer_reg_4__Z.synch_mode="on";
defparam buffer_reg_4__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_5__Z (
	.regout(buffer_reg_5),
	.clk(CLK),
	.dataa(rx_sr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_5__Z.operation_mode="normal";
defparam buffer_reg_5__Z.output_mode="reg_only";
defparam buffer_reg_5__Z.lut_mask="aaaa";
defparam buffer_reg_5__Z.synch_mode="on";
defparam buffer_reg_5__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_6__Z (
	.regout(buffer_reg_6),
	.clk(CLK),
	.dataa(rx_sr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_6__Z.operation_mode="normal";
defparam buffer_reg_6__Z.output_mode="reg_only";
defparam buffer_reg_6__Z.lut_mask="aaaa";
defparam buffer_reg_6__Z.synch_mode="on";
defparam buffer_reg_6__Z.sum_lutc_input="datac";
// @17:317
  cyclone_lcell buffer_reg_7__Z (
	.regout(buffer_reg_7),
	.clk(CLK),
	.dataa(rx_sr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_364),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam buffer_reg_7__Z.operation_mode="normal";
defparam buffer_reg_7__Z.output_mode="reg_only";
defparam buffer_reg_7__Z.lut_mask="aaaa";
defparam buffer_reg_7__Z.synch_mode="on";
defparam buffer_reg_7__Z.sum_lutc_input="datac";
// @17:66
  cyclone_lcell clk_ctr27_i_0 (
	.combout(clk_ctr27_i_i),
	.dataa(ua_state_i[0]),
	.datab(ua_state[4]),
	.datac(rr_rst),
	.datad(clk_ctr27_i_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr27_i_0.operation_mode="normal";
defparam clk_ctr27_i_0.output_mode="comb_only";
defparam clk_ctr27_i_0.lut_mask="2000";
defparam clk_ctr27_i_0.synch_mode="off";
defparam clk_ctr27_i_0.sum_lutc_input="datac";
// @17:66
  cyclone_lcell clk_ctr27_i_0_a_cZ (
	.combout(clk_ctr27_i_0_a),
	.dataa(clk_ctr[0]),
	.datab(clk_ctr27_i_0_a5_4),
	.datac(clk_ctr27_i_0_a5_5),
	.datad(un1_clk_ctr_equ0_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr27_i_0_a_cZ.operation_mode="normal";
defparam clk_ctr27_i_0_a_cZ.output_mode="comb_only";
defparam clk_ctr27_i_0_a_cZ.lut_mask="7fff";
defparam clk_ctr27_i_0_a_cZ.synch_mode="off";
defparam clk_ctr27_i_0_a_cZ.sum_lutc_input="datac";
// @17:278
  cyclone_lcell clk_ctr_equ15_0_a2_cZ (
	.combout(clk_ctr_equ15_0_a2),
	.dataa(clk_ctr[0]),
	.datab(clk_ctr_equ15_0_a2_a),
	.datac(un1_clk_ctr_equ0_0_a2),
	.datad(un1_clk_ctr_equ0_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_equ15_0_a2_cZ.operation_mode="normal";
defparam clk_ctr_equ15_0_a2_cZ.output_mode="comb_only";
defparam clk_ctr_equ15_0_a2_cZ.lut_mask="8000";
defparam clk_ctr_equ15_0_a2_cZ.synch_mode="off";
defparam clk_ctr_equ15_0_a2_cZ.sum_lutc_input="datac";
// @17:278
  cyclone_lcell clk_ctr_equ15_0_a2_a_cZ (
	.combout(clk_ctr_equ15_0_a2_a),
	.dataa(clk_ctr[2]),
	.datab(clk_ctr[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_equ15_0_a2_a_cZ.operation_mode="normal";
defparam clk_ctr_equ15_0_a2_a_cZ.output_mode="comb_only";
defparam clk_ctr_equ15_0_a2_a_cZ.lut_mask="2222";
defparam clk_ctr_equ15_0_a2_a_cZ.synch_mode="off";
defparam clk_ctr_equ15_0_a2_a_cZ.sum_lutc_input="datac";
// @17:301
  cyclone_lcell ua_state_ns_0_a_2_ (
	.combout(ua_state_ns_0_a[2]),
	.dataa(bit_ctr[1]),
	.datab(bit_ctr[2]),
	.datac(bit_ctr[0]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_ns_0_a_2_.operation_mode="normal";
defparam ua_state_ns_0_a_2_.output_mode="comb_only";
defparam ua_state_ns_0_a_2_.lut_mask="7f7f";
defparam ua_state_ns_0_a_2_.synch_mode="off";
defparam ua_state_ns_0_a_2_.sum_lutc_input="datac";
// @17:66
  cyclone_lcell clk_ctr27_i_0_a5_5_cZ (
	.combout(clk_ctr27_i_0_a5_5),
	.dataa(clk_ctr[2]),
	.datab(clk_ctr[3]),
	.datac(clk_ctr[8]),
	.datad(clk_ctr27_i_0_a5_5_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr27_i_0_a5_5_cZ.operation_mode="normal";
defparam clk_ctr27_i_0_a5_5_cZ.output_mode="comb_only";
defparam clk_ctr27_i_0_a5_5_cZ.lut_mask="0400";
defparam clk_ctr27_i_0_a5_5_cZ.synch_mode="off";
defparam clk_ctr27_i_0_a5_5_cZ.sum_lutc_input="datac";
// @17:66
  cyclone_lcell clk_ctr27_i_0_a5_5_a_cZ (
	.combout(clk_ctr27_i_0_a5_5_a),
	.dataa(clk_ctr[11]),
	.datab(clk_ctr[10]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr27_i_0_a5_5_a_cZ.operation_mode="normal";
defparam clk_ctr27_i_0_a5_5_a_cZ.output_mode="comb_only";
defparam clk_ctr27_i_0_a5_5_a_cZ.lut_mask="2222";
defparam clk_ctr27_i_0_a5_5_a_cZ.synch_mode="off";
defparam clk_ctr27_i_0_a5_5_a_cZ.sum_lutc_input="datac";
// @17:319
  cyclone_lcell un1_clk_ctr_equ0_0_a2_0_cZ (
	.combout(un1_clk_ctr_equ0_0_a2_0),
	.dataa(clk_ctr[5]),
	.datab(clk_ctr[10]),
	.datac(clk_ctr[8]),
	.datad(un1_clk_ctr_equ0_0_a2_0_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_clk_ctr_equ0_0_a2_0_cZ.operation_mode="normal";
defparam un1_clk_ctr_equ0_0_a2_0_cZ.output_mode="comb_only";
defparam un1_clk_ctr_equ0_0_a2_0_cZ.lut_mask="4000";
defparam un1_clk_ctr_equ0_0_a2_0_cZ.synch_mode="off";
defparam un1_clk_ctr_equ0_0_a2_0_cZ.sum_lutc_input="datac";
// @17:319
  cyclone_lcell un1_clk_ctr_equ0_0_a2_0_a_cZ (
	.combout(un1_clk_ctr_equ0_0_a2_0_a),
	.dataa(clk_ctr[4]),
	.datab(clk_ctr[9]),
	.datac(clk_ctr[1]),
	.datad(clk_ctr[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_clk_ctr_equ0_0_a2_0_a_cZ.operation_mode="normal";
defparam un1_clk_ctr_equ0_0_a2_0_a_cZ.output_mode="comb_only";
defparam un1_clk_ctr_equ0_0_a2_0_a_cZ.lut_mask="0002";
defparam un1_clk_ctr_equ0_0_a2_0_a_cZ.synch_mode="off";
defparam un1_clk_ctr_equ0_0_a2_0_a_cZ.sum_lutc_input="datac";
// @17:319
  cyclone_lcell un1_clk_ctr_equ0_0_a2_cZ (
	.combout(un1_clk_ctr_equ0_0_a2),
	.dataa(clk_ctr[15]),
	.datab(clk_ctr[14]),
	.datac(clk_ctr[13]),
	.datad(un1_clk_ctr_equ0_0_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_clk_ctr_equ0_0_a2_cZ.operation_mode="normal";
defparam un1_clk_ctr_equ0_0_a2_cZ.output_mode="comb_only";
defparam un1_clk_ctr_equ0_0_a2_cZ.lut_mask="0100";
defparam un1_clk_ctr_equ0_0_a2_cZ.synch_mode="off";
defparam un1_clk_ctr_equ0_0_a2_cZ.sum_lutc_input="datac";
// @17:319
  cyclone_lcell un1_clk_ctr_equ0_0_a2_a_cZ (
	.combout(un1_clk_ctr_equ0_0_a2_a),
	.dataa(clk_ctr[6]),
	.datab(clk_ctr[7]),
	.datac(clk_ctr[12]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_clk_ctr_equ0_0_a2_a_cZ.operation_mode="normal";
defparam un1_clk_ctr_equ0_0_a2_a_cZ.output_mode="comb_only";
defparam un1_clk_ctr_equ0_0_a2_a_cZ.lut_mask="0101";
defparam un1_clk_ctr_equ0_0_a2_a_cZ.synch_mode="off";
defparam un1_clk_ctr_equ0_0_a2_a_cZ.sum_lutc_input="datac";
// @17:319
  cyclone_lcell un1_clk_ctr_equ0_0_a5_1_cZ (
	.combout(un1_clk_ctr_equ0_0_a5_1),
	.dataa(clk_ctr[0]),
	.datab(ua_state[3]),
	.datac(clk_ctr[3]),
	.datad(clk_ctr[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_clk_ctr_equ0_0_a5_1_cZ.operation_mode="normal";
defparam un1_clk_ctr_equ0_0_a5_1_cZ.output_mode="comb_only";
defparam un1_clk_ctr_equ0_0_a5_1_cZ.lut_mask="0040";
defparam un1_clk_ctr_equ0_0_a5_1_cZ.synch_mode="off";
defparam un1_clk_ctr_equ0_0_a5_1_cZ.sum_lutc_input="datac";
// @17:66
  cyclone_lcell clk_ctr27_i_0_a5_4_cZ (
	.combout(clk_ctr27_i_0_a5_4),
	.dataa(clk_ctr[5]),
	.datab(clk_ctr[4]),
	.datac(clk_ctr[1]),
	.datad(clk_ctr[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr27_i_0_a5_4_cZ.operation_mode="normal";
defparam clk_ctr27_i_0_a5_4_cZ.output_mode="comb_only";
defparam clk_ctr27_i_0_a5_4_cZ.lut_mask="2000";
defparam clk_ctr27_i_0_a5_4_cZ.synch_mode="off";
defparam clk_ctr27_i_0_a5_4_cZ.sum_lutc_input="datac";
// @17:66
  cyclone_lcell bit_ctr23_i_0 (
	.combout(bit_ctr23_i_i),
	.dataa(ua_state[2]),
	.datab(rr_rst),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr23_i_0.operation_mode="normal";
defparam bit_ctr23_i_0.output_mode="comb_only";
defparam bit_ctr23_i_0.lut_mask="8888";
defparam bit_ctr23_i_0.synch_mode="off";
defparam bit_ctr23_i_0.sum_lutc_input="datac";
//@17:301
  assign  rr_rst_i = ~ rr_rst;
  assign  clk_ctr27_i_i_i = ~ clk_ctr27_i_i;
  assign  bit_ctr23_i_i_i = ~ bit_ctr23_i_i;
endmodule /* uart_read */

// VQM4.1+ 
module rxd_d (
  cmd_0,
  int_req,
  CLK,
  q
);
input cmd_0 ;
input int_req ;
input CLK ;
output q ;
wire cmd_0 ;
wire int_req ;
wire CLK ;
wire q ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:18
  cyclone_lcell q_Z (
	.regout(q),
	.clk(CLK),
	.dataa(int_req),
	.datab(q),
	.datac(cmd_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_Z.operation_mode="normal";
defparam q_Z.output_mode="reg_only";
defparam q_Z.lut_mask="0e0e";
defparam q_Z.synch_mode="off";
defparam q_Z.sum_lutc_input="datac";
endmodule /* rxd_d */

// VQM4.1+ 
module scfifo_Z6 (
  data,
  clock,
  wrreq,
  rdreq,
  q,
  usedw,
  full,
  empty,
  almost_full,
  almost_empty
);
input [7:0] data ;
input clock ;
input wrreq ;
input rdreq ;
output [7:0] q ;
output [8:0] usedw ;
output full ;
output empty ;
output almost_full ;
output almost_empty ;
scfifo U1 (
  .data(data),
  .clock(clock),
  .wrreq(wrreq),
  .rdreq(rdreq),
  .q(q),
  .usedw(usedw),
  .full(full),
  .empty(empty),
  .almost_full(almost_full),
  .almost_empty(almost_empty)
 );
defparam U1.lpm_type =  "scfifo";
defparam U1.add_ram_output_register =  "OFF";
defparam U1.use_eab =  "ON";
defparam U1.lpm_hint =  "RAM_BLOCK_TYPE=AUTO";
defparam U1.overflow_checking =  "ON";
defparam U1.underflow_checking =  "ON";
defparam U1.intended_device_family =  "Cyclone";
defparam U1.lpm_showahead =  "OFF";
defparam U1.lpm_numwords =  512;
defparam U1.lpm_widthu =  9;
defparam U1.lpm_width =  8;
endmodule /* scfifo_Z6 */

// VQM4.1+ 
module fifo512_cyclone (
  queue_data_7,
  queue_data_6,
  queue_data_5,
  queue_data_4,
  queue_data_3,
  queue_data_2,
  queue_data_1,
  queue_data_0,
  ua_state_ns_0_a2_0_0,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_4,
  r32_o_3,
  r32_o_2,
  r32_o_1,
  r32_o_0,
  empty,
  w_txd_busy,
  wr_uartdata_0_a2,
  CLK
);
output queue_data_7 ;
output queue_data_6 ;
output queue_data_5 ;
output queue_data_4 ;
output queue_data_3 ;
output queue_data_2 ;
output queue_data_1 ;
output queue_data_0 ;
input ua_state_ns_0_a2_0_0 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_1 ;
input r32_o_0 ;
output empty ;
output w_txd_busy ;
input wr_uartdata_0_a2 ;
input CLK ;
wire queue_data_7 ;
wire queue_data_6 ;
wire queue_data_5 ;
wire queue_data_4 ;
wire queue_data_3 ;
wire queue_data_2 ;
wire queue_data_1 ;
wire queue_data_0 ;
wire ua_state_ns_0_a2_0_0 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire empty ;
wire w_txd_busy ;
wire wr_uartdata_0_a2 ;
wire CLK ;
wire [8:0] usedw;
wire NC0 ;
wire NC1 ;
wire almost_full ;
wire almost_empty ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @19:66
  scfifo_Z6 scfifo_component (
	.data({r32_o_7, r32_o_6, r32_o_5, r32_o_4, r32_o_3, r32_o_2, r32_o_1, 
   r32_o_0}),
	.clock(CLK),
	.wrreq(wr_uartdata_0_a2),
	.rdreq(ua_state_ns_0_a2_0_0),
	.q({queue_data_7, queue_data_6, queue_data_5, queue_data_4, queue_data_3, 
   queue_data_2, queue_data_1, queue_data_0}),
	.usedw({usedw[8], usedw[7], usedw[6], usedw[5], usedw[4], usedw[3], usedw[2], 
   usedw[1], usedw[0]}),
	.full(w_txd_busy),
	.empty(empty),
	.almost_full(almost_full),
	.almost_empty(almost_empty)
);
endmodule /* fifo512_cyclone */

// VQM4.1+ 
module uart_write (
  r32_o_0,
  r32_o_1,
  r32_o_2,
  r32_o_3,
  r32_o_4,
  r32_o_5,
  r32_o_6,
  r32_o_7,
  ua_state_1,
  ua_state_2,
  wr_uartdata_0_a2,
  w_txd_busy,
  G_372,
  G_237,
  txd,
  read_request_ff,
  rr_rst,
  clk_ctr_equ15_0_a2,
  CLK
);
input r32_o_0 ;
input r32_o_1 ;
input r32_o_2 ;
input r32_o_3 ;
input r32_o_4 ;
input r32_o_5 ;
input r32_o_6 ;
input r32_o_7 ;
output ua_state_1 ;
output ua_state_2 ;
input wr_uartdata_0_a2 ;
output w_txd_busy ;
input G_372 ;
input G_237 ;
output txd ;
output read_request_ff ;
input rr_rst ;
output clk_ctr_equ15_0_a2 ;
input CLK ;
wire r32_o_0 ;
wire r32_o_1 ;
wire r32_o_2 ;
wire r32_o_3 ;
wire r32_o_4 ;
wire r32_o_5 ;
wire r32_o_6 ;
wire r32_o_7 ;
wire ua_state_1 ;
wire ua_state_2 ;
wire wr_uartdata_0_a2 ;
wire w_txd_busy ;
wire G_372 ;
wire G_237 ;
wire txd ;
wire read_request_ff ;
wire rr_rst ;
wire clk_ctr_equ15_0_a2 ;
wire CLK ;
wire [2:0] bit_ctr;
wire [1:0] bit_ctr_cout_0;
wire [15:0] clk_ctr;
wire [14:0] clk_ctr_cout_0;
wire [7:1] ua_state;
wire [2:2] ua_state_ns_0_a;
wire [1:1] ua_state_ns_0;
wire [0:0] ua_state_i;
wire [1:1] ua_state_ns_0_a2_0;
wire [7:0] tx_sr;
wire [7:0] queue_data;
wire bit_ctr23_i_i ;
wire VCC ;
wire clk_ctr26_i_i ;
wire empty ;
wire txd_8 ;
wire txd_1_a ;
wire clk_ctr26_i_0_a4 ;
wire clk_ctr26_i_0_a4_0_7 ;
wire clk_ctr26_i_0_a2 ;
wire un1_ua_state_2_0_o2 ;
wire clk_ctr_equ15_0_a2_5 ;
wire clk_ctr_equ15_0_a2_6 ;
wire clk_ctr26_i_0_a4_0_4 ;
wire clk_ctr26_i_0_a4_0_7_a ;
wire clk_ctr_equ15_0_a2_6_a ;
wire clk_ctr26_i_0_a2_a ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire GND ;
wire rr_rst_i ;
wire clk_ctr26_i_i_i ;
wire bit_ctr23_i_i_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:179
  cyclone_lcell bit_ctr_0__Z (
	.regout(bit_ctr[0]),
	.cout(bit_ctr_cout_0[0]),
	.clk(CLK),
	.dataa(bit_ctr[0]),
	.datab(clk_ctr_equ15_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(bit_ctr23_i_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr_0__Z.operation_mode="arithmetic";
defparam bit_ctr_0__Z.output_mode="reg_only";
defparam bit_ctr_0__Z.lut_mask="6688";
defparam bit_ctr_0__Z.synch_mode="on";
defparam bit_ctr_0__Z.sum_lutc_input="datac";
// @17:179
  cyclone_lcell bit_ctr_1__Z (
	.regout(bit_ctr[1]),
	.cout(bit_ctr_cout_0[1]),
	.clk(CLK),
	.dataa(bit_ctr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(bit_ctr23_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(bit_ctr_cout_0[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr_1__Z.cin_used="true";
defparam bit_ctr_1__Z.operation_mode="arithmetic";
defparam bit_ctr_1__Z.output_mode="reg_only";
defparam bit_ctr_1__Z.lut_mask="5aa0";
defparam bit_ctr_1__Z.synch_mode="on";
defparam bit_ctr_1__Z.sum_lutc_input="cin";
// @17:179
  cyclone_lcell bit_ctr_2__Z (
	.regout(bit_ctr[2]),
	.clk(CLK),
	.dataa(bit_ctr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(bit_ctr23_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(bit_ctr_cout_0[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr_2__Z.cin_used="true";
defparam bit_ctr_2__Z.operation_mode="normal";
defparam bit_ctr_2__Z.output_mode="reg_only";
defparam bit_ctr_2__Z.lut_mask="5a5a";
defparam bit_ctr_2__Z.synch_mode="on";
defparam bit_ctr_2__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_0__Z (
	.regout(clk_ctr[0]),
	.cout(clk_ctr_cout_0[0]),
	.clk(CLK),
	.dataa(clk_ctr[0]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_0__Z.operation_mode="arithmetic";
defparam clk_ctr_0__Z.output_mode="reg_only";
defparam clk_ctr_0__Z.lut_mask="55aa";
defparam clk_ctr_0__Z.synch_mode="on";
defparam clk_ctr_0__Z.sum_lutc_input="datac";
// @17:166
  cyclone_lcell clk_ctr_1__Z (
	.regout(clk_ctr[1]),
	.cout(clk_ctr_cout_0[1]),
	.clk(CLK),
	.dataa(clk_ctr[1]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_1__Z.cin_used="true";
defparam clk_ctr_1__Z.operation_mode="arithmetic";
defparam clk_ctr_1__Z.output_mode="reg_only";
defparam clk_ctr_1__Z.lut_mask="5aa0";
defparam clk_ctr_1__Z.synch_mode="on";
defparam clk_ctr_1__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_2__Z (
	.regout(clk_ctr[2]),
	.cout(clk_ctr_cout_0[2]),
	.clk(CLK),
	.dataa(clk_ctr[2]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_2__Z.cin_used="true";
defparam clk_ctr_2__Z.operation_mode="arithmetic";
defparam clk_ctr_2__Z.output_mode="reg_only";
defparam clk_ctr_2__Z.lut_mask="5aa0";
defparam clk_ctr_2__Z.synch_mode="on";
defparam clk_ctr_2__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_3__Z (
	.regout(clk_ctr[3]),
	.cout(clk_ctr_cout_0[3]),
	.clk(CLK),
	.dataa(clk_ctr[3]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_3__Z.cin_used="true";
defparam clk_ctr_3__Z.operation_mode="arithmetic";
defparam clk_ctr_3__Z.output_mode="reg_only";
defparam clk_ctr_3__Z.lut_mask="5aa0";
defparam clk_ctr_3__Z.synch_mode="on";
defparam clk_ctr_3__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_4__Z (
	.regout(clk_ctr[4]),
	.cout(clk_ctr_cout_0[4]),
	.clk(CLK),
	.dataa(clk_ctr[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_4__Z.cin_used="true";
defparam clk_ctr_4__Z.operation_mode="arithmetic";
defparam clk_ctr_4__Z.output_mode="reg_only";
defparam clk_ctr_4__Z.lut_mask="5aa0";
defparam clk_ctr_4__Z.synch_mode="on";
defparam clk_ctr_4__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_5__Z (
	.regout(clk_ctr[5]),
	.cout(clk_ctr_cout_0[5]),
	.clk(CLK),
	.dataa(clk_ctr[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_5__Z.cin_used="true";
defparam clk_ctr_5__Z.operation_mode="arithmetic";
defparam clk_ctr_5__Z.output_mode="reg_only";
defparam clk_ctr_5__Z.lut_mask="5aa0";
defparam clk_ctr_5__Z.synch_mode="on";
defparam clk_ctr_5__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_6__Z (
	.regout(clk_ctr[6]),
	.cout(clk_ctr_cout_0[6]),
	.clk(CLK),
	.dataa(clk_ctr[6]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_6__Z.cin_used="true";
defparam clk_ctr_6__Z.operation_mode="arithmetic";
defparam clk_ctr_6__Z.output_mode="reg_only";
defparam clk_ctr_6__Z.lut_mask="5aa0";
defparam clk_ctr_6__Z.synch_mode="on";
defparam clk_ctr_6__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_7__Z (
	.regout(clk_ctr[7]),
	.cout(clk_ctr_cout_0[7]),
	.clk(CLK),
	.dataa(clk_ctr[7]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[6]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_7__Z.cin_used="true";
defparam clk_ctr_7__Z.operation_mode="arithmetic";
defparam clk_ctr_7__Z.output_mode="reg_only";
defparam clk_ctr_7__Z.lut_mask="5aa0";
defparam clk_ctr_7__Z.synch_mode="on";
defparam clk_ctr_7__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_8__Z (
	.regout(clk_ctr[8]),
	.cout(clk_ctr_cout_0[8]),
	.clk(CLK),
	.dataa(clk_ctr[8]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[7]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_8__Z.cin_used="true";
defparam clk_ctr_8__Z.operation_mode="arithmetic";
defparam clk_ctr_8__Z.output_mode="reg_only";
defparam clk_ctr_8__Z.lut_mask="5aa0";
defparam clk_ctr_8__Z.synch_mode="on";
defparam clk_ctr_8__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_9__Z (
	.regout(clk_ctr[9]),
	.cout(clk_ctr_cout_0[9]),
	.clk(CLK),
	.dataa(clk_ctr[9]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[8]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_9__Z.cin_used="true";
defparam clk_ctr_9__Z.operation_mode="arithmetic";
defparam clk_ctr_9__Z.output_mode="reg_only";
defparam clk_ctr_9__Z.lut_mask="5aa0";
defparam clk_ctr_9__Z.synch_mode="on";
defparam clk_ctr_9__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_10__Z (
	.regout(clk_ctr[10]),
	.cout(clk_ctr_cout_0[10]),
	.clk(CLK),
	.dataa(clk_ctr[10]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[9]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_10__Z.cin_used="true";
defparam clk_ctr_10__Z.operation_mode="arithmetic";
defparam clk_ctr_10__Z.output_mode="reg_only";
defparam clk_ctr_10__Z.lut_mask="5aa0";
defparam clk_ctr_10__Z.synch_mode="on";
defparam clk_ctr_10__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_11__Z (
	.regout(clk_ctr[11]),
	.cout(clk_ctr_cout_0[11]),
	.clk(CLK),
	.dataa(clk_ctr[11]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[10]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_11__Z.cin_used="true";
defparam clk_ctr_11__Z.operation_mode="arithmetic";
defparam clk_ctr_11__Z.output_mode="reg_only";
defparam clk_ctr_11__Z.lut_mask="5aa0";
defparam clk_ctr_11__Z.synch_mode="on";
defparam clk_ctr_11__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_12__Z (
	.regout(clk_ctr[12]),
	.cout(clk_ctr_cout_0[12]),
	.clk(CLK),
	.dataa(clk_ctr[12]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[11]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_12__Z.cin_used="true";
defparam clk_ctr_12__Z.operation_mode="arithmetic";
defparam clk_ctr_12__Z.output_mode="reg_only";
defparam clk_ctr_12__Z.lut_mask="5aa0";
defparam clk_ctr_12__Z.synch_mode="on";
defparam clk_ctr_12__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_13__Z (
	.regout(clk_ctr[13]),
	.cout(clk_ctr_cout_0[13]),
	.clk(CLK),
	.dataa(clk_ctr[13]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[12]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_13__Z.cin_used="true";
defparam clk_ctr_13__Z.operation_mode="arithmetic";
defparam clk_ctr_13__Z.output_mode="reg_only";
defparam clk_ctr_13__Z.lut_mask="5aa0";
defparam clk_ctr_13__Z.synch_mode="on";
defparam clk_ctr_13__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_14__Z (
	.regout(clk_ctr[14]),
	.cout(clk_ctr_cout_0[14]),
	.clk(CLK),
	.dataa(clk_ctr[14]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[13]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_14__Z.cin_used="true";
defparam clk_ctr_14__Z.operation_mode="arithmetic";
defparam clk_ctr_14__Z.output_mode="reg_only";
defparam clk_ctr_14__Z.lut_mask="5aa0";
defparam clk_ctr_14__Z.synch_mode="on";
defparam clk_ctr_14__Z.sum_lutc_input="cin";
// @17:166
  cyclone_lcell clk_ctr_15__Z (
	.regout(clk_ctr[15]),
	.clk(CLK),
	.dataa(clk_ctr[15]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(clk_ctr26_i_i_i),
	.sload(GND),
	.ena(VCC),
	.cin(clk_ctr_cout_0[14]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_15__Z.cin_used="true";
defparam clk_ctr_15__Z.operation_mode="normal";
defparam clk_ctr_15__Z.output_mode="reg_only";
defparam clk_ctr_15__Z.lut_mask="5a5a";
defparam clk_ctr_15__Z.synch_mode="on";
defparam clk_ctr_15__Z.sum_lutc_input="cin";
// @17:207
  cyclone_lcell ua_state_7__Z (
	.regout(ua_state[7]),
	.clk(CLK),
	.dataa(ua_state[6]),
	.datab(clk_ctr_equ15_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_7__Z.operation_mode="normal";
defparam ua_state_7__Z.output_mode="reg_only";
defparam ua_state_7__Z.lut_mask="8888";
defparam ua_state_7__Z.synch_mode="on";
defparam ua_state_7__Z.sum_lutc_input="datac";
// @17:203
  cyclone_lcell ua_state_3__Z (
	.regout(ua_state_2),
	.clk(CLK),
	.dataa(ua_state_2),
	.datab(ua_state_1),
	.datac(ua_state_ns_0_a[2]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_3__Z.operation_mode="normal";
defparam ua_state_3__Z.output_mode="reg_only";
defparam ua_state_3__Z.lut_mask="04aa";
defparam ua_state_3__Z.synch_mode="on";
defparam ua_state_3__Z.sum_lutc_input="datac";
// @17:202
  cyclone_lcell ua_state_2__Z (
	.regout(ua_state_1),
	.clk(CLK),
	.dataa(ua_state_1),
	.datab(ua_state[1]),
	.datac(ua_state_ns_0_a[2]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_2__Z.operation_mode="normal";
defparam ua_state_2__Z.output_mode="reg_only";
defparam ua_state_2__Z.lut_mask="ecaa";
defparam ua_state_2__Z.synch_mode="on";
defparam ua_state_2__Z.sum_lutc_input="datac";
// @17:201
  cyclone_lcell ua_state_1__Z (
	.regout(ua_state[1]),
	.clk(CLK),
	.dataa(rr_rst),
	.datab(ua_state_ns_0[1]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_1__Z.operation_mode="normal";
defparam ua_state_1__Z.output_mode="reg_only";
defparam ua_state_1__Z.lut_mask="8888";
defparam ua_state_1__Z.synch_mode="off";
defparam ua_state_1__Z.sum_lutc_input="datac";
// @17:200
  cyclone_lcell ua_state_i_0__Z (
	.regout(ua_state_i[0]),
	.clk(CLK),
	.dataa(empty),
	.datab(ua_state_i[0]),
	.datac(ua_state[7]),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_i_0__Z.operation_mode="normal";
defparam ua_state_i_0__Z.output_mode="reg_only";
defparam ua_state_i_0__Z.lut_mask="0d00";
defparam ua_state_i_0__Z.synch_mode="off";
defparam ua_state_i_0__Z.sum_lutc_input="datac";
// @17:130
  cyclone_lcell read_request_ff_Z (
	.regout(read_request_ff),
	.clk(CLK),
	.dataa(ua_state_ns_0_a2_0[1]),
	.datab(rr_rst),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam read_request_ff_Z.operation_mode="normal";
defparam read_request_ff_Z.output_mode="reg_only";
defparam read_request_ff_Z.lut_mask="8888";
defparam read_request_ff_Z.synch_mode="off";
defparam read_request_ff_Z.sum_lutc_input="datac";
// @17:227
  cyclone_lcell txd_Z (
	.regout(txd),
	.clk(CLK),
	.dataa(txd),
	.datab(rr_rst),
	.datac(txd_8),
	.datad(txd_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam txd_Z.operation_mode="normal";
defparam txd_Z.output_mode="reg_only";
defparam txd_Z.lut_mask="bbf3";
defparam txd_Z.synch_mode="off";
defparam txd_Z.sum_lutc_input="datac";
// @17:204
  cyclone_lcell ua_state_4__Z (
	.regout(ua_state[4]),
	.clk(CLK),
	.dataa(ua_state_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_237),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_4__Z.operation_mode="normal";
defparam ua_state_4__Z.output_mode="reg_only";
defparam ua_state_4__Z.lut_mask="aaaa";
defparam ua_state_4__Z.synch_mode="on";
defparam ua_state_4__Z.sum_lutc_input="datac";
// @17:205
  cyclone_lcell ua_state_5__Z (
	.regout(ua_state[5]),
	.clk(CLK),
	.dataa(ua_state[4]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_237),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_5__Z.operation_mode="normal";
defparam ua_state_5__Z.output_mode="reg_only";
defparam ua_state_5__Z.lut_mask="aaaa";
defparam ua_state_5__Z.synch_mode="on";
defparam ua_state_5__Z.sum_lutc_input="datac";
// @17:206
  cyclone_lcell ua_state_6__Z (
	.regout(ua_state[6]),
	.clk(CLK),
	.dataa(ua_state[5]),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_237),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_6__Z.operation_mode="normal";
defparam ua_state_6__Z.output_mode="reg_only";
defparam ua_state_6__Z.lut_mask="aaaa";
defparam ua_state_6__Z.synch_mode="on";
defparam ua_state_6__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_0__Z (
	.regout(tx_sr[0]),
	.clk(CLK),
	.dataa(queue_data[0]),
	.datab(tx_sr[1]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_0__Z.operation_mode="normal";
defparam tx_sr_0__Z.output_mode="reg_only";
defparam tx_sr_0__Z.lut_mask="ac00";
defparam tx_sr_0__Z.synch_mode="off";
defparam tx_sr_0__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_1__Z (
	.regout(tx_sr[1]),
	.clk(CLK),
	.dataa(queue_data[1]),
	.datab(tx_sr[2]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_1__Z.operation_mode="normal";
defparam tx_sr_1__Z.output_mode="reg_only";
defparam tx_sr_1__Z.lut_mask="ac00";
defparam tx_sr_1__Z.synch_mode="off";
defparam tx_sr_1__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_2__Z (
	.regout(tx_sr[2]),
	.clk(CLK),
	.dataa(queue_data[2]),
	.datab(tx_sr[3]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_2__Z.operation_mode="normal";
defparam tx_sr_2__Z.output_mode="reg_only";
defparam tx_sr_2__Z.lut_mask="ac00";
defparam tx_sr_2__Z.synch_mode="off";
defparam tx_sr_2__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_3__Z (
	.regout(tx_sr[3]),
	.clk(CLK),
	.dataa(queue_data[3]),
	.datab(tx_sr[4]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_3__Z.operation_mode="normal";
defparam tx_sr_3__Z.output_mode="reg_only";
defparam tx_sr_3__Z.lut_mask="ac00";
defparam tx_sr_3__Z.synch_mode="off";
defparam tx_sr_3__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_4__Z (
	.regout(tx_sr[4]),
	.clk(CLK),
	.dataa(queue_data[4]),
	.datab(tx_sr[5]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_4__Z.operation_mode="normal";
defparam tx_sr_4__Z.output_mode="reg_only";
defparam tx_sr_4__Z.lut_mask="ac00";
defparam tx_sr_4__Z.synch_mode="off";
defparam tx_sr_4__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_5__Z (
	.regout(tx_sr[5]),
	.clk(CLK),
	.dataa(queue_data[5]),
	.datab(tx_sr[6]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_5__Z.operation_mode="normal";
defparam tx_sr_5__Z.output_mode="reg_only";
defparam tx_sr_5__Z.lut_mask="ac00";
defparam tx_sr_5__Z.synch_mode="off";
defparam tx_sr_5__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_6__Z (
	.regout(tx_sr[6]),
	.clk(CLK),
	.dataa(queue_data[6]),
	.datab(tx_sr[7]),
	.datac(read_request_ff),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_6__Z.operation_mode="normal";
defparam tx_sr_6__Z.output_mode="reg_only";
defparam tx_sr_6__Z.lut_mask="ac00";
defparam tx_sr_6__Z.synch_mode="off";
defparam tx_sr_6__Z.sum_lutc_input="datac";
// @17:217
  cyclone_lcell tx_sr_7__Z (
	.regout(tx_sr[7]),
	.clk(CLK),
	.dataa(queue_data[7]),
	.datab(read_request_ff),
	.datac(rr_rst),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(G_372),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tx_sr_7__Z.operation_mode="normal";
defparam tx_sr_7__Z.output_mode="reg_only";
defparam tx_sr_7__Z.lut_mask="8080";
defparam tx_sr_7__Z.synch_mode="off";
defparam tx_sr_7__Z.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0 (
	.combout(clk_ctr26_i_i),
	.dataa(clk_ctr26_i_0_a4),
	.datab(clk_ctr26_i_0_a4_0_7),
	.datac(clk_ctr26_i_0_a2),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0.operation_mode="normal";
defparam clk_ctr26_i_0.output_mode="comb_only";
defparam clk_ctr26_i_0.lut_mask="1500";
defparam clk_ctr26_i_0.synch_mode="off";
defparam clk_ctr26_i_0.sum_lutc_input="datac";
// @17:227
  cyclone_lcell txd_1_a_cZ (
	.combout(txd_1_a),
	.dataa(ua_state_i[0]),
	.datab(un1_ua_state_2_0_o2),
	.datac(clk_ctr_equ15_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam txd_1_a_cZ.operation_mode="normal";
defparam txd_1_a_cZ.output_mode="comb_only";
defparam txd_1_a_cZ.lut_mask="2a2a";
defparam txd_1_a_cZ.synch_mode="off";
defparam txd_1_a_cZ.sum_lutc_input="datac";
// @17:175
  cyclone_lcell clk_ctr_equ15_0_a2_cZ (
	.combout(clk_ctr_equ15_0_a2),
	.dataa(clk_ctr_equ15_0_a2_5),
	.datab(clk_ctr_equ15_0_a2_6),
	.datac(clk_ctr26_i_0_a2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_equ15_0_a2_cZ.operation_mode="normal";
defparam clk_ctr_equ15_0_a2_cZ.output_mode="comb_only";
defparam clk_ctr_equ15_0_a2_cZ.lut_mask="8080";
defparam clk_ctr_equ15_0_a2_cZ.synch_mode="off";
defparam clk_ctr_equ15_0_a2_cZ.sum_lutc_input="datac";
// @17:196
  cyclone_lcell ua_state_ns_0_a_2_ (
	.combout(ua_state_ns_0_a[2]),
	.dataa(bit_ctr[1]),
	.datab(bit_ctr[2]),
	.datac(bit_ctr[0]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_ns_0_a_2_.operation_mode="normal";
defparam ua_state_ns_0_a_2_.output_mode="comb_only";
defparam ua_state_ns_0_a_2_.lut_mask="7f7f";
defparam ua_state_ns_0_a_2_.synch_mode="off";
defparam ua_state_ns_0_a_2_.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0_a4_0_7_cZ (
	.combout(clk_ctr26_i_0_a4_0_7),
	.dataa(clk_ctr[4]),
	.datab(clk_ctr[3]),
	.datac(clk_ctr26_i_0_a4_0_4),
	.datad(clk_ctr26_i_0_a4_0_7_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0_a4_0_7_cZ.operation_mode="normal";
defparam clk_ctr26_i_0_a4_0_7_cZ.output_mode="comb_only";
defparam clk_ctr26_i_0_a4_0_7_cZ.lut_mask="4000";
defparam clk_ctr26_i_0_a4_0_7_cZ.synch_mode="off";
defparam clk_ctr26_i_0_a4_0_7_cZ.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0_a4_0_7_a_cZ (
	.combout(clk_ctr26_i_0_a4_0_7_a),
	.dataa(clk_ctr[2]),
	.datab(clk_ctr[10]),
	.datac(clk_ctr[11]),
	.datad(clk_ctr[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0_a4_0_7_a_cZ.operation_mode="normal";
defparam clk_ctr26_i_0_a4_0_7_a_cZ.output_mode="comb_only";
defparam clk_ctr26_i_0_a4_0_7_a_cZ.lut_mask="0010";
defparam clk_ctr26_i_0_a4_0_7_a_cZ.synch_mode="off";
defparam clk_ctr26_i_0_a4_0_7_a_cZ.sum_lutc_input="datac";
// @17:175
  cyclone_lcell clk_ctr_equ15_0_a2_6_cZ (
	.combout(clk_ctr_equ15_0_a2_6),
	.dataa(clk_ctr[11]),
	.datab(clk_ctr[3]),
	.datac(clk_ctr[8]),
	.datad(clk_ctr_equ15_0_a2_6_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_equ15_0_a2_6_cZ.operation_mode="normal";
defparam clk_ctr_equ15_0_a2_6_cZ.output_mode="comb_only";
defparam clk_ctr_equ15_0_a2_6_cZ.lut_mask="0010";
defparam clk_ctr_equ15_0_a2_6_cZ.synch_mode="off";
defparam clk_ctr_equ15_0_a2_6_cZ.sum_lutc_input="datac";
// @17:175
  cyclone_lcell clk_ctr_equ15_0_a2_6_a_cZ (
	.combout(clk_ctr_equ15_0_a2_6_a),
	.dataa(clk_ctr[2]),
	.datab(clk_ctr[10]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_equ15_0_a2_6_a_cZ.operation_mode="normal";
defparam clk_ctr_equ15_0_a2_6_a_cZ.output_mode="comb_only";
defparam clk_ctr_equ15_0_a2_6_a_cZ.lut_mask="7777";
defparam clk_ctr_equ15_0_a2_6_a_cZ.synch_mode="off";
defparam clk_ctr_equ15_0_a2_6_a_cZ.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0_a2_cZ (
	.combout(clk_ctr26_i_0_a2),
	.dataa(clk_ctr[15]),
	.datab(clk_ctr[6]),
	.datac(clk_ctr[0]),
	.datad(clk_ctr26_i_0_a2_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0_a2_cZ.operation_mode="normal";
defparam clk_ctr26_i_0_a2_cZ.output_mode="comb_only";
defparam clk_ctr26_i_0_a2_cZ.lut_mask="1000";
defparam clk_ctr26_i_0_a2_cZ.synch_mode="off";
defparam clk_ctr26_i_0_a2_cZ.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0_a2_a_cZ (
	.combout(clk_ctr26_i_0_a2_a),
	.dataa(clk_ctr[7]),
	.datab(clk_ctr[12]),
	.datac(clk_ctr[13]),
	.datad(clk_ctr[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0_a2_a_cZ.operation_mode="normal";
defparam clk_ctr26_i_0_a2_a_cZ.output_mode="comb_only";
defparam clk_ctr26_i_0_a2_a_cZ.lut_mask="0001";
defparam clk_ctr26_i_0_a2_a_cZ.synch_mode="off";
defparam clk_ctr26_i_0_a2_a_cZ.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0_a4_cZ (
	.combout(clk_ctr26_i_0_a4),
	.dataa(ua_state[4]),
	.datab(ua_state[5]),
	.datac(ua_state[6]),
	.datad(un1_ua_state_2_0_o2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0_a4_cZ.operation_mode="normal";
defparam clk_ctr26_i_0_a4_cZ.output_mode="comb_only";
defparam clk_ctr26_i_0_a4_cZ.lut_mask="0001";
defparam clk_ctr26_i_0_a4_cZ.synch_mode="off";
defparam clk_ctr26_i_0_a4_cZ.sum_lutc_input="datac";
// @17:175
  cyclone_lcell clk_ctr_equ15_0_a2_5_cZ (
	.combout(clk_ctr_equ15_0_a2_5),
	.dataa(clk_ctr[4]),
	.datab(clk_ctr[5]),
	.datac(clk_ctr[1]),
	.datad(clk_ctr[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr_equ15_0_a2_5_cZ.operation_mode="normal";
defparam clk_ctr_equ15_0_a2_5_cZ.output_mode="comb_only";
defparam clk_ctr_equ15_0_a2_5_cZ.lut_mask="0002";
defparam clk_ctr_equ15_0_a2_5_cZ.synch_mode="off";
defparam clk_ctr_equ15_0_a2_5_cZ.sum_lutc_input="datac";
// @17:82
  cyclone_lcell clk_ctr26_i_0_a4_0_4_cZ (
	.combout(clk_ctr26_i_0_a4_0_4),
	.dataa(clk_ctr[1]),
	.datab(clk_ctr[9]),
	.datac(clk_ctr[5]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam clk_ctr26_i_0_a4_0_4_cZ.operation_mode="normal";
defparam clk_ctr26_i_0_a4_0_4_cZ.output_mode="comb_only";
defparam clk_ctr26_i_0_a4_0_4_cZ.lut_mask="8080";
defparam clk_ctr26_i_0_a4_0_4_cZ.synch_mode="off";
defparam clk_ctr26_i_0_a4_0_4_cZ.sum_lutc_input="datac";
// @17:82
  cyclone_lcell bit_ctr23_i_0 (
	.combout(bit_ctr23_i_i),
	.dataa(ua_state_1),
	.datab(ua_state_2),
	.datac(rr_rst),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam bit_ctr23_i_0.operation_mode="normal";
defparam bit_ctr23_i_0.output_mode="comb_only";
defparam bit_ctr23_i_0.lut_mask="e0e0";
defparam bit_ctr23_i_0.synch_mode="off";
defparam bit_ctr23_i_0.sum_lutc_input="datac";
// @17:131
  cyclone_lcell un1_ua_state_2_0_o2_cZ (
	.combout(un1_ua_state_2_0_o2),
	.dataa(ua_state_1),
	.datab(ua_state_2),
	.datac(ua_state[1]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_ua_state_2_0_o2_cZ.operation_mode="normal";
defparam un1_ua_state_2_0_o2_cZ.output_mode="comb_only";
defparam un1_ua_state_2_0_o2_cZ.lut_mask="fefe";
defparam un1_ua_state_2_0_o2_cZ.synch_mode="off";
defparam un1_ua_state_2_0_o2_cZ.sum_lutc_input="datac";
// @17:228
  cyclone_lcell txd_8_cZ (
	.combout(txd_8),
	.dataa(ua_state[1]),
	.datab(ua_state_1),
	.datac(tx_sr[0]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam txd_8_cZ.operation_mode="normal";
defparam txd_8_cZ.output_mode="comb_only";
defparam txd_8_cZ.lut_mask="d1f3";
defparam txd_8_cZ.synch_mode="off";
defparam txd_8_cZ.sum_lutc_input="datac";
// @17:196
  cyclone_lcell ua_state_ns_0_1_ (
	.combout(ua_state_ns_0[1]),
	.dataa(empty),
	.datab(ua_state_i[0]),
	.datac(ua_state[1]),
	.datad(clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_ns_0_1_.operation_mode="normal";
defparam ua_state_ns_0_1_.output_mode="comb_only";
defparam ua_state_ns_0_1_.lut_mask="11f1";
defparam ua_state_ns_0_1_.synch_mode="off";
defparam ua_state_ns_0_1_.sum_lutc_input="datac";
// @17:196
  cyclone_lcell ua_state_ns_0_a2_0_1_ (
	.combout(ua_state_ns_0_a2_0[1]),
	.dataa(VCC),
	.datab(VCC),
	.datac(empty),
	.datad(ua_state_i[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam ua_state_ns_0_a2_0_1_.operation_mode="normal";
defparam ua_state_ns_0_a2_0_1_.output_mode="comb_only";
defparam ua_state_ns_0_a2_0_1_.lut_mask="000f";
defparam ua_state_ns_0_a2_0_1_.synch_mode="off";
defparam ua_state_ns_0_a2_0_1_.sum_lutc_input="datac";
//@17:196
// @17:141
  fifo512_cyclone alt_fifo (
	.queue_data_7(queue_data[7]),
	.queue_data_6(queue_data[6]),
	.queue_data_5(queue_data[5]),
	.queue_data_4(queue_data[4]),
	.queue_data_3(queue_data[3]),
	.queue_data_2(queue_data[2]),
	.queue_data_1(queue_data[1]),
	.queue_data_0(queue_data[0]),
	.ua_state_ns_0_a2_0_0(ua_state_ns_0_a2_0[1]),
	.r32_o_7(r32_o_7),
	.r32_o_6(r32_o_6),
	.r32_o_5(r32_o_5),
	.r32_o_4(r32_o_4),
	.r32_o_3(r32_o_3),
	.r32_o_2(r32_o_2),
	.r32_o_1(r32_o_1),
	.r32_o_0(r32_o_0),
	.empty(empty),
	.w_txd_busy(w_txd_busy),
	.wr_uartdata_0_a2(wr_uartdata_0_a2),
	.CLK(CLK)
);
  assign  rr_rst_i = ~ rr_rst;
  assign  clk_ctr26_i_i_i = ~ clk_ctr26_i_i;
  assign  bit_ctr23_i_i_i = ~ bit_ctr23_i_i;
endmodule /* uart_write */

// VQM4.1+ 
module uart0 (
  ua_state_1,
  ua_state_0,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_4,
  r32_o_3,
  r32_o_2,
  r32_o_1,
  r32_o_0,
  cmd_0,
  buffer_reg_0,
  buffer_reg_1,
  buffer_reg_2,
  buffer_reg_3,
  buffer_reg_4,
  buffer_reg_5,
  buffer_reg_6,
  buffer_reg_7,
  clk_ctr_equ15_0_a2_0,
  read_request_ff,
  txd,
  G_237,
  G_372,
  w_txd_busy,
  wr_uartdata_0_a2,
  q,
  CLK,
  clk_ctr_equ15_0_a2,
  rr_rst,
  ser_rxd_c,
  G_356,
  G_364,
  un1_clk_ctr_equ0_0_a2,
  un1_clk_ctr_equ0_0_a2_0,
  un1_clk_ctr_equ0_0_a5_1
);
output ua_state_1 ;
output ua_state_0 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_1 ;
input r32_o_0 ;
input cmd_0 ;
output buffer_reg_0 ;
output buffer_reg_1 ;
output buffer_reg_2 ;
output buffer_reg_3 ;
output buffer_reg_4 ;
output buffer_reg_5 ;
output buffer_reg_6 ;
output buffer_reg_7 ;
output clk_ctr_equ15_0_a2_0 ;
output read_request_ff ;
output txd ;
input G_237 ;
input G_372 ;
output w_txd_busy ;
input wr_uartdata_0_a2 ;
output q ;
input CLK ;
output clk_ctr_equ15_0_a2 ;
input rr_rst ;
input ser_rxd_c ;
input G_356 ;
input G_364 ;
output un1_clk_ctr_equ0_0_a2 ;
output un1_clk_ctr_equ0_0_a2_0 ;
output un1_clk_ctr_equ0_0_a5_1 ;
wire ua_state_1 ;
wire ua_state_0 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire cmd_0 ;
wire buffer_reg_0 ;
wire buffer_reg_1 ;
wire buffer_reg_2 ;
wire buffer_reg_3 ;
wire buffer_reg_4 ;
wire buffer_reg_5 ;
wire buffer_reg_6 ;
wire buffer_reg_7 ;
wire clk_ctr_equ15_0_a2_0 ;
wire read_request_ff ;
wire txd ;
wire G_237 ;
wire G_372 ;
wire w_txd_busy ;
wire wr_uartdata_0_a2 ;
wire q ;
wire CLK ;
wire clk_ctr_equ15_0_a2 ;
wire rr_rst ;
wire ser_rxd_c ;
wire G_356 ;
wire G_364 ;
wire un1_clk_ctr_equ0_0_a2 ;
wire un1_clk_ctr_equ0_0_a2_0 ;
wire un1_clk_ctr_equ0_0_a5_1 ;
wire int_req ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @17:66
  uart_read uart_rd_tak (
	.buffer_reg_7(buffer_reg_7),
	.buffer_reg_6(buffer_reg_6),
	.buffer_reg_5(buffer_reg_5),
	.buffer_reg_4(buffer_reg_4),
	.buffer_reg_3(buffer_reg_3),
	.buffer_reg_2(buffer_reg_2),
	.buffer_reg_1(buffer_reg_1),
	.buffer_reg_0(buffer_reg_0),
	.un1_clk_ctr_equ0_0_a5_1(un1_clk_ctr_equ0_0_a5_1),
	.un1_clk_ctr_equ0_0_a2_0(un1_clk_ctr_equ0_0_a2_0),
	.un1_clk_ctr_equ0_0_a2(un1_clk_ctr_equ0_0_a2),
	.G_364(G_364),
	.G_356(G_356),
	.ser_rxd_c(ser_rxd_c),
	.int_req(int_req),
	.rr_rst(rr_rst),
	.clk_ctr_equ15_0_a2(clk_ctr_equ15_0_a2),
	.CLK(CLK)
);
// @17:74
  rxd_d rxd_rdy_hold_lw (
	.cmd_0(cmd_0),
	.int_req(int_req),
	.CLK(CLK),
	.q(q)
);
// @17:82
  uart_write uart_txd (
	.r32_o_0(r32_o_0),
	.r32_o_1(r32_o_1),
	.r32_o_2(r32_o_2),
	.r32_o_3(r32_o_3),
	.r32_o_4(r32_o_4),
	.r32_o_5(r32_o_5),
	.r32_o_6(r32_o_6),
	.r32_o_7(r32_o_7),
	.ua_state_1(ua_state_0),
	.ua_state_2(ua_state_1),
	.wr_uartdata_0_a2(wr_uartdata_0_a2),
	.w_txd_busy(w_txd_busy),
	.G_372(G_372),
	.G_237(G_237),
	.txd(txd),
	.read_request_ff(read_request_ff),
	.rr_rst(rr_rst),
	.clk_ctr_equ15_0_a2(clk_ctr_equ15_0_a2_0),
	.CLK(CLK)
);
endmodule /* uart0 */

// VQM4.1+ 
module seg7led_cv (
  seg7data_3,
  seg7data_2,
  seg7data_1,
  seg7data_0,
  seg7data_7,
  seg7data_6,
  seg7data_5,
  seg7data_4,
  N_13_i,
  m11,
  m15,
  N_31_i,
  m18,
  N_27_i,
  N_29_i,
  N_44_i,
  m11_0,
  m15_0,
  N_62_i,
  m18_0,
  N_58_i,
  N_60_i
);
input seg7data_3 ;
input seg7data_2 ;
input seg7data_1 ;
input seg7data_0 ;
input seg7data_7 ;
input seg7data_6 ;
input seg7data_5 ;
input seg7data_4 ;
output N_13_i ;
output m11 ;
output m15 ;
output N_31_i ;
output m18 ;
output N_27_i ;
output N_29_i ;
output N_44_i ;
output m11_0 ;
output m15_0 ;
output N_62_i ;
output m18_0 ;
output N_58_i ;
output N_60_i ;
wire seg7data_3 ;
wire seg7data_2 ;
wire seg7data_1 ;
wire seg7data_0 ;
wire seg7data_7 ;
wire seg7data_6 ;
wire seg7data_5 ;
wire seg7data_4 ;
wire N_13_i ;
wire m11 ;
wire m15 ;
wire N_31_i ;
wire m18 ;
wire N_27_i ;
wire N_29_i ;
wire N_44_i ;
wire m11_0 ;
wire m15_0 ;
wire N_62_i ;
wire m18_0 ;
wire N_58_i ;
wire N_60_i ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:72
  cyclone_lcell m23_0 (
	.combout(N_60_i),
	.dataa(seg7data_4),
	.datab(seg7data_5),
	.datac(seg7data_6),
	.datad(seg7data_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m23_0.operation_mode="normal";
defparam m23_0.output_mode="comb_only";
defparam m23_0.lut_mask="cf71";
defparam m23_0.synch_mode="off";
defparam m23_0.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m21_0 (
	.combout(N_58_i),
	.dataa(seg7data_6),
	.datab(seg7data_5),
	.datac(seg7data_7),
	.datad(seg7data_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m21_0.operation_mode="normal";
defparam m21_0.output_mode="comb_only";
defparam m21_0.lut_mask="e0fd";
defparam m21_0.synch_mode="off";
defparam m21_0.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m18_0_cZ (
	.combout(m18_0),
	.dataa(seg7data_6),
	.datab(seg7data_5),
	.datac(seg7data_7),
	.datad(seg7data_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m18_0_cZ.operation_mode="normal";
defparam m18_0_cZ.output_mode="comb_only";
defparam m18_0_cZ.lut_mask="66bd";
defparam m18_0_cZ.synch_mode="off";
defparam m18_0_cZ.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m25_0 (
	.combout(N_62_i),
	.dataa(seg7data_6),
	.datab(seg7data_5),
	.datac(seg7data_4),
	.datad(seg7data_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m25_0.operation_mode="normal";
defparam m25_0.output_mode="comb_only";
defparam m25_0.lut_mask="ff6e";
defparam m25_0.synch_mode="off";
defparam m25_0.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m15_0_cZ (
	.combout(m15_0),
	.dataa(seg7data_5),
	.datab(seg7data_6),
	.datac(seg7data_4),
	.datad(seg7data_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m15_0_cZ.operation_mode="normal";
defparam m15_0_cZ.output_mode="comb_only";
defparam m15_0_cZ.lut_mask="73fd";
defparam m15_0_cZ.synch_mode="off";
defparam m15_0_cZ.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m11_0_cZ (
	.combout(m11_0),
	.dataa(seg7data_6),
	.datab(seg7data_5),
	.datac(seg7data_4),
	.datad(seg7data_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m11_0_cZ.operation_mode="normal";
defparam m11_0_cZ.output_mode="comb_only";
defparam m11_0_cZ.lut_mask="35d7";
defparam m11_0_cZ.synch_mode="off";
defparam m11_0_cZ.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m7_0 (
	.combout(N_44_i),
	.dataa(seg7data_5),
	.datab(seg7data_6),
	.datac(seg7data_4),
	.datad(seg7data_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m7_0.operation_mode="normal";
defparam m7_0.output_mode="comb_only";
defparam m7_0.lut_mask="9be3";
defparam m7_0.synch_mode="off";
defparam m7_0.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m23 (
	.combout(N_29_i),
	.dataa(seg7data_0),
	.datab(seg7data_1),
	.datac(seg7data_2),
	.datad(seg7data_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m23.operation_mode="normal";
defparam m23.output_mode="comb_only";
defparam m23.lut_mask="cf71";
defparam m23.synch_mode="off";
defparam m23.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m21 (
	.combout(N_27_i),
	.dataa(seg7data_2),
	.datab(seg7data_1),
	.datac(seg7data_3),
	.datad(seg7data_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m21.operation_mode="normal";
defparam m21.output_mode="comb_only";
defparam m21.lut_mask="e0fd";
defparam m21.synch_mode="off";
defparam m21.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m18_cZ (
	.combout(m18),
	.dataa(seg7data_2),
	.datab(seg7data_1),
	.datac(seg7data_3),
	.datad(seg7data_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m18_cZ.operation_mode="normal";
defparam m18_cZ.output_mode="comb_only";
defparam m18_cZ.lut_mask="66bd";
defparam m18_cZ.synch_mode="off";
defparam m18_cZ.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m25 (
	.combout(N_31_i),
	.dataa(seg7data_2),
	.datab(seg7data_1),
	.datac(seg7data_0),
	.datad(seg7data_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m25.operation_mode="normal";
defparam m25.output_mode="comb_only";
defparam m25.lut_mask="ff6e";
defparam m25.synch_mode="off";
defparam m25.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m15_cZ (
	.combout(m15),
	.dataa(seg7data_1),
	.datab(seg7data_2),
	.datac(seg7data_0),
	.datad(seg7data_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m15_cZ.operation_mode="normal";
defparam m15_cZ.output_mode="comb_only";
defparam m15_cZ.lut_mask="73fd";
defparam m15_cZ.synch_mode="off";
defparam m15_cZ.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m11_cZ (
	.combout(m11),
	.dataa(seg7data_2),
	.datab(seg7data_1),
	.datac(seg7data_0),
	.datad(seg7data_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m11_cZ.operation_mode="normal";
defparam m11_cZ.output_mode="comb_only";
defparam m11_cZ.lut_mask="35d7";
defparam m11_cZ.synch_mode="off";
defparam m11_cZ.sum_lutc_input="datac";
// @11:72
  cyclone_lcell m7 (
	.combout(N_13_i),
	.dataa(seg7data_1),
	.datab(seg7data_2),
	.datac(seg7data_0),
	.datad(seg7data_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam m7.operation_mode="normal";
defparam m7.output_mode="comb_only";
defparam m7.lut_mask="9be3";
defparam m7.synch_mode="off";
defparam m7.sum_lutc_input="datac";
endmodule /* seg7led_cv */

// VQM4.1+ 
module tmr_d (
  cntr_30,
  cntr_29,
  cntr_23,
  cntr_15,
  cntr_31,
  cntr_27,
  cntr_25,
  cntr_21,
  cntr_5,
  cntr_4,
  cntr_3,
  cntr_2,
  cntr_1,
  cntr_0,
  cntr_7,
  cntr_6,
  cntr_24,
  cntr_22,
  cntr_20,
  cntr_18,
  cntr_16,
  cntr_14,
  cntr_12,
  cntr_11,
  cntr_19,
  cntr_17,
  cntr_13,
  cntr_10,
  cntr_9,
  cntr_8,
  cntr_28,
  cntr_26,
  cmd_0,
  q_0_0_a2_0_31_29,
  q_0_0_a2_0_31_28,
  CLK,
  q
);
input cntr_30 ;
input cntr_29 ;
input cntr_23 ;
input cntr_15 ;
input cntr_31 ;
input cntr_27 ;
input cntr_25 ;
input cntr_21 ;
input cntr_5 ;
input cntr_4 ;
input cntr_3 ;
input cntr_2 ;
input cntr_1 ;
input cntr_0 ;
input cntr_7 ;
input cntr_6 ;
input cntr_24 ;
input cntr_22 ;
input cntr_20 ;
input cntr_18 ;
input cntr_16 ;
input cntr_14 ;
input cntr_12 ;
input cntr_11 ;
input cntr_19 ;
input cntr_17 ;
input cntr_13 ;
input cntr_10 ;
input cntr_9 ;
input cntr_8 ;
input cntr_28 ;
input cntr_26 ;
input cmd_0 ;
output q_0_0_a2_0_31_29 ;
output q_0_0_a2_0_31_28 ;
input CLK ;
output q ;
wire cntr_30 ;
wire cntr_29 ;
wire cntr_23 ;
wire cntr_15 ;
wire cntr_31 ;
wire cntr_27 ;
wire cntr_25 ;
wire cntr_21 ;
wire cntr_5 ;
wire cntr_4 ;
wire cntr_3 ;
wire cntr_2 ;
wire cntr_1 ;
wire cntr_0 ;
wire cntr_7 ;
wire cntr_6 ;
wire cntr_24 ;
wire cntr_22 ;
wire cntr_20 ;
wire cntr_18 ;
wire cntr_16 ;
wire cntr_14 ;
wire cntr_12 ;
wire cntr_11 ;
wire cntr_19 ;
wire cntr_17 ;
wire cntr_13 ;
wire cntr_10 ;
wire cntr_9 ;
wire cntr_8 ;
wire cntr_28 ;
wire cntr_26 ;
wire cmd_0 ;
wire q_0_0_a2_0_31_29 ;
wire q_0_0_a2_0_31_28 ;
wire CLK ;
wire q ;
wire q_0_0_a2_0_31_20 ;
wire q_0_0_a2_0_31_21 ;
wire q_0_0_a2_0_31_22 ;
wire q_0_0_a2_0_31_23 ;
wire q_0_0_a2_0_31_16 ;
wire q_0_0_a2_0_31_17 ;
wire q_0_0_a2_0_31_18 ;
wire q_0_0_a2_0_31_19 ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:50
  cyclone_lcell q_Z (
	.regout(q),
	.clk(CLK),
	.dataa(cmd_0),
	.datab(q),
	.datac(q_0_0_a2_0_31_28),
	.datad(q_0_0_a2_0_31_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_Z.operation_mode="normal";
defparam q_Z.output_mode="reg_only";
defparam q_Z.lut_mask="5444";
defparam q_Z.synch_mode="off";
defparam q_Z.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_29_cZ (
	.combout(q_0_0_a2_0_31_29),
	.dataa(q_0_0_a2_0_31_20),
	.datab(q_0_0_a2_0_31_21),
	.datac(q_0_0_a2_0_31_22),
	.datad(q_0_0_a2_0_31_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_29_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_29_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_29_cZ.lut_mask="8000";
defparam q_0_0_a2_0_31_29_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_29_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_28_cZ (
	.combout(q_0_0_a2_0_31_28),
	.dataa(q_0_0_a2_0_31_16),
	.datab(q_0_0_a2_0_31_17),
	.datac(q_0_0_a2_0_31_18),
	.datad(q_0_0_a2_0_31_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_28_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_28_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_28_cZ.lut_mask="8000";
defparam q_0_0_a2_0_31_28_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_28_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_23_cZ (
	.combout(q_0_0_a2_0_31_23),
	.dataa(cntr_26),
	.datab(cntr_28),
	.datac(cntr_8),
	.datad(cntr_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_23_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_23_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_23_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_23_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_23_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_22_cZ (
	.combout(q_0_0_a2_0_31_22),
	.dataa(cntr_10),
	.datab(cntr_13),
	.datac(cntr_17),
	.datad(cntr_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_22_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_22_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_22_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_22_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_22_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_21_cZ (
	.combout(q_0_0_a2_0_31_21),
	.dataa(cntr_11),
	.datab(cntr_12),
	.datac(cntr_14),
	.datad(cntr_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_21_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_21_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_21_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_21_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_21_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_20_cZ (
	.combout(q_0_0_a2_0_31_20),
	.dataa(cntr_18),
	.datab(cntr_20),
	.datac(cntr_22),
	.datad(cntr_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_20_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_20_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_20_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_20_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_20_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_19_cZ (
	.combout(q_0_0_a2_0_31_19),
	.dataa(cntr_6),
	.datab(cntr_7),
	.datac(cntr_0),
	.datad(cntr_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_19_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_19_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_19_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_19_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_19_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_18_cZ (
	.combout(q_0_0_a2_0_31_18),
	.dataa(cntr_2),
	.datab(cntr_3),
	.datac(cntr_4),
	.datad(cntr_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_18_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_18_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_18_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_18_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_18_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_17_cZ (
	.combout(q_0_0_a2_0_31_17),
	.dataa(cntr_21),
	.datab(cntr_25),
	.datac(cntr_27),
	.datad(cntr_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_17_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_17_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_17_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_17_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_17_cZ.sum_lutc_input="datac";
// @11:50
  cyclone_lcell q_0_0_a2_0_31_16_cZ (
	.combout(q_0_0_a2_0_31_16),
	.dataa(cntr_15),
	.datab(cntr_23),
	.datac(cntr_29),
	.datad(cntr_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam q_0_0_a2_0_31_16_cZ.operation_mode="normal";
defparam q_0_0_a2_0_31_16_cZ.output_mode="comb_only";
defparam q_0_0_a2_0_31_16_cZ.lut_mask="0001";
defparam q_0_0_a2_0_31_16_cZ.synch_mode="off";
defparam q_0_0_a2_0_31_16_cZ.sum_lutc_input="datac";
endmodule /* tmr_d */

// VQM4.1+ 
module tmr0 (
  cmd_0,
  cmd_1,
  cntr_31,
  cntr_30,
  cntr_29,
  cntr_28,
  cntr_27,
  cntr_26,
  cntr_25,
  cntr_24,
  cntr_23,
  cntr_22,
  cntr_21,
  cntr_20,
  cntr_19,
  cntr_18,
  cntr_17,
  cntr_16,
  cntr_15,
  cntr_14,
  cntr_13,
  cntr_12,
  cntr_11,
  cntr_10,
  cntr_9,
  cntr_8,
  cntr_7,
  cntr_6,
  cntr_5,
  cntr_4,
  cntr_3,
  cntr_2,
  cntr_1,
  cntr_0,
  r32_o_31,
  r32_o_30,
  r32_o_29,
  r32_o_28,
  r32_o_27,
  r32_o_26,
  r32_o_25,
  r32_o_24,
  r32_o_23,
  r32_o_22,
  r32_o_21,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_17,
  r32_o_16,
  r32_o_15,
  r32_o_14,
  r32_o_13,
  r32_o_12,
  r32_o_11,
  r32_o_10,
  r32_o_9,
  r32_o_8,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_4,
  r32_o_3,
  r32_o_2,
  r32_o_1,
  r32_o_0,
  q,
  wr_tmr_data_0_a2,
  CLK
);
input cmd_0 ;
input cmd_1 ;
output cntr_31 ;
output cntr_30 ;
output cntr_29 ;
output cntr_28 ;
output cntr_27 ;
output cntr_26 ;
output cntr_25 ;
output cntr_24 ;
output cntr_23 ;
output cntr_22 ;
output cntr_21 ;
output cntr_20 ;
output cntr_19 ;
output cntr_18 ;
output cntr_17 ;
output cntr_16 ;
output cntr_15 ;
output cntr_14 ;
output cntr_13 ;
output cntr_12 ;
output cntr_11 ;
output cntr_10 ;
output cntr_9 ;
output cntr_8 ;
output cntr_7 ;
output cntr_6 ;
output cntr_5 ;
output cntr_4 ;
output cntr_3 ;
output cntr_2 ;
output cntr_1 ;
output cntr_0 ;
input r32_o_31 ;
input r32_o_30 ;
input r32_o_29 ;
input r32_o_28 ;
input r32_o_27 ;
input r32_o_26 ;
input r32_o_25 ;
input r32_o_24 ;
input r32_o_23 ;
input r32_o_22 ;
input r32_o_21 ;
input r32_o_20 ;
input r32_o_19 ;
input r32_o_18 ;
input r32_o_17 ;
input r32_o_16 ;
input r32_o_15 ;
input r32_o_14 ;
input r32_o_13 ;
input r32_o_12 ;
input r32_o_11 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_8 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_1 ;
input r32_o_0 ;
output q ;
input wr_tmr_data_0_a2 ;
input CLK ;
wire cmd_0 ;
wire cmd_1 ;
wire cntr_31 ;
wire cntr_30 ;
wire cntr_29 ;
wire cntr_28 ;
wire cntr_27 ;
wire cntr_26 ;
wire cntr_25 ;
wire cntr_24 ;
wire cntr_23 ;
wire cntr_22 ;
wire cntr_21 ;
wire cntr_20 ;
wire cntr_19 ;
wire cntr_18 ;
wire cntr_17 ;
wire cntr_16 ;
wire cntr_15 ;
wire cntr_14 ;
wire cntr_13 ;
wire cntr_12 ;
wire cntr_11 ;
wire cntr_10 ;
wire cntr_9 ;
wire cntr_8 ;
wire cntr_7 ;
wire cntr_6 ;
wire cntr_5 ;
wire cntr_4 ;
wire cntr_3 ;
wire cntr_2 ;
wire cntr_1 ;
wire cntr_0 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_29 ;
wire r32_o_28 ;
wire r32_o_27 ;
wire r32_o_26 ;
wire r32_o_25 ;
wire r32_o_24 ;
wire r32_o_23 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_14 ;
wire r32_o_13 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_8 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire q ;
wire wr_tmr_data_0_a2 ;
wire CLK ;
wire [31:0] cntr_5_0_i_m2;
wire [30:0] cntr_cout;
wire VCC ;
wire un1_ld_1_i_0 ;
wire N_1160_i ;
wire q_0_0_a2_0_31_28 ;
wire q_0_0_a2_0_31_29 ;
wire GND ;
wire un1_ld_1_i_0_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @11:28
  cyclone_lcell s_cntr_0__Z (
	.combout(cntr_5_0_i_m2[0]),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_0),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_0__Z.operation_mode="normal";
defparam s_cntr_0__Z.output_mode="comb_only";
defparam s_cntr_0__Z.lut_mask="b8b8";
defparam s_cntr_0__Z.synch_mode="on";
defparam s_cntr_0__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_1__Z (
	.combout(cntr_5_0_i_m2[1]),
	.clk(CLK),
	.dataa(r32_o_1),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_1__Z.operation_mode="normal";
defparam s_cntr_1__Z.output_mode="comb_only";
defparam s_cntr_1__Z.lut_mask="b8b8";
defparam s_cntr_1__Z.synch_mode="on";
defparam s_cntr_1__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_2__Z (
	.combout(cntr_5_0_i_m2[2]),
	.clk(CLK),
	.dataa(r32_o_2),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_2__Z.operation_mode="normal";
defparam s_cntr_2__Z.output_mode="comb_only";
defparam s_cntr_2__Z.lut_mask="b8b8";
defparam s_cntr_2__Z.synch_mode="on";
defparam s_cntr_2__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_3__Z (
	.combout(cntr_5_0_i_m2[3]),
	.clk(CLK),
	.dataa(r32_o_3),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_3),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_3__Z.operation_mode="normal";
defparam s_cntr_3__Z.output_mode="comb_only";
defparam s_cntr_3__Z.lut_mask="b8b8";
defparam s_cntr_3__Z.synch_mode="on";
defparam s_cntr_3__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_4__Z (
	.combout(cntr_5_0_i_m2[4]),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_4__Z.operation_mode="normal";
defparam s_cntr_4__Z.output_mode="comb_only";
defparam s_cntr_4__Z.lut_mask="b8b8";
defparam s_cntr_4__Z.synch_mode="on";
defparam s_cntr_4__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_5__Z (
	.combout(cntr_5_0_i_m2[5]),
	.clk(CLK),
	.dataa(r32_o_5),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_5__Z.operation_mode="normal";
defparam s_cntr_5__Z.output_mode="comb_only";
defparam s_cntr_5__Z.lut_mask="b8b8";
defparam s_cntr_5__Z.synch_mode="on";
defparam s_cntr_5__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_6__Z (
	.combout(cntr_5_0_i_m2[6]),
	.clk(CLK),
	.dataa(r32_o_6),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_6),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_6__Z.operation_mode="normal";
defparam s_cntr_6__Z.output_mode="comb_only";
defparam s_cntr_6__Z.lut_mask="b8b8";
defparam s_cntr_6__Z.synch_mode="on";
defparam s_cntr_6__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_7__Z (
	.combout(cntr_5_0_i_m2[7]),
	.clk(CLK),
	.dataa(r32_o_7),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_7),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_7__Z.operation_mode="normal";
defparam s_cntr_7__Z.output_mode="comb_only";
defparam s_cntr_7__Z.lut_mask="b8b8";
defparam s_cntr_7__Z.synch_mode="on";
defparam s_cntr_7__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_8__Z (
	.combout(cntr_5_0_i_m2[8]),
	.clk(CLK),
	.dataa(r32_o_8),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_8),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_8__Z.operation_mode="normal";
defparam s_cntr_8__Z.output_mode="comb_only";
defparam s_cntr_8__Z.lut_mask="b8b8";
defparam s_cntr_8__Z.synch_mode="on";
defparam s_cntr_8__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_9__Z (
	.combout(cntr_5_0_i_m2[9]),
	.clk(CLK),
	.dataa(r32_o_9),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_9),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_9__Z.operation_mode="normal";
defparam s_cntr_9__Z.output_mode="comb_only";
defparam s_cntr_9__Z.lut_mask="b8b8";
defparam s_cntr_9__Z.synch_mode="on";
defparam s_cntr_9__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_10__Z (
	.combout(cntr_5_0_i_m2[10]),
	.clk(CLK),
	.dataa(r32_o_10),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_10),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_10__Z.operation_mode="normal";
defparam s_cntr_10__Z.output_mode="comb_only";
defparam s_cntr_10__Z.lut_mask="b8b8";
defparam s_cntr_10__Z.synch_mode="on";
defparam s_cntr_10__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_11__Z (
	.combout(cntr_5_0_i_m2[11]),
	.clk(CLK),
	.dataa(r32_o_11),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_11),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_11__Z.operation_mode="normal";
defparam s_cntr_11__Z.output_mode="comb_only";
defparam s_cntr_11__Z.lut_mask="b8b8";
defparam s_cntr_11__Z.synch_mode="on";
defparam s_cntr_11__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_12__Z (
	.combout(cntr_5_0_i_m2[12]),
	.clk(CLK),
	.dataa(r32_o_12),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_12),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_12__Z.operation_mode="normal";
defparam s_cntr_12__Z.output_mode="comb_only";
defparam s_cntr_12__Z.lut_mask="b8b8";
defparam s_cntr_12__Z.synch_mode="on";
defparam s_cntr_12__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_13__Z (
	.combout(cntr_5_0_i_m2[13]),
	.clk(CLK),
	.dataa(r32_o_13),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_13),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_13__Z.operation_mode="normal";
defparam s_cntr_13__Z.output_mode="comb_only";
defparam s_cntr_13__Z.lut_mask="b8b8";
defparam s_cntr_13__Z.synch_mode="on";
defparam s_cntr_13__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_14__Z (
	.combout(cntr_5_0_i_m2[14]),
	.clk(CLK),
	.dataa(r32_o_14),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_14),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_14__Z.operation_mode="normal";
defparam s_cntr_14__Z.output_mode="comb_only";
defparam s_cntr_14__Z.lut_mask="b8b8";
defparam s_cntr_14__Z.synch_mode="on";
defparam s_cntr_14__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_15__Z (
	.combout(cntr_5_0_i_m2[15]),
	.clk(CLK),
	.dataa(r32_o_15),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_15),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_15__Z.operation_mode="normal";
defparam s_cntr_15__Z.output_mode="comb_only";
defparam s_cntr_15__Z.lut_mask="b8b8";
defparam s_cntr_15__Z.synch_mode="on";
defparam s_cntr_15__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_16__Z (
	.combout(cntr_5_0_i_m2[16]),
	.clk(CLK),
	.dataa(r32_o_16),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_16),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_16__Z.operation_mode="normal";
defparam s_cntr_16__Z.output_mode="comb_only";
defparam s_cntr_16__Z.lut_mask="b8b8";
defparam s_cntr_16__Z.synch_mode="on";
defparam s_cntr_16__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_17__Z (
	.combout(cntr_5_0_i_m2[17]),
	.clk(CLK),
	.dataa(r32_o_17),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_17),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_17__Z.operation_mode="normal";
defparam s_cntr_17__Z.output_mode="comb_only";
defparam s_cntr_17__Z.lut_mask="b8b8";
defparam s_cntr_17__Z.synch_mode="on";
defparam s_cntr_17__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_18__Z (
	.combout(cntr_5_0_i_m2[18]),
	.clk(CLK),
	.dataa(r32_o_18),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_18),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_18__Z.operation_mode="normal";
defparam s_cntr_18__Z.output_mode="comb_only";
defparam s_cntr_18__Z.lut_mask="b8b8";
defparam s_cntr_18__Z.synch_mode="on";
defparam s_cntr_18__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_19__Z (
	.combout(cntr_5_0_i_m2[19]),
	.clk(CLK),
	.dataa(r32_o_19),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_19),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_19__Z.operation_mode="normal";
defparam s_cntr_19__Z.output_mode="comb_only";
defparam s_cntr_19__Z.lut_mask="b8b8";
defparam s_cntr_19__Z.synch_mode="on";
defparam s_cntr_19__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_20__Z (
	.combout(cntr_5_0_i_m2[20]),
	.clk(CLK),
	.dataa(r32_o_20),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_20),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_20__Z.operation_mode="normal";
defparam s_cntr_20__Z.output_mode="comb_only";
defparam s_cntr_20__Z.lut_mask="b8b8";
defparam s_cntr_20__Z.synch_mode="on";
defparam s_cntr_20__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_21__Z (
	.combout(cntr_5_0_i_m2[21]),
	.clk(CLK),
	.dataa(r32_o_21),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_21),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_21__Z.operation_mode="normal";
defparam s_cntr_21__Z.output_mode="comb_only";
defparam s_cntr_21__Z.lut_mask="b8b8";
defparam s_cntr_21__Z.synch_mode="on";
defparam s_cntr_21__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_22__Z (
	.combout(cntr_5_0_i_m2[22]),
	.clk(CLK),
	.dataa(r32_o_22),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_22),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_22__Z.operation_mode="normal";
defparam s_cntr_22__Z.output_mode="comb_only";
defparam s_cntr_22__Z.lut_mask="b8b8";
defparam s_cntr_22__Z.synch_mode="on";
defparam s_cntr_22__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_23__Z (
	.combout(cntr_5_0_i_m2[23]),
	.clk(CLK),
	.dataa(r32_o_23),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_23),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_23__Z.operation_mode="normal";
defparam s_cntr_23__Z.output_mode="comb_only";
defparam s_cntr_23__Z.lut_mask="b8b8";
defparam s_cntr_23__Z.synch_mode="on";
defparam s_cntr_23__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_24__Z (
	.combout(cntr_5_0_i_m2[24]),
	.clk(CLK),
	.dataa(r32_o_24),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_24),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_24__Z.operation_mode="normal";
defparam s_cntr_24__Z.output_mode="comb_only";
defparam s_cntr_24__Z.lut_mask="b8b8";
defparam s_cntr_24__Z.synch_mode="on";
defparam s_cntr_24__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_25__Z (
	.combout(cntr_5_0_i_m2[25]),
	.clk(CLK),
	.dataa(r32_o_25),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_25),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_25__Z.operation_mode="normal";
defparam s_cntr_25__Z.output_mode="comb_only";
defparam s_cntr_25__Z.lut_mask="b8b8";
defparam s_cntr_25__Z.synch_mode="on";
defparam s_cntr_25__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_26__Z (
	.combout(cntr_5_0_i_m2[26]),
	.clk(CLK),
	.dataa(r32_o_26),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_26),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_26__Z.operation_mode="normal";
defparam s_cntr_26__Z.output_mode="comb_only";
defparam s_cntr_26__Z.lut_mask="b8b8";
defparam s_cntr_26__Z.synch_mode="on";
defparam s_cntr_26__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_27__Z (
	.combout(cntr_5_0_i_m2[27]),
	.clk(CLK),
	.dataa(r32_o_27),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_27),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_27__Z.operation_mode="normal";
defparam s_cntr_27__Z.output_mode="comb_only";
defparam s_cntr_27__Z.lut_mask="b8b8";
defparam s_cntr_27__Z.synch_mode="on";
defparam s_cntr_27__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_28__Z (
	.combout(cntr_5_0_i_m2[28]),
	.clk(CLK),
	.dataa(r32_o_28),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_28),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_28__Z.operation_mode="normal";
defparam s_cntr_28__Z.output_mode="comb_only";
defparam s_cntr_28__Z.lut_mask="b8b8";
defparam s_cntr_28__Z.synch_mode="on";
defparam s_cntr_28__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_29__Z (
	.combout(cntr_5_0_i_m2[29]),
	.clk(CLK),
	.dataa(r32_o_29),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_29),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_29__Z.operation_mode="normal";
defparam s_cntr_29__Z.output_mode="comb_only";
defparam s_cntr_29__Z.lut_mask="b8b8";
defparam s_cntr_29__Z.synch_mode="on";
defparam s_cntr_29__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_30__Z (
	.combout(cntr_5_0_i_m2[30]),
	.clk(CLK),
	.dataa(r32_o_30),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_30),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_30__Z.operation_mode="normal";
defparam s_cntr_30__Z.output_mode="comb_only";
defparam s_cntr_30__Z.lut_mask="b8b8";
defparam s_cntr_30__Z.synch_mode="on";
defparam s_cntr_30__Z.sum_lutc_input="qfbk";
// @11:28
  cyclone_lcell s_cntr_31__Z (
	.combout(cntr_5_0_i_m2[31]),
	.clk(CLK),
	.dataa(r32_o_31),
	.datab(wr_tmr_data_0_a2),
	.datac(r32_o_31),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(wr_tmr_data_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam s_cntr_31__Z.operation_mode="normal";
defparam s_cntr_31__Z.output_mode="comb_only";
defparam s_cntr_31__Z.lut_mask="b8b8";
defparam s_cntr_31__Z.synch_mode="on";
defparam s_cntr_31__Z.sum_lutc_input="qfbk";
// @11:31
  cyclone_lcell cntr_0__Z (
	.regout(cntr_0),
	.cout(cntr_cout[0]),
	.clk(CLK),
	.dataa(cntr_0),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[0]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_0__Z.operation_mode="arithmetic";
defparam cntr_0__Z.output_mode="reg_only";
defparam cntr_0__Z.lut_mask="55aa";
defparam cntr_0__Z.synch_mode="on";
defparam cntr_0__Z.sum_lutc_input="datac";
// @11:31
  cyclone_lcell cntr_1__Z (
	.regout(cntr_1),
	.cout(cntr_cout[1]),
	.clk(CLK),
	.dataa(cntr_1),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[1]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[0]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_1__Z.cin_used="true";
defparam cntr_1__Z.operation_mode="arithmetic";
defparam cntr_1__Z.output_mode="reg_only";
defparam cntr_1__Z.lut_mask="a5fa";
defparam cntr_1__Z.synch_mode="on";
defparam cntr_1__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_2__Z (
	.regout(cntr_2),
	.cout(cntr_cout[2]),
	.clk(CLK),
	.dataa(cntr_2),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[2]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[1]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_2__Z.cin_used="true";
defparam cntr_2__Z.operation_mode="arithmetic";
defparam cntr_2__Z.output_mode="reg_only";
defparam cntr_2__Z.lut_mask="a5fa";
defparam cntr_2__Z.synch_mode="on";
defparam cntr_2__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_3__Z (
	.regout(cntr_3),
	.cout(cntr_cout[3]),
	.clk(CLK),
	.dataa(cntr_3),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[3]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[2]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_3__Z.cin_used="true";
defparam cntr_3__Z.operation_mode="arithmetic";
defparam cntr_3__Z.output_mode="reg_only";
defparam cntr_3__Z.lut_mask="a5fa";
defparam cntr_3__Z.synch_mode="on";
defparam cntr_3__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_4__Z (
	.regout(cntr_4),
	.cout(cntr_cout[4]),
	.clk(CLK),
	.dataa(cntr_4),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[4]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[3]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_4__Z.cin_used="true";
defparam cntr_4__Z.operation_mode="arithmetic";
defparam cntr_4__Z.output_mode="reg_only";
defparam cntr_4__Z.lut_mask="a5fa";
defparam cntr_4__Z.synch_mode="on";
defparam cntr_4__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_5__Z (
	.regout(cntr_5),
	.cout(cntr_cout[5]),
	.clk(CLK),
	.dataa(cntr_5),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[5]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[4]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_5__Z.cin_used="true";
defparam cntr_5__Z.operation_mode="arithmetic";
defparam cntr_5__Z.output_mode="reg_only";
defparam cntr_5__Z.lut_mask="a5fa";
defparam cntr_5__Z.synch_mode="on";
defparam cntr_5__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_6__Z (
	.regout(cntr_6),
	.cout(cntr_cout[6]),
	.clk(CLK),
	.dataa(cntr_6),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[6]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[5]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_6__Z.cin_used="true";
defparam cntr_6__Z.operation_mode="arithmetic";
defparam cntr_6__Z.output_mode="reg_only";
defparam cntr_6__Z.lut_mask="a5fa";
defparam cntr_6__Z.synch_mode="on";
defparam cntr_6__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_7__Z (
	.regout(cntr_7),
	.cout(cntr_cout[7]),
	.clk(CLK),
	.dataa(cntr_7),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[7]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[6]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_7__Z.cin_used="true";
defparam cntr_7__Z.operation_mode="arithmetic";
defparam cntr_7__Z.output_mode="reg_only";
defparam cntr_7__Z.lut_mask="a5fa";
defparam cntr_7__Z.synch_mode="on";
defparam cntr_7__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_8__Z (
	.regout(cntr_8),
	.cout(cntr_cout[8]),
	.clk(CLK),
	.dataa(cntr_8),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[8]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[7]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_8__Z.cin_used="true";
defparam cntr_8__Z.operation_mode="arithmetic";
defparam cntr_8__Z.output_mode="reg_only";
defparam cntr_8__Z.lut_mask="a5fa";
defparam cntr_8__Z.synch_mode="on";
defparam cntr_8__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_9__Z (
	.regout(cntr_9),
	.cout(cntr_cout[9]),
	.clk(CLK),
	.dataa(cntr_9),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[9]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[8]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_9__Z.cin_used="true";
defparam cntr_9__Z.operation_mode="arithmetic";
defparam cntr_9__Z.output_mode="reg_only";
defparam cntr_9__Z.lut_mask="a5fa";
defparam cntr_9__Z.synch_mode="on";
defparam cntr_9__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_10__Z (
	.regout(cntr_10),
	.cout(cntr_cout[10]),
	.clk(CLK),
	.dataa(cntr_10),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[10]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[9]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_10__Z.cin_used="true";
defparam cntr_10__Z.operation_mode="arithmetic";
defparam cntr_10__Z.output_mode="reg_only";
defparam cntr_10__Z.lut_mask="a5fa";
defparam cntr_10__Z.synch_mode="on";
defparam cntr_10__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_11__Z (
	.regout(cntr_11),
	.cout(cntr_cout[11]),
	.clk(CLK),
	.dataa(cntr_11),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[11]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[10]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_11__Z.cin_used="true";
defparam cntr_11__Z.operation_mode="arithmetic";
defparam cntr_11__Z.output_mode="reg_only";
defparam cntr_11__Z.lut_mask="a5fa";
defparam cntr_11__Z.synch_mode="on";
defparam cntr_11__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_12__Z (
	.regout(cntr_12),
	.cout(cntr_cout[12]),
	.clk(CLK),
	.dataa(cntr_12),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[12]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[11]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_12__Z.cin_used="true";
defparam cntr_12__Z.operation_mode="arithmetic";
defparam cntr_12__Z.output_mode="reg_only";
defparam cntr_12__Z.lut_mask="a5fa";
defparam cntr_12__Z.synch_mode="on";
defparam cntr_12__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_13__Z (
	.regout(cntr_13),
	.cout(cntr_cout[13]),
	.clk(CLK),
	.dataa(cntr_13),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[13]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[12]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_13__Z.cin_used="true";
defparam cntr_13__Z.operation_mode="arithmetic";
defparam cntr_13__Z.output_mode="reg_only";
defparam cntr_13__Z.lut_mask="a5fa";
defparam cntr_13__Z.synch_mode="on";
defparam cntr_13__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_14__Z (
	.regout(cntr_14),
	.cout(cntr_cout[14]),
	.clk(CLK),
	.dataa(cntr_14),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[14]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[13]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_14__Z.cin_used="true";
defparam cntr_14__Z.operation_mode="arithmetic";
defparam cntr_14__Z.output_mode="reg_only";
defparam cntr_14__Z.lut_mask="a5fa";
defparam cntr_14__Z.synch_mode="on";
defparam cntr_14__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_15__Z (
	.regout(cntr_15),
	.cout(cntr_cout[15]),
	.clk(CLK),
	.dataa(cntr_15),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[15]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[14]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_15__Z.cin_used="true";
defparam cntr_15__Z.operation_mode="arithmetic";
defparam cntr_15__Z.output_mode="reg_only";
defparam cntr_15__Z.lut_mask="a5fa";
defparam cntr_15__Z.synch_mode="on";
defparam cntr_15__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_16__Z (
	.regout(cntr_16),
	.cout(cntr_cout[16]),
	.clk(CLK),
	.dataa(cntr_16),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[16]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[15]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_16__Z.cin_used="true";
defparam cntr_16__Z.operation_mode="arithmetic";
defparam cntr_16__Z.output_mode="reg_only";
defparam cntr_16__Z.lut_mask="a5fa";
defparam cntr_16__Z.synch_mode="on";
defparam cntr_16__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_17__Z (
	.regout(cntr_17),
	.cout(cntr_cout[17]),
	.clk(CLK),
	.dataa(cntr_17),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[17]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[16]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_17__Z.cin_used="true";
defparam cntr_17__Z.operation_mode="arithmetic";
defparam cntr_17__Z.output_mode="reg_only";
defparam cntr_17__Z.lut_mask="a5fa";
defparam cntr_17__Z.synch_mode="on";
defparam cntr_17__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_18__Z (
	.regout(cntr_18),
	.cout(cntr_cout[18]),
	.clk(CLK),
	.dataa(cntr_18),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[18]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[17]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_18__Z.cin_used="true";
defparam cntr_18__Z.operation_mode="arithmetic";
defparam cntr_18__Z.output_mode="reg_only";
defparam cntr_18__Z.lut_mask="a5fa";
defparam cntr_18__Z.synch_mode="on";
defparam cntr_18__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_19__Z (
	.regout(cntr_19),
	.cout(cntr_cout[19]),
	.clk(CLK),
	.dataa(cntr_19),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[19]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[18]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_19__Z.cin_used="true";
defparam cntr_19__Z.operation_mode="arithmetic";
defparam cntr_19__Z.output_mode="reg_only";
defparam cntr_19__Z.lut_mask="a5fa";
defparam cntr_19__Z.synch_mode="on";
defparam cntr_19__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_20__Z (
	.regout(cntr_20),
	.cout(cntr_cout[20]),
	.clk(CLK),
	.dataa(cntr_20),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[20]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[19]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_20__Z.cin_used="true";
defparam cntr_20__Z.operation_mode="arithmetic";
defparam cntr_20__Z.output_mode="reg_only";
defparam cntr_20__Z.lut_mask="a5fa";
defparam cntr_20__Z.synch_mode="on";
defparam cntr_20__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_21__Z (
	.regout(cntr_21),
	.cout(cntr_cout[21]),
	.clk(CLK),
	.dataa(cntr_21),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[21]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[20]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_21__Z.cin_used="true";
defparam cntr_21__Z.operation_mode="arithmetic";
defparam cntr_21__Z.output_mode="reg_only";
defparam cntr_21__Z.lut_mask="a5fa";
defparam cntr_21__Z.synch_mode="on";
defparam cntr_21__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_22__Z (
	.regout(cntr_22),
	.cout(cntr_cout[22]),
	.clk(CLK),
	.dataa(cntr_22),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[22]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[21]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_22__Z.cin_used="true";
defparam cntr_22__Z.operation_mode="arithmetic";
defparam cntr_22__Z.output_mode="reg_only";
defparam cntr_22__Z.lut_mask="a5fa";
defparam cntr_22__Z.synch_mode="on";
defparam cntr_22__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_23__Z (
	.regout(cntr_23),
	.cout(cntr_cout[23]),
	.clk(CLK),
	.dataa(cntr_23),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[23]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[22]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_23__Z.cin_used="true";
defparam cntr_23__Z.operation_mode="arithmetic";
defparam cntr_23__Z.output_mode="reg_only";
defparam cntr_23__Z.lut_mask="a5fa";
defparam cntr_23__Z.synch_mode="on";
defparam cntr_23__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_24__Z (
	.regout(cntr_24),
	.cout(cntr_cout[24]),
	.clk(CLK),
	.dataa(cntr_24),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[24]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[23]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_24__Z.cin_used="true";
defparam cntr_24__Z.operation_mode="arithmetic";
defparam cntr_24__Z.output_mode="reg_only";
defparam cntr_24__Z.lut_mask="a5fa";
defparam cntr_24__Z.synch_mode="on";
defparam cntr_24__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_25__Z (
	.regout(cntr_25),
	.cout(cntr_cout[25]),
	.clk(CLK),
	.dataa(cntr_25),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[25]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[24]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_25__Z.cin_used="true";
defparam cntr_25__Z.operation_mode="arithmetic";
defparam cntr_25__Z.output_mode="reg_only";
defparam cntr_25__Z.lut_mask="a5fa";
defparam cntr_25__Z.synch_mode="on";
defparam cntr_25__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_26__Z (
	.regout(cntr_26),
	.cout(cntr_cout[26]),
	.clk(CLK),
	.dataa(cntr_26),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[26]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[25]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_26__Z.cin_used="true";
defparam cntr_26__Z.operation_mode="arithmetic";
defparam cntr_26__Z.output_mode="reg_only";
defparam cntr_26__Z.lut_mask="a5fa";
defparam cntr_26__Z.synch_mode="on";
defparam cntr_26__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_27__Z (
	.regout(cntr_27),
	.cout(cntr_cout[27]),
	.clk(CLK),
	.dataa(cntr_27),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[27]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[26]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_27__Z.cin_used="true";
defparam cntr_27__Z.operation_mode="arithmetic";
defparam cntr_27__Z.output_mode="reg_only";
defparam cntr_27__Z.lut_mask="a5fa";
defparam cntr_27__Z.synch_mode="on";
defparam cntr_27__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_28__Z (
	.regout(cntr_28),
	.cout(cntr_cout[28]),
	.clk(CLK),
	.dataa(cntr_28),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[28]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[27]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_28__Z.cin_used="true";
defparam cntr_28__Z.operation_mode="arithmetic";
defparam cntr_28__Z.output_mode="reg_only";
defparam cntr_28__Z.lut_mask="a5fa";
defparam cntr_28__Z.synch_mode="on";
defparam cntr_28__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_29__Z (
	.regout(cntr_29),
	.cout(cntr_cout[29]),
	.clk(CLK),
	.dataa(cntr_29),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[29]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[28]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_29__Z.cin_used="true";
defparam cntr_29__Z.operation_mode="arithmetic";
defparam cntr_29__Z.output_mode="reg_only";
defparam cntr_29__Z.lut_mask="a5fa";
defparam cntr_29__Z.synch_mode="on";
defparam cntr_29__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_30__Z (
	.regout(cntr_30),
	.cout(cntr_cout[30]),
	.clk(CLK),
	.dataa(cntr_30),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[30]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[29]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_30__Z.cin_used="true";
defparam cntr_30__Z.operation_mode="arithmetic";
defparam cntr_30__Z.output_mode="reg_only";
defparam cntr_30__Z.lut_mask="a5fa";
defparam cntr_30__Z.synch_mode="on";
defparam cntr_30__Z.sum_lutc_input="cin";
// @11:31
  cyclone_lcell cntr_31__Z (
	.regout(cntr_31),
	.clk(CLK),
	.dataa(cntr_31),
	.datab(VCC),
	.datac(cntr_5_0_i_m2[31]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(un1_ld_1_i_0_i),
	.ena(N_1160_i),
	.cin(cntr_cout[30]),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntr_31__Z.cin_used="true";
defparam cntr_31__Z.operation_mode="normal";
defparam cntr_31__Z.output_mode="reg_only";
defparam cntr_31__Z.lut_mask="a5a5";
defparam cntr_31__Z.synch_mode="on";
defparam cntr_31__Z.sum_lutc_input="cin";
// @11:32
  cyclone_lcell un1_ld_1_i_0_cZ (
	.combout(un1_ld_1_i_0),
	.dataa(VCC),
	.datab(q_0_0_a2_0_31_28),
	.datac(q_0_0_a2_0_31_29),
	.datad(wr_tmr_data_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam un1_ld_1_i_0_cZ.operation_mode="normal";
defparam un1_ld_1_i_0_cZ.output_mode="comb_only";
defparam un1_ld_1_i_0_cZ.lut_mask="003f";
defparam un1_ld_1_i_0_cZ.synch_mode="off";
defparam un1_ld_1_i_0_cZ.sum_lutc_input="datac";
// @15:175
  cyclone_lcell cntrlde_i_a2 (
	.combout(N_1160_i),
	.dataa(VCC),
	.datab(VCC),
	.datac(cmd_1),
	.datad(un1_ld_1_i_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cntrlde_i_a2.operation_mode="normal";
defparam cntrlde_i_a2.output_mode="comb_only";
defparam cntrlde_i_a2.lut_mask="f0ff";
defparam cntrlde_i_a2.synch_mode="off";
defparam cntrlde_i_a2.sum_lutc_input="datac";
// @11:39
  tmr_d itmr_d (
	.cntr_30(cntr_30),
	.cntr_29(cntr_29),
	.cntr_23(cntr_23),
	.cntr_15(cntr_15),
	.cntr_31(cntr_31),
	.cntr_27(cntr_27),
	.cntr_25(cntr_25),
	.cntr_21(cntr_21),
	.cntr_5(cntr_5),
	.cntr_4(cntr_4),
	.cntr_3(cntr_3),
	.cntr_2(cntr_2),
	.cntr_1(cntr_1),
	.cntr_0(cntr_0),
	.cntr_7(cntr_7),
	.cntr_6(cntr_6),
	.cntr_24(cntr_24),
	.cntr_22(cntr_22),
	.cntr_20(cntr_20),
	.cntr_18(cntr_18),
	.cntr_16(cntr_16),
	.cntr_14(cntr_14),
	.cntr_12(cntr_12),
	.cntr_11(cntr_11),
	.cntr_19(cntr_19),
	.cntr_17(cntr_17),
	.cntr_13(cntr_13),
	.cntr_10(cntr_10),
	.cntr_9(cntr_9),
	.cntr_8(cntr_8),
	.cntr_28(cntr_28),
	.cntr_26(cntr_26),
	.cmd_0(cmd_0),
	.q_0_0_a2_0_31_29(q_0_0_a2_0_31_29),
	.q_0_0_a2_0_31_28(q_0_0_a2_0_31_28),
	.CLK(CLK),
	.q(q)
);
  assign  un1_ld_1_i_0_i = ~ un1_ld_1_i_0;
endmodule /* tmr0 */

// VQM4.1+ 
module mips_dvc (
  ua_state_0,
  ua_state_1,
  dmem_ctl_o_1,
  dmem_ctl_o_0,
  dmem_ctl_o_2,
  cmd_2,
  cmd_3,
  cmd_4,
  cmd_5,
  cmd_6,
  r32_o_0_21,
  r32_o_0_20,
  r32_o_0_18,
  r32_o_0_16,
  r32_o_0_24,
  r32_o_0_15,
  r32_o_0_22,
  r32_o_0_19,
  r32_o_0_30,
  r32_o_0_11,
  r32_o_0_10,
  r32_o_0_31,
  r32_o_0_12,
  r32_o_0_9,
  r32_o_0_8,
  r32_o_0_6,
  r32_o_0_26,
  r32_o_0_23,
  r32_o_0_25,
  r32_o_0_7,
  r32_o_0_29,
  r32_o_0_27,
  r32_o_0_28,
  r32_o_0_13,
  r32_o_0_1,
  r32_o_0_0,
  r32_o_0_17,
  r32_o_0_4,
  r32_o_0_3,
  r32_o_0_2,
  r32_o_0_5,
  dout_0,
  dout_1,
  dout_2,
  dout_3,
  dout_4,
  dout_5,
  dout_6,
  dout_7,
  dout_8,
  dout_9,
  dout_10,
  dout_11,
  dout_12,
  dout_13,
  dout_14,
  dout_15,
  dout_16,
  dout_17,
  dout_18,
  dout_19,
  dout_20,
  dout_21,
  dout_22,
  dout_23,
  dout_24,
  dout_25,
  dout_26,
  dout_27,
  dout_28,
  dout_29,
  dout_30,
  dout_31,
  lcd_data_0,
  lcd_data_1,
  lcd_data_2,
  lcd_data_3,
  lcd_data_4,
  lcd_data_5,
  lcd_data_6,
  lcd_data_7,
  irq_addr_o_0,
  irq_addr_o_1,
  irq_addr_o_2,
  irq_addr_o_3,
  irq_addr_o_4,
  irq_addr_o_5,
  irq_addr_o_6,
  irq_addr_o_7,
  irq_addr_o_8,
  irq_addr_o_9,
  irq_addr_o_10,
  irq_addr_o_11,
  irq_addr_o_12,
  irq_addr_o_13,
  irq_addr_o_14,
  irq_addr_o_15,
  irq_addr_o_16,
  irq_addr_o_17,
  irq_addr_o_18,
  irq_addr_o_19,
  irq_addr_o_20,
  irq_addr_o_21,
  irq_addr_o_22,
  irq_addr_o_23,
  irq_addr_o_24,
  irq_addr_o_25,
  irq_addr_o_26,
  irq_addr_o_27,
  irq_addr_o_28,
  irq_addr_o_29,
  irq_addr_o_30,
  irq_addr_o_31,
  r32_o_31,
  r32_o_30,
  r32_o_29,
  r32_o_28,
  r32_o_27,
  r32_o_26,
  r32_o_25,
  r32_o_24,
  r32_o_23,
  r32_o_22,
  r32_o_21,
  r32_o_20,
  r32_o_19,
  r32_o_18,
  r32_o_17,
  r32_o_16,
  r32_o_15,
  r32_o_14,
  r32_o_13,
  r32_o_12,
  r32_o_11,
  r32_o_10,
  r32_o_9,
  r32_o_8,
  r32_o_7,
  r32_o_6,
  r32_o_5,
  r32_o_4,
  r32_o_3,
  r32_o_2,
  r32_o_1,
  r32_o_0,
  N_60_i,
  N_58_i,
  m18_0,
  N_62_i,
  m15_0,
  m11_0,
  N_44_i,
  N_29_i,
  N_27_i,
  m18,
  N_31_i,
  m15,
  m11,
  N_13_i,
  un1_clk_ctr_equ0_0_a5_1,
  un1_clk_ctr_equ0_0_a2_0,
  un1_clk_ctr_equ0_0_a2,
  G_364,
  G_356,
  ser_rxd_c,
  clk_ctr_equ15_0_a2_0,
  G_372,
  G_237,
  txd,
  read_request_ff,
  clk_ctr_equ15_0_a2,
  wr_cmd_0_a2_1_21_a,
  wr_cmd_0_a2_0,
  G_381,
  G_380,
  rr_rst,
  key1_c,
  key2_c,
  irq_req_o,
  CLK
);
output ua_state_0 ;
output ua_state_1 ;
input dmem_ctl_o_1 ;
input dmem_ctl_o_0 ;
input dmem_ctl_o_2 ;
output cmd_2 ;
output cmd_3 ;
output cmd_4 ;
output cmd_5 ;
output cmd_6 ;
input r32_o_0_21 ;
input r32_o_0_20 ;
input r32_o_0_18 ;
input r32_o_0_16 ;
input r32_o_0_24 ;
input r32_o_0_15 ;
input r32_o_0_22 ;
input r32_o_0_19 ;
input r32_o_0_30 ;
input r32_o_0_11 ;
input r32_o_0_10 ;
input r32_o_0_31 ;
input r32_o_0_12 ;
input r32_o_0_9 ;
input r32_o_0_8 ;
input r32_o_0_6 ;
input r32_o_0_26 ;
input r32_o_0_23 ;
input r32_o_0_25 ;
input r32_o_0_7 ;
input r32_o_0_29 ;
input r32_o_0_27 ;
input r32_o_0_28 ;
input r32_o_0_13 ;
input r32_o_0_1 ;
input r32_o_0_0 ;
input r32_o_0_17 ;
input r32_o_0_4 ;
input r32_o_0_3 ;
input r32_o_0_2 ;
input r32_o_0_5 ;
output dout_0 ;
output dout_1 ;
output dout_2 ;
output dout_3 ;
output dout_4 ;
output dout_5 ;
output dout_6 ;
output dout_7 ;
output dout_8 ;
output dout_9 ;
output dout_10 ;
output dout_11 ;
output dout_12 ;
output dout_13 ;
output dout_14 ;
output dout_15 ;
output dout_16 ;
output dout_17 ;
output dout_18 ;
output dout_19 ;
output dout_20 ;
output dout_21 ;
output dout_22 ;
output dout_23 ;
output dout_24 ;
output dout_25 ;
output dout_26 ;
output dout_27 ;
output dout_28 ;
output dout_29 ;
output dout_30 ;
output dout_31 ;
output lcd_data_0 ;
output lcd_data_1 ;
output lcd_data_2 ;
output lcd_data_3 ;
output lcd_data_4 ;
output lcd_data_5 ;
output lcd_data_6 ;
output lcd_data_7 ;
output irq_addr_o_0 ;
output irq_addr_o_1 ;
output irq_addr_o_2 ;
output irq_addr_o_3 ;
output irq_addr_o_4 ;
output irq_addr_o_5 ;
output irq_addr_o_6 ;
output irq_addr_o_7 ;
output irq_addr_o_8 ;
output irq_addr_o_9 ;
output irq_addr_o_10 ;
output irq_addr_o_11 ;
output irq_addr_o_12 ;
output irq_addr_o_13 ;
output irq_addr_o_14 ;
output irq_addr_o_15 ;
output irq_addr_o_16 ;
output irq_addr_o_17 ;
output irq_addr_o_18 ;
output irq_addr_o_19 ;
output irq_addr_o_20 ;
output irq_addr_o_21 ;
output irq_addr_o_22 ;
output irq_addr_o_23 ;
output irq_addr_o_24 ;
output irq_addr_o_25 ;
output irq_addr_o_26 ;
output irq_addr_o_27 ;
output irq_addr_o_28 ;
output irq_addr_o_29 ;
output irq_addr_o_30 ;
output irq_addr_o_31 ;
input r32_o_31 ;
input r32_o_30 ;
input r32_o_29 ;
input r32_o_28 ;
input r32_o_27 ;
input r32_o_26 ;
input r32_o_25 ;
input r32_o_24 ;
input r32_o_23 ;
input r32_o_22 ;
input r32_o_21 ;
input r32_o_20 ;
input r32_o_19 ;
input r32_o_18 ;
input r32_o_17 ;
input r32_o_16 ;
input r32_o_15 ;
input r32_o_14 ;
input r32_o_13 ;
input r32_o_12 ;
input r32_o_11 ;
input r32_o_10 ;
input r32_o_9 ;
input r32_o_8 ;
input r32_o_7 ;
input r32_o_6 ;
input r32_o_5 ;
input r32_o_4 ;
input r32_o_3 ;
input r32_o_2 ;
input r32_o_1 ;
input r32_o_0 ;
output N_60_i ;
output N_58_i ;
output m18_0 ;
output N_62_i ;
output m15_0 ;
output m11_0 ;
output N_44_i ;
output N_29_i ;
output N_27_i ;
output m18 ;
output N_31_i ;
output m15 ;
output m11 ;
output N_13_i ;
output un1_clk_ctr_equ0_0_a5_1 ;
output un1_clk_ctr_equ0_0_a2_0 ;
output un1_clk_ctr_equ0_0_a2 ;
input G_364 ;
input G_356 ;
input ser_rxd_c ;
output clk_ctr_equ15_0_a2_0 ;
input G_372 ;
input G_237 ;
output txd ;
output read_request_ff ;
output clk_ctr_equ15_0_a2 ;
input wr_cmd_0_a2_1_21_a ;
output wr_cmd_0_a2_0 ;
input G_381 ;
input G_380 ;
input rr_rst ;
input key1_c ;
input key2_c ;
output irq_req_o ;
input CLK ;
wire ua_state_0 ;
wire ua_state_1 ;
wire dmem_ctl_o_1 ;
wire dmem_ctl_o_0 ;
wire dmem_ctl_o_2 ;
wire cmd_2 ;
wire cmd_3 ;
wire cmd_4 ;
wire cmd_5 ;
wire cmd_6 ;
wire r32_o_0_21 ;
wire r32_o_0_20 ;
wire r32_o_0_18 ;
wire r32_o_0_16 ;
wire r32_o_0_24 ;
wire r32_o_0_15 ;
wire r32_o_0_22 ;
wire r32_o_0_19 ;
wire r32_o_0_30 ;
wire r32_o_0_11 ;
wire r32_o_0_10 ;
wire r32_o_0_31 ;
wire r32_o_0_12 ;
wire r32_o_0_9 ;
wire r32_o_0_8 ;
wire r32_o_0_6 ;
wire r32_o_0_26 ;
wire r32_o_0_23 ;
wire r32_o_0_25 ;
wire r32_o_0_7 ;
wire r32_o_0_29 ;
wire r32_o_0_27 ;
wire r32_o_0_28 ;
wire r32_o_0_13 ;
wire r32_o_0_1 ;
wire r32_o_0_0 ;
wire r32_o_0_17 ;
wire r32_o_0_4 ;
wire r32_o_0_3 ;
wire r32_o_0_2 ;
wire r32_o_0_5 ;
wire dout_0 ;
wire dout_1 ;
wire dout_2 ;
wire dout_3 ;
wire dout_4 ;
wire dout_5 ;
wire dout_6 ;
wire dout_7 ;
wire dout_8 ;
wire dout_9 ;
wire dout_10 ;
wire dout_11 ;
wire dout_12 ;
wire dout_13 ;
wire dout_14 ;
wire dout_15 ;
wire dout_16 ;
wire dout_17 ;
wire dout_18 ;
wire dout_19 ;
wire dout_20 ;
wire dout_21 ;
wire dout_22 ;
wire dout_23 ;
wire dout_24 ;
wire dout_25 ;
wire dout_26 ;
wire dout_27 ;
wire dout_28 ;
wire dout_29 ;
wire dout_30 ;
wire dout_31 ;
wire lcd_data_0 ;
wire lcd_data_1 ;
wire lcd_data_2 ;
wire lcd_data_3 ;
wire lcd_data_4 ;
wire lcd_data_5 ;
wire lcd_data_6 ;
wire lcd_data_7 ;
wire irq_addr_o_0 ;
wire irq_addr_o_1 ;
wire irq_addr_o_2 ;
wire irq_addr_o_3 ;
wire irq_addr_o_4 ;
wire irq_addr_o_5 ;
wire irq_addr_o_6 ;
wire irq_addr_o_7 ;
wire irq_addr_o_8 ;
wire irq_addr_o_9 ;
wire irq_addr_o_10 ;
wire irq_addr_o_11 ;
wire irq_addr_o_12 ;
wire irq_addr_o_13 ;
wire irq_addr_o_14 ;
wire irq_addr_o_15 ;
wire irq_addr_o_16 ;
wire irq_addr_o_17 ;
wire irq_addr_o_18 ;
wire irq_addr_o_19 ;
wire irq_addr_o_20 ;
wire irq_addr_o_21 ;
wire irq_addr_o_22 ;
wire irq_addr_o_23 ;
wire irq_addr_o_24 ;
wire irq_addr_o_25 ;
wire irq_addr_o_26 ;
wire irq_addr_o_27 ;
wire irq_addr_o_28 ;
wire irq_addr_o_29 ;
wire irq_addr_o_30 ;
wire irq_addr_o_31 ;
wire r32_o_31 ;
wire r32_o_30 ;
wire r32_o_29 ;
wire r32_o_28 ;
wire r32_o_27 ;
wire r32_o_26 ;
wire r32_o_25 ;
wire r32_o_24 ;
wire r32_o_23 ;
wire r32_o_22 ;
wire r32_o_21 ;
wire r32_o_20 ;
wire r32_o_19 ;
wire r32_o_18 ;
wire r32_o_17 ;
wire r32_o_16 ;
wire r32_o_15 ;
wire r32_o_14 ;
wire r32_o_13 ;
wire r32_o_12 ;
wire r32_o_11 ;
wire r32_o_10 ;
wire r32_o_9 ;
wire r32_o_8 ;
wire r32_o_7 ;
wire r32_o_6 ;
wire r32_o_5 ;
wire r32_o_4 ;
wire r32_o_3 ;
wire r32_o_2 ;
wire r32_o_1 ;
wire r32_o_0 ;
wire N_60_i ;
wire N_58_i ;
wire m18_0 ;
wire N_62_i ;
wire m15_0 ;
wire m11_0 ;
wire N_44_i ;
wire N_29_i ;
wire N_27_i ;
wire m18 ;
wire N_31_i ;
wire m15 ;
wire m11 ;
wire N_13_i ;
wire un1_clk_ctr_equ0_0_a5_1 ;
wire un1_clk_ctr_equ0_0_a2_0 ;
wire un1_clk_ctr_equ0_0_a2 ;
wire G_364 ;
wire G_356 ;
wire ser_rxd_c ;
wire clk_ctr_equ15_0_a2_0 ;
wire G_372 ;
wire G_237 ;
wire txd ;
wire read_request_ff ;
wire clk_ctr_equ15_0_a2 ;
wire wr_cmd_0_a2_1_21_a ;
wire wr_cmd_0_a2_0 ;
wire G_381 ;
wire G_380 ;
wire rr_rst ;
wire key1_c ;
wire key2_c ;
wire irq_req_o ;
wire CLK ;
wire [31:0] irq_addr_o_6_a;
wire [31:0] key1_addr;
wire [31:0] cmd;
wire [31:0] key2_addr;
wire [31:0] cntr;
wire [0:0] dout_0_0_a4_0;
wire [7:0] buffer_reg;
wire [0:0] dout_0_0_a2_0_4;
wire [3:3] dout_0_0_0_a2_0_1;
wire [7:1] dout_0_0_0_a;
wire [0:0] dout_0_0_a2_1_2;
wire [0:0] dout_0_0_a;
wire [7:0] seg7data;
wire [0:0] dout_0_0_a2_1_1;
wire [3:3] dout_0_0_0_a2_1_0;
wire [0:0] dout_0_0_a4;
wire [3:1] dout_0_0_0_a2;
wire [0:0] dout_0_0_a2;
wire [0:0] dout_0_0_a4_0_0_0;
wire [0:0] dout_0_0_a4_a;
wire [3:3] dout_0_0_0_a2_0_1_a;
wire [0:0] dout_0_0_a4_0_i;
wire q ;
wire VCC ;
wire tmr_addr_0_sqmuxa_0_a2 ;
wire irq_addr_o_6_sn_m1 ;
wire key2_addr_0_sqmuxa_0_a2 ;
wire key1_addr_0_sqmuxa_0_a2 ;
wire lcd_data_0_sqmuxa_0_a2 ;
wire w_txd_busy ;
wire rr_key1 ;
wire rr_key2 ;
wire irq_req_o_2_i_i_a ;
wire r_key2 ;
wire r_key1 ;
wire tmr_addr_0_sqmuxa_0_a2_0 ;
wire key2_addr_0_sqmuxa_0_a2_a ;
wire wr_uartdata_0_a2 ;
wire wr_uartdata_0_a2_0 ;
wire wr_tmr_data_0_a2 ;
wire wr_cmd_0_a2_1 ;
wire wr_cmd_0_a2_1_16 ;
wire wr_cmd_0_a2_1_15 ;
wire wr_cmd_0_a2_1_21 ;
wire wr_cmd_0_a2_1_a ;
wire wr_cmd_0_a2_1_19 ;
wire wr_cmd_0_a2_1_20 ;
wire wr_cmd_0_a2_1_17 ;
wire wr_cmd_0_a2_1_18 ;
wire q_0 ;
wire GND ;
wire rr_rst_i ;
//@1:1
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @15:129
  cyclone_lcell tmr_addr_0__Z (
	.combout(irq_addr_o_6_a[0]),
	.clk(CLK),
	.dataa(key1_addr[0]),
	.datab(cmd[31]),
	.datac(r32_o_0),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_0__Z.operation_mode="normal";
defparam tmr_addr_0__Z.output_mode="comb_only";
defparam tmr_addr_0__Z.lut_mask="1d55";
defparam tmr_addr_0__Z.synch_mode="on";
defparam tmr_addr_0__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_1__Z (
	.combout(irq_addr_o_6_a[1]),
	.clk(CLK),
	.dataa(key1_addr[1]),
	.datab(cmd[31]),
	.datac(r32_o_1),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_1__Z.operation_mode="normal";
defparam tmr_addr_1__Z.output_mode="comb_only";
defparam tmr_addr_1__Z.lut_mask="1d55";
defparam tmr_addr_1__Z.synch_mode="on";
defparam tmr_addr_1__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_2__Z (
	.combout(irq_addr_o_6_a[2]),
	.clk(CLK),
	.dataa(key1_addr[2]),
	.datab(cmd[31]),
	.datac(r32_o_2),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_2__Z.operation_mode="normal";
defparam tmr_addr_2__Z.output_mode="comb_only";
defparam tmr_addr_2__Z.lut_mask="1d55";
defparam tmr_addr_2__Z.synch_mode="on";
defparam tmr_addr_2__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_3__Z (
	.combout(irq_addr_o_6_a[3]),
	.clk(CLK),
	.dataa(key1_addr[3]),
	.datab(cmd[31]),
	.datac(r32_o_3),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_3__Z.operation_mode="normal";
defparam tmr_addr_3__Z.output_mode="comb_only";
defparam tmr_addr_3__Z.lut_mask="1d55";
defparam tmr_addr_3__Z.synch_mode="on";
defparam tmr_addr_3__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_4__Z (
	.combout(irq_addr_o_6_a[4]),
	.clk(CLK),
	.dataa(key1_addr[4]),
	.datab(cmd[31]),
	.datac(r32_o_4),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_4__Z.operation_mode="normal";
defparam tmr_addr_4__Z.output_mode="comb_only";
defparam tmr_addr_4__Z.lut_mask="1d55";
defparam tmr_addr_4__Z.synch_mode="on";
defparam tmr_addr_4__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_5__Z (
	.combout(irq_addr_o_6_a[5]),
	.clk(CLK),
	.dataa(key1_addr[5]),
	.datab(cmd[31]),
	.datac(r32_o_5),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_5__Z.operation_mode="normal";
defparam tmr_addr_5__Z.output_mode="comb_only";
defparam tmr_addr_5__Z.lut_mask="1d55";
defparam tmr_addr_5__Z.synch_mode="on";
defparam tmr_addr_5__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_6__Z (
	.combout(irq_addr_o_6_a[6]),
	.clk(CLK),
	.dataa(key1_addr[6]),
	.datab(cmd[31]),
	.datac(r32_o_6),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_6__Z.operation_mode="normal";
defparam tmr_addr_6__Z.output_mode="comb_only";
defparam tmr_addr_6__Z.lut_mask="1d55";
defparam tmr_addr_6__Z.synch_mode="on";
defparam tmr_addr_6__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_7__Z (
	.combout(irq_addr_o_6_a[7]),
	.clk(CLK),
	.dataa(key1_addr[7]),
	.datab(cmd[31]),
	.datac(r32_o_7),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_7__Z.operation_mode="normal";
defparam tmr_addr_7__Z.output_mode="comb_only";
defparam tmr_addr_7__Z.lut_mask="1d55";
defparam tmr_addr_7__Z.synch_mode="on";
defparam tmr_addr_7__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_8__Z (
	.combout(irq_addr_o_6_a[8]),
	.clk(CLK),
	.dataa(key1_addr[8]),
	.datab(cmd[31]),
	.datac(r32_o_8),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_8__Z.operation_mode="normal";
defparam tmr_addr_8__Z.output_mode="comb_only";
defparam tmr_addr_8__Z.lut_mask="1d55";
defparam tmr_addr_8__Z.synch_mode="on";
defparam tmr_addr_8__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_9__Z (
	.combout(irq_addr_o_6_a[9]),
	.clk(CLK),
	.dataa(key1_addr[9]),
	.datab(cmd[31]),
	.datac(r32_o_9),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_9__Z.operation_mode="normal";
defparam tmr_addr_9__Z.output_mode="comb_only";
defparam tmr_addr_9__Z.lut_mask="1d55";
defparam tmr_addr_9__Z.synch_mode="on";
defparam tmr_addr_9__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_10__Z (
	.combout(irq_addr_o_6_a[10]),
	.clk(CLK),
	.dataa(key1_addr[10]),
	.datab(cmd[31]),
	.datac(r32_o_10),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_10__Z.operation_mode="normal";
defparam tmr_addr_10__Z.output_mode="comb_only";
defparam tmr_addr_10__Z.lut_mask="1d55";
defparam tmr_addr_10__Z.synch_mode="on";
defparam tmr_addr_10__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_11__Z (
	.combout(irq_addr_o_6_a[11]),
	.clk(CLK),
	.dataa(key1_addr[11]),
	.datab(cmd[31]),
	.datac(r32_o_11),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_11__Z.operation_mode="normal";
defparam tmr_addr_11__Z.output_mode="comb_only";
defparam tmr_addr_11__Z.lut_mask="1d55";
defparam tmr_addr_11__Z.synch_mode="on";
defparam tmr_addr_11__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_12__Z (
	.combout(irq_addr_o_6_a[12]),
	.clk(CLK),
	.dataa(key1_addr[12]),
	.datab(cmd[31]),
	.datac(r32_o_12),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_12__Z.operation_mode="normal";
defparam tmr_addr_12__Z.output_mode="comb_only";
defparam tmr_addr_12__Z.lut_mask="1d55";
defparam tmr_addr_12__Z.synch_mode="on";
defparam tmr_addr_12__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_13__Z (
	.combout(irq_addr_o_6_a[13]),
	.clk(CLK),
	.dataa(key1_addr[13]),
	.datab(cmd[31]),
	.datac(r32_o_13),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_13__Z.operation_mode="normal";
defparam tmr_addr_13__Z.output_mode="comb_only";
defparam tmr_addr_13__Z.lut_mask="1d55";
defparam tmr_addr_13__Z.synch_mode="on";
defparam tmr_addr_13__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_14__Z (
	.combout(irq_addr_o_6_a[14]),
	.clk(CLK),
	.dataa(key1_addr[14]),
	.datab(cmd[31]),
	.datac(r32_o_14),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_14__Z.operation_mode="normal";
defparam tmr_addr_14__Z.output_mode="comb_only";
defparam tmr_addr_14__Z.lut_mask="1d55";
defparam tmr_addr_14__Z.synch_mode="on";
defparam tmr_addr_14__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_15__Z (
	.combout(irq_addr_o_6_a[15]),
	.clk(CLK),
	.dataa(key1_addr[15]),
	.datab(cmd[31]),
	.datac(r32_o_15),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_15__Z.operation_mode="normal";
defparam tmr_addr_15__Z.output_mode="comb_only";
defparam tmr_addr_15__Z.lut_mask="1d55";
defparam tmr_addr_15__Z.synch_mode="on";
defparam tmr_addr_15__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_16__Z (
	.combout(irq_addr_o_6_a[16]),
	.clk(CLK),
	.dataa(key1_addr[16]),
	.datab(cmd[31]),
	.datac(r32_o_16),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_16__Z.operation_mode="normal";
defparam tmr_addr_16__Z.output_mode="comb_only";
defparam tmr_addr_16__Z.lut_mask="1d55";
defparam tmr_addr_16__Z.synch_mode="on";
defparam tmr_addr_16__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_17__Z (
	.combout(irq_addr_o_6_a[17]),
	.clk(CLK),
	.dataa(key1_addr[17]),
	.datab(cmd[31]),
	.datac(r32_o_17),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_17__Z.operation_mode="normal";
defparam tmr_addr_17__Z.output_mode="comb_only";
defparam tmr_addr_17__Z.lut_mask="1d55";
defparam tmr_addr_17__Z.synch_mode="on";
defparam tmr_addr_17__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_18__Z (
	.combout(irq_addr_o_6_a[18]),
	.clk(CLK),
	.dataa(key1_addr[18]),
	.datab(cmd[31]),
	.datac(r32_o_18),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_18__Z.operation_mode="normal";
defparam tmr_addr_18__Z.output_mode="comb_only";
defparam tmr_addr_18__Z.lut_mask="1d55";
defparam tmr_addr_18__Z.synch_mode="on";
defparam tmr_addr_18__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_19__Z (
	.combout(irq_addr_o_6_a[19]),
	.clk(CLK),
	.dataa(key1_addr[19]),
	.datab(cmd[31]),
	.datac(r32_o_19),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_19__Z.operation_mode="normal";
defparam tmr_addr_19__Z.output_mode="comb_only";
defparam tmr_addr_19__Z.lut_mask="1d55";
defparam tmr_addr_19__Z.synch_mode="on";
defparam tmr_addr_19__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_20__Z (
	.combout(irq_addr_o_6_a[20]),
	.clk(CLK),
	.dataa(key1_addr[20]),
	.datab(cmd[31]),
	.datac(r32_o_20),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_20__Z.operation_mode="normal";
defparam tmr_addr_20__Z.output_mode="comb_only";
defparam tmr_addr_20__Z.lut_mask="1d55";
defparam tmr_addr_20__Z.synch_mode="on";
defparam tmr_addr_20__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_21__Z (
	.combout(irq_addr_o_6_a[21]),
	.clk(CLK),
	.dataa(key1_addr[21]),
	.datab(cmd[31]),
	.datac(r32_o_21),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_21__Z.operation_mode="normal";
defparam tmr_addr_21__Z.output_mode="comb_only";
defparam tmr_addr_21__Z.lut_mask="1d55";
defparam tmr_addr_21__Z.synch_mode="on";
defparam tmr_addr_21__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_22__Z (
	.combout(irq_addr_o_6_a[22]),
	.clk(CLK),
	.dataa(key1_addr[22]),
	.datab(cmd[31]),
	.datac(r32_o_22),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_22__Z.operation_mode="normal";
defparam tmr_addr_22__Z.output_mode="comb_only";
defparam tmr_addr_22__Z.lut_mask="1d55";
defparam tmr_addr_22__Z.synch_mode="on";
defparam tmr_addr_22__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_23__Z (
	.combout(irq_addr_o_6_a[23]),
	.clk(CLK),
	.dataa(key1_addr[23]),
	.datab(cmd[31]),
	.datac(r32_o_23),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_23__Z.operation_mode="normal";
defparam tmr_addr_23__Z.output_mode="comb_only";
defparam tmr_addr_23__Z.lut_mask="1d55";
defparam tmr_addr_23__Z.synch_mode="on";
defparam tmr_addr_23__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_24__Z (
	.combout(irq_addr_o_6_a[24]),
	.clk(CLK),
	.dataa(key1_addr[24]),
	.datab(cmd[31]),
	.datac(r32_o_24),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_24__Z.operation_mode="normal";
defparam tmr_addr_24__Z.output_mode="comb_only";
defparam tmr_addr_24__Z.lut_mask="1d55";
defparam tmr_addr_24__Z.synch_mode="on";
defparam tmr_addr_24__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_25__Z (
	.combout(irq_addr_o_6_a[25]),
	.clk(CLK),
	.dataa(key1_addr[25]),
	.datab(cmd[31]),
	.datac(r32_o_25),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_25__Z.operation_mode="normal";
defparam tmr_addr_25__Z.output_mode="comb_only";
defparam tmr_addr_25__Z.lut_mask="1d55";
defparam tmr_addr_25__Z.synch_mode="on";
defparam tmr_addr_25__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_26__Z (
	.combout(irq_addr_o_6_a[26]),
	.clk(CLK),
	.dataa(key1_addr[26]),
	.datab(cmd[31]),
	.datac(r32_o_26),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_26__Z.operation_mode="normal";
defparam tmr_addr_26__Z.output_mode="comb_only";
defparam tmr_addr_26__Z.lut_mask="1d55";
defparam tmr_addr_26__Z.synch_mode="on";
defparam tmr_addr_26__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_27__Z (
	.combout(irq_addr_o_6_a[27]),
	.clk(CLK),
	.dataa(key1_addr[27]),
	.datab(cmd[31]),
	.datac(r32_o_27),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_27__Z.operation_mode="normal";
defparam tmr_addr_27__Z.output_mode="comb_only";
defparam tmr_addr_27__Z.lut_mask="1d55";
defparam tmr_addr_27__Z.synch_mode="on";
defparam tmr_addr_27__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_28__Z (
	.combout(irq_addr_o_6_a[28]),
	.clk(CLK),
	.dataa(key1_addr[28]),
	.datab(cmd[31]),
	.datac(r32_o_28),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_28__Z.operation_mode="normal";
defparam tmr_addr_28__Z.output_mode="comb_only";
defparam tmr_addr_28__Z.lut_mask="1d55";
defparam tmr_addr_28__Z.synch_mode="on";
defparam tmr_addr_28__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_29__Z (
	.combout(irq_addr_o_6_a[29]),
	.clk(CLK),
	.dataa(key1_addr[29]),
	.datab(cmd[31]),
	.datac(r32_o_29),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_29__Z.operation_mode="normal";
defparam tmr_addr_29__Z.output_mode="comb_only";
defparam tmr_addr_29__Z.lut_mask="1d55";
defparam tmr_addr_29__Z.synch_mode="on";
defparam tmr_addr_29__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_30__Z (
	.combout(irq_addr_o_6_a[30]),
	.clk(CLK),
	.dataa(key1_addr[30]),
	.datab(cmd[31]),
	.datac(r32_o_30),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_30__Z.operation_mode="normal";
defparam tmr_addr_30__Z.output_mode="comb_only";
defparam tmr_addr_30__Z.lut_mask="1d55";
defparam tmr_addr_30__Z.synch_mode="on";
defparam tmr_addr_30__Z.sum_lutc_input="qfbk";
// @15:129
  cyclone_lcell tmr_addr_31__Z (
	.combout(irq_addr_o_6_a[31]),
	.clk(CLK),
	.dataa(key1_addr[31]),
	.datab(cmd[31]),
	.datac(r32_o_31),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(VCC),
	.ena(tmr_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_31__Z.operation_mode="normal";
defparam tmr_addr_31__Z.output_mode="comb_only";
defparam tmr_addr_31__Z.lut_mask="1d55";
defparam tmr_addr_31__Z.synch_mode="on";
defparam tmr_addr_31__Z.sum_lutc_input="qfbk";
// @15:200
  cyclone_lcell irq_addr_o_31__Z (
	.regout(irq_addr_o_31),
	.clk(CLK),
	.dataa(key2_addr[31]),
	.datab(irq_addr_o_6_a[31]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_31__Z.operation_mode="normal";
defparam irq_addr_o_31__Z.output_mode="reg_only";
defparam irq_addr_o_31__Z.lut_mask="a3a3";
defparam irq_addr_o_31__Z.synch_mode="off";
defparam irq_addr_o_31__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_30__Z (
	.regout(irq_addr_o_30),
	.clk(CLK),
	.dataa(key2_addr[30]),
	.datab(irq_addr_o_6_a[30]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_30__Z.operation_mode="normal";
defparam irq_addr_o_30__Z.output_mode="reg_only";
defparam irq_addr_o_30__Z.lut_mask="a3a3";
defparam irq_addr_o_30__Z.synch_mode="off";
defparam irq_addr_o_30__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_29__Z (
	.regout(irq_addr_o_29),
	.clk(CLK),
	.dataa(key2_addr[29]),
	.datab(irq_addr_o_6_a[29]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_29__Z.operation_mode="normal";
defparam irq_addr_o_29__Z.output_mode="reg_only";
defparam irq_addr_o_29__Z.lut_mask="a3a3";
defparam irq_addr_o_29__Z.synch_mode="off";
defparam irq_addr_o_29__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_28__Z (
	.regout(irq_addr_o_28),
	.clk(CLK),
	.dataa(key2_addr[28]),
	.datab(irq_addr_o_6_a[28]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_28__Z.operation_mode="normal";
defparam irq_addr_o_28__Z.output_mode="reg_only";
defparam irq_addr_o_28__Z.lut_mask="a3a3";
defparam irq_addr_o_28__Z.synch_mode="off";
defparam irq_addr_o_28__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_27__Z (
	.regout(irq_addr_o_27),
	.clk(CLK),
	.dataa(key2_addr[27]),
	.datab(irq_addr_o_6_a[27]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_27__Z.operation_mode="normal";
defparam irq_addr_o_27__Z.output_mode="reg_only";
defparam irq_addr_o_27__Z.lut_mask="a3a3";
defparam irq_addr_o_27__Z.synch_mode="off";
defparam irq_addr_o_27__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_26__Z (
	.regout(irq_addr_o_26),
	.clk(CLK),
	.dataa(key2_addr[26]),
	.datab(irq_addr_o_6_a[26]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_26__Z.operation_mode="normal";
defparam irq_addr_o_26__Z.output_mode="reg_only";
defparam irq_addr_o_26__Z.lut_mask="a3a3";
defparam irq_addr_o_26__Z.synch_mode="off";
defparam irq_addr_o_26__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_25__Z (
	.regout(irq_addr_o_25),
	.clk(CLK),
	.dataa(key2_addr[25]),
	.datab(irq_addr_o_6_a[25]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_25__Z.operation_mode="normal";
defparam irq_addr_o_25__Z.output_mode="reg_only";
defparam irq_addr_o_25__Z.lut_mask="a3a3";
defparam irq_addr_o_25__Z.synch_mode="off";
defparam irq_addr_o_25__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_24__Z (
	.regout(irq_addr_o_24),
	.clk(CLK),
	.dataa(key2_addr[24]),
	.datab(irq_addr_o_6_a[24]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_24__Z.operation_mode="normal";
defparam irq_addr_o_24__Z.output_mode="reg_only";
defparam irq_addr_o_24__Z.lut_mask="a3a3";
defparam irq_addr_o_24__Z.synch_mode="off";
defparam irq_addr_o_24__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_23__Z (
	.regout(irq_addr_o_23),
	.clk(CLK),
	.dataa(key2_addr[23]),
	.datab(irq_addr_o_6_a[23]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_23__Z.operation_mode="normal";
defparam irq_addr_o_23__Z.output_mode="reg_only";
defparam irq_addr_o_23__Z.lut_mask="a3a3";
defparam irq_addr_o_23__Z.synch_mode="off";
defparam irq_addr_o_23__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_22__Z (
	.regout(irq_addr_o_22),
	.clk(CLK),
	.dataa(key2_addr[22]),
	.datab(irq_addr_o_6_a[22]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_22__Z.operation_mode="normal";
defparam irq_addr_o_22__Z.output_mode="reg_only";
defparam irq_addr_o_22__Z.lut_mask="a3a3";
defparam irq_addr_o_22__Z.synch_mode="off";
defparam irq_addr_o_22__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_21__Z (
	.regout(irq_addr_o_21),
	.clk(CLK),
	.dataa(key2_addr[21]),
	.datab(irq_addr_o_6_a[21]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_21__Z.operation_mode="normal";
defparam irq_addr_o_21__Z.output_mode="reg_only";
defparam irq_addr_o_21__Z.lut_mask="a3a3";
defparam irq_addr_o_21__Z.synch_mode="off";
defparam irq_addr_o_21__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_20__Z (
	.regout(irq_addr_o_20),
	.clk(CLK),
	.dataa(key2_addr[20]),
	.datab(irq_addr_o_6_a[20]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_20__Z.operation_mode="normal";
defparam irq_addr_o_20__Z.output_mode="reg_only";
defparam irq_addr_o_20__Z.lut_mask="a3a3";
defparam irq_addr_o_20__Z.synch_mode="off";
defparam irq_addr_o_20__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_19__Z (
	.regout(irq_addr_o_19),
	.clk(CLK),
	.dataa(key2_addr[19]),
	.datab(irq_addr_o_6_a[19]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_19__Z.operation_mode="normal";
defparam irq_addr_o_19__Z.output_mode="reg_only";
defparam irq_addr_o_19__Z.lut_mask="a3a3";
defparam irq_addr_o_19__Z.synch_mode="off";
defparam irq_addr_o_19__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_18__Z (
	.regout(irq_addr_o_18),
	.clk(CLK),
	.dataa(key2_addr[18]),
	.datab(irq_addr_o_6_a[18]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_18__Z.operation_mode="normal";
defparam irq_addr_o_18__Z.output_mode="reg_only";
defparam irq_addr_o_18__Z.lut_mask="a3a3";
defparam irq_addr_o_18__Z.synch_mode="off";
defparam irq_addr_o_18__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_17__Z (
	.regout(irq_addr_o_17),
	.clk(CLK),
	.dataa(key2_addr[17]),
	.datab(irq_addr_o_6_a[17]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_17__Z.operation_mode="normal";
defparam irq_addr_o_17__Z.output_mode="reg_only";
defparam irq_addr_o_17__Z.lut_mask="a3a3";
defparam irq_addr_o_17__Z.synch_mode="off";
defparam irq_addr_o_17__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_16__Z (
	.regout(irq_addr_o_16),
	.clk(CLK),
	.dataa(key2_addr[16]),
	.datab(irq_addr_o_6_a[16]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_16__Z.operation_mode="normal";
defparam irq_addr_o_16__Z.output_mode="reg_only";
defparam irq_addr_o_16__Z.lut_mask="a3a3";
defparam irq_addr_o_16__Z.synch_mode="off";
defparam irq_addr_o_16__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_15__Z (
	.regout(irq_addr_o_15),
	.clk(CLK),
	.dataa(key2_addr[15]),
	.datab(irq_addr_o_6_a[15]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_15__Z.operation_mode="normal";
defparam irq_addr_o_15__Z.output_mode="reg_only";
defparam irq_addr_o_15__Z.lut_mask="a3a3";
defparam irq_addr_o_15__Z.synch_mode="off";
defparam irq_addr_o_15__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_14__Z (
	.regout(irq_addr_o_14),
	.clk(CLK),
	.dataa(key2_addr[14]),
	.datab(irq_addr_o_6_a[14]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_14__Z.operation_mode="normal";
defparam irq_addr_o_14__Z.output_mode="reg_only";
defparam irq_addr_o_14__Z.lut_mask="a3a3";
defparam irq_addr_o_14__Z.synch_mode="off";
defparam irq_addr_o_14__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_13__Z (
	.regout(irq_addr_o_13),
	.clk(CLK),
	.dataa(key2_addr[13]),
	.datab(irq_addr_o_6_a[13]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_13__Z.operation_mode="normal";
defparam irq_addr_o_13__Z.output_mode="reg_only";
defparam irq_addr_o_13__Z.lut_mask="a3a3";
defparam irq_addr_o_13__Z.synch_mode="off";
defparam irq_addr_o_13__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_12__Z (
	.regout(irq_addr_o_12),
	.clk(CLK),
	.dataa(key2_addr[12]),
	.datab(irq_addr_o_6_a[12]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_12__Z.operation_mode="normal";
defparam irq_addr_o_12__Z.output_mode="reg_only";
defparam irq_addr_o_12__Z.lut_mask="a3a3";
defparam irq_addr_o_12__Z.synch_mode="off";
defparam irq_addr_o_12__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_11__Z (
	.regout(irq_addr_o_11),
	.clk(CLK),
	.dataa(key2_addr[11]),
	.datab(irq_addr_o_6_a[11]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_11__Z.operation_mode="normal";
defparam irq_addr_o_11__Z.output_mode="reg_only";
defparam irq_addr_o_11__Z.lut_mask="a3a3";
defparam irq_addr_o_11__Z.synch_mode="off";
defparam irq_addr_o_11__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_10__Z (
	.regout(irq_addr_o_10),
	.clk(CLK),
	.dataa(key2_addr[10]),
	.datab(irq_addr_o_6_a[10]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_10__Z.operation_mode="normal";
defparam irq_addr_o_10__Z.output_mode="reg_only";
defparam irq_addr_o_10__Z.lut_mask="a3a3";
defparam irq_addr_o_10__Z.synch_mode="off";
defparam irq_addr_o_10__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_9__Z (
	.regout(irq_addr_o_9),
	.clk(CLK),
	.dataa(key2_addr[9]),
	.datab(irq_addr_o_6_a[9]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_9__Z.operation_mode="normal";
defparam irq_addr_o_9__Z.output_mode="reg_only";
defparam irq_addr_o_9__Z.lut_mask="a3a3";
defparam irq_addr_o_9__Z.synch_mode="off";
defparam irq_addr_o_9__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_8__Z (
	.regout(irq_addr_o_8),
	.clk(CLK),
	.dataa(key2_addr[8]),
	.datab(irq_addr_o_6_a[8]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_8__Z.operation_mode="normal";
defparam irq_addr_o_8__Z.output_mode="reg_only";
defparam irq_addr_o_8__Z.lut_mask="a3a3";
defparam irq_addr_o_8__Z.synch_mode="off";
defparam irq_addr_o_8__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_7__Z (
	.regout(irq_addr_o_7),
	.clk(CLK),
	.dataa(key2_addr[7]),
	.datab(irq_addr_o_6_a[7]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_7__Z.operation_mode="normal";
defparam irq_addr_o_7__Z.output_mode="reg_only";
defparam irq_addr_o_7__Z.lut_mask="a3a3";
defparam irq_addr_o_7__Z.synch_mode="off";
defparam irq_addr_o_7__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_6__Z (
	.regout(irq_addr_o_6),
	.clk(CLK),
	.dataa(key2_addr[6]),
	.datab(irq_addr_o_6_a[6]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_6__Z.operation_mode="normal";
defparam irq_addr_o_6__Z.output_mode="reg_only";
defparam irq_addr_o_6__Z.lut_mask="a3a3";
defparam irq_addr_o_6__Z.synch_mode="off";
defparam irq_addr_o_6__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_5__Z (
	.regout(irq_addr_o_5),
	.clk(CLK),
	.dataa(key2_addr[5]),
	.datab(irq_addr_o_6_a[5]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_5__Z.operation_mode="normal";
defparam irq_addr_o_5__Z.output_mode="reg_only";
defparam irq_addr_o_5__Z.lut_mask="a3a3";
defparam irq_addr_o_5__Z.synch_mode="off";
defparam irq_addr_o_5__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_4__Z (
	.regout(irq_addr_o_4),
	.clk(CLK),
	.dataa(key2_addr[4]),
	.datab(irq_addr_o_6_a[4]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_4__Z.operation_mode="normal";
defparam irq_addr_o_4__Z.output_mode="reg_only";
defparam irq_addr_o_4__Z.lut_mask="a3a3";
defparam irq_addr_o_4__Z.synch_mode="off";
defparam irq_addr_o_4__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_3__Z (
	.regout(irq_addr_o_3),
	.clk(CLK),
	.dataa(key2_addr[3]),
	.datab(irq_addr_o_6_a[3]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_3__Z.operation_mode="normal";
defparam irq_addr_o_3__Z.output_mode="reg_only";
defparam irq_addr_o_3__Z.lut_mask="a3a3";
defparam irq_addr_o_3__Z.synch_mode="off";
defparam irq_addr_o_3__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_2__Z (
	.regout(irq_addr_o_2),
	.clk(CLK),
	.dataa(key2_addr[2]),
	.datab(irq_addr_o_6_a[2]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_2__Z.operation_mode="normal";
defparam irq_addr_o_2__Z.output_mode="reg_only";
defparam irq_addr_o_2__Z.lut_mask="a3a3";
defparam irq_addr_o_2__Z.synch_mode="off";
defparam irq_addr_o_2__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_1__Z (
	.regout(irq_addr_o_1),
	.clk(CLK),
	.dataa(key2_addr[1]),
	.datab(irq_addr_o_6_a[1]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_1__Z.operation_mode="normal";
defparam irq_addr_o_1__Z.output_mode="reg_only";
defparam irq_addr_o_1__Z.lut_mask="a3a3";
defparam irq_addr_o_1__Z.synch_mode="off";
defparam irq_addr_o_1__Z.sum_lutc_input="datac";
// @15:200
  cyclone_lcell irq_addr_o_0__Z (
	.regout(irq_addr_o_0),
	.clk(CLK),
	.dataa(key2_addr[0]),
	.datab(irq_addr_o_6_a[0]),
	.datac(irq_addr_o_6_sn_m1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_0__Z.operation_mode="normal";
defparam irq_addr_o_0__Z.output_mode="reg_only";
defparam irq_addr_o_0__Z.lut_mask="a3a3";
defparam irq_addr_o_0__Z.synch_mode="off";
defparam irq_addr_o_0__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_31__Z (
	.regout(key2_addr[31]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_31__Z.operation_mode="normal";
defparam key2_addr_31__Z.output_mode="reg_only";
defparam key2_addr_31__Z.lut_mask="ff00";
defparam key2_addr_31__Z.synch_mode="off";
defparam key2_addr_31__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_30__Z (
	.regout(key2_addr[30]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_30__Z.operation_mode="normal";
defparam key2_addr_30__Z.output_mode="reg_only";
defparam key2_addr_30__Z.lut_mask="ff00";
defparam key2_addr_30__Z.synch_mode="off";
defparam key2_addr_30__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_29__Z (
	.regout(key2_addr[29]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_29__Z.operation_mode="normal";
defparam key2_addr_29__Z.output_mode="reg_only";
defparam key2_addr_29__Z.lut_mask="ff00";
defparam key2_addr_29__Z.synch_mode="off";
defparam key2_addr_29__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_28__Z (
	.regout(key2_addr[28]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_28__Z.operation_mode="normal";
defparam key2_addr_28__Z.output_mode="reg_only";
defparam key2_addr_28__Z.lut_mask="ff00";
defparam key2_addr_28__Z.synch_mode="off";
defparam key2_addr_28__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_27__Z (
	.regout(key2_addr[27]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_27__Z.operation_mode="normal";
defparam key2_addr_27__Z.output_mode="reg_only";
defparam key2_addr_27__Z.lut_mask="ff00";
defparam key2_addr_27__Z.synch_mode="off";
defparam key2_addr_27__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_26__Z (
	.regout(key2_addr[26]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_26__Z.operation_mode="normal";
defparam key2_addr_26__Z.output_mode="reg_only";
defparam key2_addr_26__Z.lut_mask="ff00";
defparam key2_addr_26__Z.synch_mode="off";
defparam key2_addr_26__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_25__Z (
	.regout(key2_addr[25]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_25__Z.operation_mode="normal";
defparam key2_addr_25__Z.output_mode="reg_only";
defparam key2_addr_25__Z.lut_mask="ff00";
defparam key2_addr_25__Z.synch_mode="off";
defparam key2_addr_25__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_24__Z (
	.regout(key2_addr[24]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_24__Z.operation_mode="normal";
defparam key2_addr_24__Z.output_mode="reg_only";
defparam key2_addr_24__Z.lut_mask="ff00";
defparam key2_addr_24__Z.synch_mode="off";
defparam key2_addr_24__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_23__Z (
	.regout(key2_addr[23]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_23__Z.operation_mode="normal";
defparam key2_addr_23__Z.output_mode="reg_only";
defparam key2_addr_23__Z.lut_mask="ff00";
defparam key2_addr_23__Z.synch_mode="off";
defparam key2_addr_23__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_22__Z (
	.regout(key2_addr[22]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_22__Z.operation_mode="normal";
defparam key2_addr_22__Z.output_mode="reg_only";
defparam key2_addr_22__Z.lut_mask="ff00";
defparam key2_addr_22__Z.synch_mode="off";
defparam key2_addr_22__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_21__Z (
	.regout(key2_addr[21]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_21__Z.operation_mode="normal";
defparam key2_addr_21__Z.output_mode="reg_only";
defparam key2_addr_21__Z.lut_mask="ff00";
defparam key2_addr_21__Z.synch_mode="off";
defparam key2_addr_21__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_20__Z (
	.regout(key2_addr[20]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_20__Z.operation_mode="normal";
defparam key2_addr_20__Z.output_mode="reg_only";
defparam key2_addr_20__Z.lut_mask="ff00";
defparam key2_addr_20__Z.synch_mode="off";
defparam key2_addr_20__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_19__Z (
	.regout(key2_addr[19]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_19__Z.operation_mode="normal";
defparam key2_addr_19__Z.output_mode="reg_only";
defparam key2_addr_19__Z.lut_mask="ff00";
defparam key2_addr_19__Z.synch_mode="off";
defparam key2_addr_19__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_18__Z (
	.regout(key2_addr[18]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_18__Z.operation_mode="normal";
defparam key2_addr_18__Z.output_mode="reg_only";
defparam key2_addr_18__Z.lut_mask="ff00";
defparam key2_addr_18__Z.synch_mode="off";
defparam key2_addr_18__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_17__Z (
	.regout(key2_addr[17]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_17__Z.operation_mode="normal";
defparam key2_addr_17__Z.output_mode="reg_only";
defparam key2_addr_17__Z.lut_mask="ff00";
defparam key2_addr_17__Z.synch_mode="off";
defparam key2_addr_17__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_16__Z (
	.regout(key2_addr[16]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_16__Z.operation_mode="normal";
defparam key2_addr_16__Z.output_mode="reg_only";
defparam key2_addr_16__Z.lut_mask="ff00";
defparam key2_addr_16__Z.synch_mode="off";
defparam key2_addr_16__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_15__Z (
	.regout(key2_addr[15]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_15__Z.operation_mode="normal";
defparam key2_addr_15__Z.output_mode="reg_only";
defparam key2_addr_15__Z.lut_mask="ff00";
defparam key2_addr_15__Z.synch_mode="off";
defparam key2_addr_15__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_14__Z (
	.regout(key2_addr[14]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_14__Z.operation_mode="normal";
defparam key2_addr_14__Z.output_mode="reg_only";
defparam key2_addr_14__Z.lut_mask="ff00";
defparam key2_addr_14__Z.synch_mode="off";
defparam key2_addr_14__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_13__Z (
	.regout(key2_addr[13]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_13__Z.operation_mode="normal";
defparam key2_addr_13__Z.output_mode="reg_only";
defparam key2_addr_13__Z.lut_mask="ff00";
defparam key2_addr_13__Z.synch_mode="off";
defparam key2_addr_13__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_12__Z (
	.regout(key2_addr[12]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_12__Z.operation_mode="normal";
defparam key2_addr_12__Z.output_mode="reg_only";
defparam key2_addr_12__Z.lut_mask="ff00";
defparam key2_addr_12__Z.synch_mode="off";
defparam key2_addr_12__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_11__Z (
	.regout(key2_addr[11]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_11__Z.operation_mode="normal";
defparam key2_addr_11__Z.output_mode="reg_only";
defparam key2_addr_11__Z.lut_mask="ff00";
defparam key2_addr_11__Z.synch_mode="off";
defparam key2_addr_11__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_10__Z (
	.regout(key2_addr[10]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_10__Z.operation_mode="normal";
defparam key2_addr_10__Z.output_mode="reg_only";
defparam key2_addr_10__Z.lut_mask="ff00";
defparam key2_addr_10__Z.synch_mode="off";
defparam key2_addr_10__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_9__Z (
	.regout(key2_addr[9]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_9__Z.operation_mode="normal";
defparam key2_addr_9__Z.output_mode="reg_only";
defparam key2_addr_9__Z.lut_mask="ff00";
defparam key2_addr_9__Z.synch_mode="off";
defparam key2_addr_9__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_8__Z (
	.regout(key2_addr[8]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_8__Z.operation_mode="normal";
defparam key2_addr_8__Z.output_mode="reg_only";
defparam key2_addr_8__Z.lut_mask="ff00";
defparam key2_addr_8__Z.synch_mode="off";
defparam key2_addr_8__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_7__Z (
	.regout(key2_addr[7]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_7__Z.operation_mode="normal";
defparam key2_addr_7__Z.output_mode="reg_only";
defparam key2_addr_7__Z.lut_mask="ff00";
defparam key2_addr_7__Z.synch_mode="off";
defparam key2_addr_7__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_6__Z (
	.regout(key2_addr[6]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_6__Z.operation_mode="normal";
defparam key2_addr_6__Z.output_mode="reg_only";
defparam key2_addr_6__Z.lut_mask="ff00";
defparam key2_addr_6__Z.synch_mode="off";
defparam key2_addr_6__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_5__Z (
	.regout(key2_addr[5]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_5__Z.operation_mode="normal";
defparam key2_addr_5__Z.output_mode="reg_only";
defparam key2_addr_5__Z.lut_mask="ff00";
defparam key2_addr_5__Z.synch_mode="off";
defparam key2_addr_5__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_4__Z (
	.regout(key2_addr[4]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_4__Z.operation_mode="normal";
defparam key2_addr_4__Z.output_mode="reg_only";
defparam key2_addr_4__Z.lut_mask="ff00";
defparam key2_addr_4__Z.synch_mode="off";
defparam key2_addr_4__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_3__Z (
	.regout(key2_addr[3]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_3__Z.operation_mode="normal";
defparam key2_addr_3__Z.output_mode="reg_only";
defparam key2_addr_3__Z.lut_mask="ff00";
defparam key2_addr_3__Z.synch_mode="off";
defparam key2_addr_3__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_2__Z (
	.regout(key2_addr[2]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_2__Z.operation_mode="normal";
defparam key2_addr_2__Z.output_mode="reg_only";
defparam key2_addr_2__Z.lut_mask="ff00";
defparam key2_addr_2__Z.synch_mode="off";
defparam key2_addr_2__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_1__Z (
	.regout(key2_addr[1]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_1__Z.operation_mode="normal";
defparam key2_addr_1__Z.output_mode="reg_only";
defparam key2_addr_1__Z.lut_mask="ff00";
defparam key2_addr_1__Z.synch_mode="off";
defparam key2_addr_1__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key2_addr_0__Z (
	.regout(key2_addr[0]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key2_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_0__Z.operation_mode="normal";
defparam key2_addr_0__Z.output_mode="reg_only";
defparam key2_addr_0__Z.lut_mask="ff00";
defparam key2_addr_0__Z.synch_mode="off";
defparam key2_addr_0__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_31__Z (
	.regout(key1_addr[31]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_31),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_31__Z.operation_mode="normal";
defparam key1_addr_31__Z.output_mode="reg_only";
defparam key1_addr_31__Z.lut_mask="ff00";
defparam key1_addr_31__Z.synch_mode="off";
defparam key1_addr_31__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_30__Z (
	.regout(key1_addr[30]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_30__Z.operation_mode="normal";
defparam key1_addr_30__Z.output_mode="reg_only";
defparam key1_addr_30__Z.lut_mask="ff00";
defparam key1_addr_30__Z.synch_mode="off";
defparam key1_addr_30__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_29__Z (
	.regout(key1_addr[29]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_29__Z.operation_mode="normal";
defparam key1_addr_29__Z.output_mode="reg_only";
defparam key1_addr_29__Z.lut_mask="ff00";
defparam key1_addr_29__Z.synch_mode="off";
defparam key1_addr_29__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_28__Z (
	.regout(key1_addr[28]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_28),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_28__Z.operation_mode="normal";
defparam key1_addr_28__Z.output_mode="reg_only";
defparam key1_addr_28__Z.lut_mask="ff00";
defparam key1_addr_28__Z.synch_mode="off";
defparam key1_addr_28__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_27__Z (
	.regout(key1_addr[27]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_27),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_27__Z.operation_mode="normal";
defparam key1_addr_27__Z.output_mode="reg_only";
defparam key1_addr_27__Z.lut_mask="ff00";
defparam key1_addr_27__Z.synch_mode="off";
defparam key1_addr_27__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_26__Z (
	.regout(key1_addr[26]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_26__Z.operation_mode="normal";
defparam key1_addr_26__Z.output_mode="reg_only";
defparam key1_addr_26__Z.lut_mask="ff00";
defparam key1_addr_26__Z.synch_mode="off";
defparam key1_addr_26__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_25__Z (
	.regout(key1_addr[25]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_25),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_25__Z.operation_mode="normal";
defparam key1_addr_25__Z.output_mode="reg_only";
defparam key1_addr_25__Z.lut_mask="ff00";
defparam key1_addr_25__Z.synch_mode="off";
defparam key1_addr_25__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_24__Z (
	.regout(key1_addr[24]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_24__Z.operation_mode="normal";
defparam key1_addr_24__Z.output_mode="reg_only";
defparam key1_addr_24__Z.lut_mask="ff00";
defparam key1_addr_24__Z.synch_mode="off";
defparam key1_addr_24__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_23__Z (
	.regout(key1_addr[23]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_23),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_23__Z.operation_mode="normal";
defparam key1_addr_23__Z.output_mode="reg_only";
defparam key1_addr_23__Z.lut_mask="ff00";
defparam key1_addr_23__Z.synch_mode="off";
defparam key1_addr_23__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_22__Z (
	.regout(key1_addr[22]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_22),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_22__Z.operation_mode="normal";
defparam key1_addr_22__Z.output_mode="reg_only";
defparam key1_addr_22__Z.lut_mask="ff00";
defparam key1_addr_22__Z.synch_mode="off";
defparam key1_addr_22__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_21__Z (
	.regout(key1_addr[21]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_21__Z.operation_mode="normal";
defparam key1_addr_21__Z.output_mode="reg_only";
defparam key1_addr_21__Z.lut_mask="ff00";
defparam key1_addr_21__Z.synch_mode="off";
defparam key1_addr_21__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_20__Z (
	.regout(key1_addr[20]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_20),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_20__Z.operation_mode="normal";
defparam key1_addr_20__Z.output_mode="reg_only";
defparam key1_addr_20__Z.lut_mask="ff00";
defparam key1_addr_20__Z.synch_mode="off";
defparam key1_addr_20__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_19__Z (
	.regout(key1_addr[19]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_19),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_19__Z.operation_mode="normal";
defparam key1_addr_19__Z.output_mode="reg_only";
defparam key1_addr_19__Z.lut_mask="ff00";
defparam key1_addr_19__Z.synch_mode="off";
defparam key1_addr_19__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_18__Z (
	.regout(key1_addr[18]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_18__Z.operation_mode="normal";
defparam key1_addr_18__Z.output_mode="reg_only";
defparam key1_addr_18__Z.lut_mask="ff00";
defparam key1_addr_18__Z.synch_mode="off";
defparam key1_addr_18__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_17__Z (
	.regout(key1_addr[17]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_17),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_17__Z.operation_mode="normal";
defparam key1_addr_17__Z.output_mode="reg_only";
defparam key1_addr_17__Z.lut_mask="ff00";
defparam key1_addr_17__Z.synch_mode="off";
defparam key1_addr_17__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_16__Z (
	.regout(key1_addr[16]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_16),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_16__Z.operation_mode="normal";
defparam key1_addr_16__Z.output_mode="reg_only";
defparam key1_addr_16__Z.lut_mask="ff00";
defparam key1_addr_16__Z.synch_mode="off";
defparam key1_addr_16__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_15__Z (
	.regout(key1_addr[15]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_15),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_15__Z.operation_mode="normal";
defparam key1_addr_15__Z.output_mode="reg_only";
defparam key1_addr_15__Z.lut_mask="ff00";
defparam key1_addr_15__Z.synch_mode="off";
defparam key1_addr_15__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_14__Z (
	.regout(key1_addr[14]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_14),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_14__Z.operation_mode="normal";
defparam key1_addr_14__Z.output_mode="reg_only";
defparam key1_addr_14__Z.lut_mask="ff00";
defparam key1_addr_14__Z.synch_mode="off";
defparam key1_addr_14__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_13__Z (
	.regout(key1_addr[13]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_13),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_13__Z.operation_mode="normal";
defparam key1_addr_13__Z.output_mode="reg_only";
defparam key1_addr_13__Z.lut_mask="ff00";
defparam key1_addr_13__Z.synch_mode="off";
defparam key1_addr_13__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_12__Z (
	.regout(key1_addr[12]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_12__Z.operation_mode="normal";
defparam key1_addr_12__Z.output_mode="reg_only";
defparam key1_addr_12__Z.lut_mask="ff00";
defparam key1_addr_12__Z.synch_mode="off";
defparam key1_addr_12__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_11__Z (
	.regout(key1_addr[11]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_11__Z.operation_mode="normal";
defparam key1_addr_11__Z.output_mode="reg_only";
defparam key1_addr_11__Z.lut_mask="ff00";
defparam key1_addr_11__Z.synch_mode="off";
defparam key1_addr_11__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_10__Z (
	.regout(key1_addr[10]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_10__Z.operation_mode="normal";
defparam key1_addr_10__Z.output_mode="reg_only";
defparam key1_addr_10__Z.lut_mask="ff00";
defparam key1_addr_10__Z.synch_mode="off";
defparam key1_addr_10__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_9__Z (
	.regout(key1_addr[9]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_9__Z.operation_mode="normal";
defparam key1_addr_9__Z.output_mode="reg_only";
defparam key1_addr_9__Z.lut_mask="ff00";
defparam key1_addr_9__Z.synch_mode="off";
defparam key1_addr_9__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_8__Z (
	.regout(key1_addr[8]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_8__Z.operation_mode="normal";
defparam key1_addr_8__Z.output_mode="reg_only";
defparam key1_addr_8__Z.lut_mask="ff00";
defparam key1_addr_8__Z.synch_mode="off";
defparam key1_addr_8__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_7__Z (
	.regout(key1_addr[7]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_7__Z.operation_mode="normal";
defparam key1_addr_7__Z.output_mode="reg_only";
defparam key1_addr_7__Z.lut_mask="ff00";
defparam key1_addr_7__Z.synch_mode="off";
defparam key1_addr_7__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_6__Z (
	.regout(key1_addr[6]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_6__Z.operation_mode="normal";
defparam key1_addr_6__Z.output_mode="reg_only";
defparam key1_addr_6__Z.lut_mask="ff00";
defparam key1_addr_6__Z.synch_mode="off";
defparam key1_addr_6__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_5__Z (
	.regout(key1_addr[5]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_5__Z.operation_mode="normal";
defparam key1_addr_5__Z.output_mode="reg_only";
defparam key1_addr_5__Z.lut_mask="ff00";
defparam key1_addr_5__Z.synch_mode="off";
defparam key1_addr_5__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_4__Z (
	.regout(key1_addr[4]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_4__Z.operation_mode="normal";
defparam key1_addr_4__Z.output_mode="reg_only";
defparam key1_addr_4__Z.lut_mask="ff00";
defparam key1_addr_4__Z.synch_mode="off";
defparam key1_addr_4__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_3__Z (
	.regout(key1_addr[3]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_3__Z.operation_mode="normal";
defparam key1_addr_3__Z.output_mode="reg_only";
defparam key1_addr_3__Z.lut_mask="ff00";
defparam key1_addr_3__Z.synch_mode="off";
defparam key1_addr_3__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_2__Z (
	.regout(key1_addr[2]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_2__Z.operation_mode="normal";
defparam key1_addr_2__Z.output_mode="reg_only";
defparam key1_addr_2__Z.lut_mask="ff00";
defparam key1_addr_2__Z.synch_mode="off";
defparam key1_addr_2__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_1__Z (
	.regout(key1_addr[1]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_1__Z.operation_mode="normal";
defparam key1_addr_1__Z.output_mode="reg_only";
defparam key1_addr_1__Z.lut_mask="ff00";
defparam key1_addr_1__Z.synch_mode="off";
defparam key1_addr_1__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell key1_addr_0__Z (
	.regout(key1_addr[0]),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(key1_addr_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_0__Z.operation_mode="normal";
defparam key1_addr_0__Z.output_mode="reg_only";
defparam key1_addr_0__Z.lut_mask="ff00";
defparam key1_addr_0__Z.synch_mode="off";
defparam key1_addr_0__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_7__Z (
	.regout(lcd_data_7),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_7__Z.operation_mode="normal";
defparam lcd_data_7__Z.output_mode="reg_only";
defparam lcd_data_7__Z.lut_mask="ff00";
defparam lcd_data_7__Z.synch_mode="off";
defparam lcd_data_7__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_6__Z (
	.regout(lcd_data_6),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_6__Z.operation_mode="normal";
defparam lcd_data_6__Z.output_mode="reg_only";
defparam lcd_data_6__Z.lut_mask="ff00";
defparam lcd_data_6__Z.synch_mode="off";
defparam lcd_data_6__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_5__Z (
	.regout(lcd_data_5),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_5__Z.operation_mode="normal";
defparam lcd_data_5__Z.output_mode="reg_only";
defparam lcd_data_5__Z.lut_mask="ff00";
defparam lcd_data_5__Z.synch_mode="off";
defparam lcd_data_5__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_4__Z (
	.regout(lcd_data_4),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_4__Z.operation_mode="normal";
defparam lcd_data_4__Z.output_mode="reg_only";
defparam lcd_data_4__Z.lut_mask="ff00";
defparam lcd_data_4__Z.synch_mode="off";
defparam lcd_data_4__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_3__Z (
	.regout(lcd_data_3),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_3__Z.operation_mode="normal";
defparam lcd_data_3__Z.output_mode="reg_only";
defparam lcd_data_3__Z.lut_mask="ff00";
defparam lcd_data_3__Z.synch_mode="off";
defparam lcd_data_3__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_2__Z (
	.regout(lcd_data_2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_2__Z.operation_mode="normal";
defparam lcd_data_2__Z.output_mode="reg_only";
defparam lcd_data_2__Z.lut_mask="ff00";
defparam lcd_data_2__Z.synch_mode="off";
defparam lcd_data_2__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_1__Z (
	.regout(lcd_data_1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_1__Z.operation_mode="normal";
defparam lcd_data_1__Z.output_mode="reg_only";
defparam lcd_data_1__Z.lut_mask="ff00";
defparam lcd_data_1__Z.synch_mode="off";
defparam lcd_data_1__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell lcd_data_0__Z (
	.regout(lcd_data_0),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r32_o_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(lcd_data_0_sqmuxa_0_a2),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_0__Z.operation_mode="normal";
defparam lcd_data_0__Z.output_mode="reg_only";
defparam lcd_data_0__Z.lut_mask="ff00";
defparam lcd_data_0__Z.synch_mode="off";
defparam lcd_data_0__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_31__Z (
	.regout(dout_31),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[31]),
	.datac(cmd[31]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_31__Z.operation_mode="normal";
defparam dout_31__Z.output_mode="reg_only";
defparam dout_31__Z.lut_mask="ccf0";
defparam dout_31__Z.synch_mode="on";
defparam dout_31__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_30__Z (
	.regout(dout_30),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[30]),
	.datac(cmd[30]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_30__Z.operation_mode="normal";
defparam dout_30__Z.output_mode="reg_only";
defparam dout_30__Z.lut_mask="ccf0";
defparam dout_30__Z.synch_mode="on";
defparam dout_30__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_29__Z (
	.regout(dout_29),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[29]),
	.datac(cmd[29]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_29__Z.operation_mode="normal";
defparam dout_29__Z.output_mode="reg_only";
defparam dout_29__Z.lut_mask="ccf0";
defparam dout_29__Z.synch_mode="on";
defparam dout_29__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_28__Z (
	.regout(dout_28),
	.clk(CLK),
	.dataa(cntr[28]),
	.datab(cmd[28]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_28__Z.operation_mode="normal";
defparam dout_28__Z.output_mode="reg_only";
defparam dout_28__Z.lut_mask="ac00";
defparam dout_28__Z.synch_mode="off";
defparam dout_28__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_27__Z (
	.regout(dout_27),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[27]),
	.datac(cmd[27]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_27__Z.operation_mode="normal";
defparam dout_27__Z.output_mode="reg_only";
defparam dout_27__Z.lut_mask="ccf0";
defparam dout_27__Z.synch_mode="on";
defparam dout_27__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_26__Z (
	.regout(dout_26),
	.clk(CLK),
	.dataa(cntr[26]),
	.datab(cmd[26]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_26__Z.operation_mode="normal";
defparam dout_26__Z.output_mode="reg_only";
defparam dout_26__Z.lut_mask="ac00";
defparam dout_26__Z.synch_mode="off";
defparam dout_26__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_25__Z (
	.regout(dout_25),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[25]),
	.datac(cmd[25]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_25__Z.operation_mode="normal";
defparam dout_25__Z.output_mode="reg_only";
defparam dout_25__Z.lut_mask="ccf0";
defparam dout_25__Z.synch_mode="on";
defparam dout_25__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_24__Z (
	.regout(dout_24),
	.clk(CLK),
	.dataa(cntr[24]),
	.datab(cmd[24]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_24__Z.operation_mode="normal";
defparam dout_24__Z.output_mode="reg_only";
defparam dout_24__Z.lut_mask="ac00";
defparam dout_24__Z.synch_mode="off";
defparam dout_24__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_23__Z (
	.regout(dout_23),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[23]),
	.datac(cmd[23]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_23__Z.operation_mode="normal";
defparam dout_23__Z.output_mode="reg_only";
defparam dout_23__Z.lut_mask="ccf0";
defparam dout_23__Z.synch_mode="on";
defparam dout_23__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_22__Z (
	.regout(dout_22),
	.clk(CLK),
	.dataa(cntr[22]),
	.datab(cmd[22]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_22__Z.operation_mode="normal";
defparam dout_22__Z.output_mode="reg_only";
defparam dout_22__Z.lut_mask="ac00";
defparam dout_22__Z.synch_mode="off";
defparam dout_22__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_21__Z (
	.regout(dout_21),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[21]),
	.datac(cmd[21]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_21__Z.operation_mode="normal";
defparam dout_21__Z.output_mode="reg_only";
defparam dout_21__Z.lut_mask="ccf0";
defparam dout_21__Z.synch_mode="on";
defparam dout_21__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_20__Z (
	.regout(dout_20),
	.clk(CLK),
	.dataa(cntr[20]),
	.datab(cmd[20]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_20__Z.operation_mode="normal";
defparam dout_20__Z.output_mode="reg_only";
defparam dout_20__Z.lut_mask="ac00";
defparam dout_20__Z.synch_mode="off";
defparam dout_20__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_19__Z (
	.regout(dout_19),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[19]),
	.datac(cmd[19]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_19__Z.operation_mode="normal";
defparam dout_19__Z.output_mode="reg_only";
defparam dout_19__Z.lut_mask="ccf0";
defparam dout_19__Z.synch_mode="on";
defparam dout_19__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_18__Z (
	.regout(dout_18),
	.clk(CLK),
	.dataa(cntr[18]),
	.datab(cmd[18]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_18__Z.operation_mode="normal";
defparam dout_18__Z.output_mode="reg_only";
defparam dout_18__Z.lut_mask="ac00";
defparam dout_18__Z.synch_mode="off";
defparam dout_18__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_17__Z (
	.regout(dout_17),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[17]),
	.datac(cmd[17]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_17__Z.operation_mode="normal";
defparam dout_17__Z.output_mode="reg_only";
defparam dout_17__Z.lut_mask="ccf0";
defparam dout_17__Z.synch_mode="on";
defparam dout_17__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_16__Z (
	.regout(dout_16),
	.clk(CLK),
	.dataa(cntr[16]),
	.datab(cmd[16]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_16__Z.operation_mode="normal";
defparam dout_16__Z.output_mode="reg_only";
defparam dout_16__Z.lut_mask="ac00";
defparam dout_16__Z.synch_mode="off";
defparam dout_16__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_15__Z (
	.regout(dout_15),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[15]),
	.datac(cmd[15]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_15__Z.operation_mode="normal";
defparam dout_15__Z.output_mode="reg_only";
defparam dout_15__Z.lut_mask="ccf0";
defparam dout_15__Z.synch_mode="on";
defparam dout_15__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_14__Z (
	.regout(dout_14),
	.clk(CLK),
	.dataa(cntr[14]),
	.datab(cmd[14]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_14__Z.operation_mode="normal";
defparam dout_14__Z.output_mode="reg_only";
defparam dout_14__Z.lut_mask="ac00";
defparam dout_14__Z.synch_mode="off";
defparam dout_14__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_13__Z (
	.regout(dout_13),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[13]),
	.datac(cmd[13]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_13__Z.operation_mode="normal";
defparam dout_13__Z.output_mode="reg_only";
defparam dout_13__Z.lut_mask="ccf0";
defparam dout_13__Z.synch_mode="on";
defparam dout_13__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_12__Z (
	.regout(dout_12),
	.clk(CLK),
	.dataa(cntr[12]),
	.datab(cmd[12]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_12__Z.operation_mode="normal";
defparam dout_12__Z.output_mode="reg_only";
defparam dout_12__Z.lut_mask="ac00";
defparam dout_12__Z.synch_mode="off";
defparam dout_12__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_11__Z (
	.regout(dout_11),
	.clk(CLK),
	.dataa(cntr[11]),
	.datab(cmd[11]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_11__Z.operation_mode="normal";
defparam dout_11__Z.output_mode="reg_only";
defparam dout_11__Z.lut_mask="ac00";
defparam dout_11__Z.synch_mode="off";
defparam dout_11__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_10__Z (
	.regout(dout_10),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[10]),
	.datac(cmd[10]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_10__Z.operation_mode="normal";
defparam dout_10__Z.output_mode="reg_only";
defparam dout_10__Z.lut_mask="ccf0";
defparam dout_10__Z.synch_mode="on";
defparam dout_10__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_9__Z (
	.regout(dout_9),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[9]),
	.datac(cmd[9]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_9__Z.operation_mode="normal";
defparam dout_9__Z.output_mode="reg_only";
defparam dout_9__Z.lut_mask="ccf0";
defparam dout_9__Z.synch_mode="on";
defparam dout_9__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_8__Z (
	.regout(dout_8),
	.clk(CLK),
	.dataa(VCC),
	.datab(cntr[8]),
	.datac(cmd[8]),
	.datad(r32_o_0_5),
	.aclr(GND),
	.sclr(dout_0_0_a4_0_i[0]),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_8__Z.operation_mode="normal";
defparam dout_8__Z.output_mode="reg_only";
defparam dout_8__Z.lut_mask="ccf0";
defparam dout_8__Z.synch_mode="on";
defparam dout_8__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_7__Z (
	.regout(dout_7),
	.clk(CLK),
	.dataa(buffer_reg[7]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a[7]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_7__Z.operation_mode="normal";
defparam dout_7__Z.output_mode="reg_only";
defparam dout_7__Z.lut_mask="80ff";
defparam dout_7__Z.synch_mode="off";
defparam dout_7__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_6__Z (
	.regout(dout_6),
	.clk(CLK),
	.dataa(buffer_reg[6]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a[6]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_6__Z.operation_mode="normal";
defparam dout_6__Z.output_mode="reg_only";
defparam dout_6__Z.lut_mask="80ff";
defparam dout_6__Z.synch_mode="off";
defparam dout_6__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_5__Z (
	.regout(dout_5),
	.clk(CLK),
	.dataa(buffer_reg[5]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a[5]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_5__Z.operation_mode="normal";
defparam dout_5__Z.output_mode="reg_only";
defparam dout_5__Z.lut_mask="80ff";
defparam dout_5__Z.synch_mode="off";
defparam dout_5__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_4__Z (
	.regout(dout_4),
	.clk(CLK),
	.dataa(buffer_reg[4]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a[4]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_4__Z.operation_mode="normal";
defparam dout_4__Z.output_mode="reg_only";
defparam dout_4__Z.lut_mask="80ff";
defparam dout_4__Z.synch_mode="off";
defparam dout_4__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_3__Z (
	.regout(dout_3),
	.clk(CLK),
	.dataa(buffer_reg[3]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_3__Z.operation_mode="normal";
defparam dout_3__Z.output_mode="reg_only";
defparam dout_3__Z.lut_mask="80ff";
defparam dout_3__Z.synch_mode="off";
defparam dout_3__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_2__Z (
	.regout(dout_2),
	.clk(CLK),
	.dataa(w_txd_busy),
	.datab(r32_o_0_5),
	.datac(dout_0_0_a2_1_2[0]),
	.datad(dout_0_0_0_a[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_2__Z.operation_mode="normal";
defparam dout_2__Z.output_mode="reg_only";
defparam dout_2__Z.lut_mask="20ff";
defparam dout_2__Z.synch_mode="off";
defparam dout_2__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_1__Z (
	.regout(dout_1),
	.clk(CLK),
	.dataa(rr_key1),
	.datab(r32_o_0_5),
	.datac(dout_0_0_a2_1_2[0]),
	.datad(dout_0_0_0_a[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_1__Z.operation_mode="normal";
defparam dout_1__Z.output_mode="reg_only";
defparam dout_1__Z.lut_mask="20ff";
defparam dout_1__Z.synch_mode="off";
defparam dout_1__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0__Z (
	.regout(dout_0),
	.clk(CLK),
	.dataa(rr_key2),
	.datab(r32_o_0_5),
	.datac(dout_0_0_a2_1_2[0]),
	.datad(dout_0_0_a[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0__Z.operation_mode="normal";
defparam dout_0__Z.output_mode="reg_only";
defparam dout_0__Z.lut_mask="20ff";
defparam dout_0__Z.synch_mode="off";
defparam dout_0__Z.sum_lutc_input="datac";
// @15:197
  cyclone_lcell irq_req_o_Z (
	.regout(irq_req_o),
	.clk(CLK),
	.dataa(rr_key1),
	.datab(cmd[30]),
	.datac(cmd[0]),
	.datad(irq_req_o_2_i_i_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_req_o_Z.operation_mode="normal";
defparam irq_req_o_Z.output_mode="reg_only";
defparam irq_req_o_Z.lut_mask="80f0";
defparam irq_req_o_Z.synch_mode="off";
defparam irq_req_o_Z.sum_lutc_input="datac";
// @15:57
  cyclone_lcell rr_key2_Z (
	.regout(rr_key2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r_key2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rr_key2_Z.operation_mode="normal";
defparam rr_key2_Z.output_mode="reg_only";
defparam rr_key2_Z.lut_mask="ff00";
defparam rr_key2_Z.synch_mode="off";
defparam rr_key2_Z.sum_lutc_input="datac";
// @15:57
  cyclone_lcell rr_key1_Z (
	.regout(rr_key1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r_key1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rr_key1_Z.operation_mode="normal";
defparam rr_key1_Z.output_mode="reg_only";
defparam rr_key1_Z.lut_mask="ff00";
defparam rr_key1_Z.synch_mode="off";
defparam rr_key1_Z.sum_lutc_input="datac";
// @15:51
  cyclone_lcell r_key2_Z (
	.regout(r_key2),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(key2_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_key2_Z.operation_mode="normal";
defparam r_key2_Z.output_mode="reg_only";
defparam r_key2_Z.lut_mask="ff00";
defparam r_key2_Z.synch_mode="off";
defparam r_key2_Z.sum_lutc_input="datac";
// @15:51
  cyclone_lcell r_key1_Z (
	.regout(r_key1),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(key1_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_key1_Z.operation_mode="normal";
defparam r_key1_Z.output_mode="reg_only";
defparam r_key1_Z.lut_mask="ff00";
defparam r_key1_Z.synch_mode="off";
defparam r_key1_Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_4__Z (
	.regout(seg7data[4]),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_4__Z.operation_mode="normal";
defparam seg7data_4__Z.output_mode="reg_only";
defparam seg7data_4__Z.lut_mask="aaaa";
defparam seg7data_4__Z.synch_mode="on";
defparam seg7data_4__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_28__Z (
	.regout(cmd[28]),
	.clk(CLK),
	.dataa(r32_o_28),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_28__Z.operation_mode="normal";
defparam cmd_28__Z.output_mode="reg_only";
defparam cmd_28__Z.lut_mask="aaaa";
defparam cmd_28__Z.synch_mode="on";
defparam cmd_28__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_22__Z (
	.regout(cmd[22]),
	.clk(CLK),
	.dataa(r32_o_22),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_22__Z.operation_mode="normal";
defparam cmd_22__Z.output_mode="reg_only";
defparam cmd_22__Z.lut_mask="aaaa";
defparam cmd_22__Z.synch_mode="on";
defparam cmd_22__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_23__Z (
	.regout(cmd[23]),
	.clk(CLK),
	.dataa(r32_o_23),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_23__Z.operation_mode="normal";
defparam cmd_23__Z.output_mode="reg_only";
defparam cmd_23__Z.lut_mask="aaaa";
defparam cmd_23__Z.synch_mode="on";
defparam cmd_23__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_0__Z (
	.regout(seg7data[0]),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_0__Z.operation_mode="normal";
defparam seg7data_0__Z.output_mode="reg_only";
defparam seg7data_0__Z.lut_mask="aaaa";
defparam seg7data_0__Z.synch_mode="on";
defparam seg7data_0__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_24__Z (
	.regout(cmd[24]),
	.clk(CLK),
	.dataa(r32_o_24),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_24__Z.operation_mode="normal";
defparam cmd_24__Z.output_mode="reg_only";
defparam cmd_24__Z.lut_mask="aaaa";
defparam cmd_24__Z.synch_mode="on";
defparam cmd_24__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_7__Z (
	.regout(seg7data[7]),
	.clk(CLK),
	.dataa(r32_o_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_7__Z.operation_mode="normal";
defparam seg7data_7__Z.output_mode="reg_only";
defparam seg7data_7__Z.lut_mask="aaaa";
defparam seg7data_7__Z.synch_mode="on";
defparam seg7data_7__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_1__Z (
	.regout(seg7data[1]),
	.clk(CLK),
	.dataa(r32_o_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_1__Z.operation_mode="normal";
defparam seg7data_1__Z.output_mode="reg_only";
defparam seg7data_1__Z.lut_mask="aaaa";
defparam seg7data_1__Z.synch_mode="on";
defparam seg7data_1__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_31__Z (
	.regout(cmd[31]),
	.clk(CLK),
	.dataa(r32_o_31),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_31__Z.operation_mode="normal";
defparam cmd_31__Z.output_mode="reg_only";
defparam cmd_31__Z.lut_mask="aaaa";
defparam cmd_31__Z.synch_mode="on";
defparam cmd_31__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_25__Z (
	.regout(cmd[25]),
	.clk(CLK),
	.dataa(r32_o_25),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_25__Z.operation_mode="normal";
defparam cmd_25__Z.output_mode="reg_only";
defparam cmd_25__Z.lut_mask="aaaa";
defparam cmd_25__Z.synch_mode="on";
defparam cmd_25__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_6__Z (
	.regout(seg7data[6]),
	.clk(CLK),
	.dataa(r32_o_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_6__Z.operation_mode="normal";
defparam seg7data_6__Z.output_mode="reg_only";
defparam seg7data_6__Z.lut_mask="aaaa";
defparam seg7data_6__Z.synch_mode="on";
defparam seg7data_6__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_2__Z (
	.regout(seg7data[2]),
	.clk(CLK),
	.dataa(r32_o_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_2__Z.operation_mode="normal";
defparam seg7data_2__Z.output_mode="reg_only";
defparam seg7data_2__Z.lut_mask="aaaa";
defparam seg7data_2__Z.synch_mode="on";
defparam seg7data_2__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_30__Z (
	.regout(cmd[30]),
	.clk(CLK),
	.dataa(r32_o_30),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_30__Z.operation_mode="normal";
defparam cmd_30__Z.output_mode="reg_only";
defparam cmd_30__Z.lut_mask="aaaa";
defparam cmd_30__Z.synch_mode="on";
defparam cmd_30__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_26__Z (
	.regout(cmd[26]),
	.clk(CLK),
	.dataa(r32_o_26),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_26__Z.operation_mode="normal";
defparam cmd_26__Z.output_mode="reg_only";
defparam cmd_26__Z.lut_mask="aaaa";
defparam cmd_26__Z.synch_mode="on";
defparam cmd_26__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_5__Z (
	.regout(seg7data[5]),
	.clk(CLK),
	.dataa(r32_o_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_5__Z.operation_mode="normal";
defparam seg7data_5__Z.output_mode="reg_only";
defparam seg7data_5__Z.lut_mask="aaaa";
defparam seg7data_5__Z.synch_mode="on";
defparam seg7data_5__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell seg7data_3__Z (
	.regout(seg7data[3]),
	.clk(CLK),
	.dataa(r32_o_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_380),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam seg7data_3__Z.operation_mode="normal";
defparam seg7data_3__Z.output_mode="reg_only";
defparam seg7data_3__Z.lut_mask="aaaa";
defparam seg7data_3__Z.synch_mode="on";
defparam seg7data_3__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_29__Z (
	.regout(cmd[29]),
	.clk(CLK),
	.dataa(r32_o_29),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_29__Z.operation_mode="normal";
defparam cmd_29__Z.output_mode="reg_only";
defparam cmd_29__Z.lut_mask="aaaa";
defparam cmd_29__Z.synch_mode="on";
defparam cmd_29__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_27__Z (
	.regout(cmd[27]),
	.clk(CLK),
	.dataa(r32_o_27),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_27__Z.operation_mode="normal";
defparam cmd_27__Z.output_mode="reg_only";
defparam cmd_27__Z.lut_mask="aaaa";
defparam cmd_27__Z.synch_mode="on";
defparam cmd_27__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_21__Z (
	.regout(cmd[21]),
	.clk(CLK),
	.dataa(r32_o_21),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_21__Z.operation_mode="normal";
defparam cmd_21__Z.output_mode="reg_only";
defparam cmd_21__Z.lut_mask="aaaa";
defparam cmd_21__Z.synch_mode="on";
defparam cmd_21__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_20__Z (
	.regout(cmd[20]),
	.clk(CLK),
	.dataa(r32_o_20),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_20__Z.operation_mode="normal";
defparam cmd_20__Z.output_mode="reg_only";
defparam cmd_20__Z.lut_mask="aaaa";
defparam cmd_20__Z.synch_mode="on";
defparam cmd_20__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_19__Z (
	.regout(cmd[19]),
	.clk(CLK),
	.dataa(r32_o_19),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_19__Z.operation_mode="normal";
defparam cmd_19__Z.output_mode="reg_only";
defparam cmd_19__Z.lut_mask="aaaa";
defparam cmd_19__Z.synch_mode="on";
defparam cmd_19__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_18__Z (
	.regout(cmd[18]),
	.clk(CLK),
	.dataa(r32_o_18),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_18__Z.operation_mode="normal";
defparam cmd_18__Z.output_mode="reg_only";
defparam cmd_18__Z.lut_mask="aaaa";
defparam cmd_18__Z.synch_mode="on";
defparam cmd_18__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_17__Z (
	.regout(cmd[17]),
	.clk(CLK),
	.dataa(r32_o_17),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_17__Z.operation_mode="normal";
defparam cmd_17__Z.output_mode="reg_only";
defparam cmd_17__Z.lut_mask="aaaa";
defparam cmd_17__Z.synch_mode="on";
defparam cmd_17__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_16__Z (
	.regout(cmd[16]),
	.clk(CLK),
	.dataa(r32_o_16),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_16__Z.operation_mode="normal";
defparam cmd_16__Z.output_mode="reg_only";
defparam cmd_16__Z.lut_mask="aaaa";
defparam cmd_16__Z.synch_mode="on";
defparam cmd_16__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_15__Z (
	.regout(cmd[15]),
	.clk(CLK),
	.dataa(r32_o_15),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_15__Z.operation_mode="normal";
defparam cmd_15__Z.output_mode="reg_only";
defparam cmd_15__Z.lut_mask="aaaa";
defparam cmd_15__Z.synch_mode="on";
defparam cmd_15__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_14__Z (
	.regout(cmd[14]),
	.clk(CLK),
	.dataa(r32_o_14),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_14__Z.operation_mode="normal";
defparam cmd_14__Z.output_mode="reg_only";
defparam cmd_14__Z.lut_mask="aaaa";
defparam cmd_14__Z.synch_mode="on";
defparam cmd_14__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_13__Z (
	.regout(cmd[13]),
	.clk(CLK),
	.dataa(r32_o_13),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_13__Z.operation_mode="normal";
defparam cmd_13__Z.output_mode="reg_only";
defparam cmd_13__Z.lut_mask="aaaa";
defparam cmd_13__Z.synch_mode="on";
defparam cmd_13__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_12__Z (
	.regout(cmd[12]),
	.clk(CLK),
	.dataa(r32_o_12),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_12__Z.operation_mode="normal";
defparam cmd_12__Z.output_mode="reg_only";
defparam cmd_12__Z.lut_mask="aaaa";
defparam cmd_12__Z.synch_mode="on";
defparam cmd_12__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_11__Z (
	.regout(cmd[11]),
	.clk(CLK),
	.dataa(r32_o_11),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_11__Z.operation_mode="normal";
defparam cmd_11__Z.output_mode="reg_only";
defparam cmd_11__Z.lut_mask="aaaa";
defparam cmd_11__Z.synch_mode="on";
defparam cmd_11__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_10__Z (
	.regout(cmd[10]),
	.clk(CLK),
	.dataa(r32_o_10),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_10__Z.operation_mode="normal";
defparam cmd_10__Z.output_mode="reg_only";
defparam cmd_10__Z.lut_mask="aaaa";
defparam cmd_10__Z.synch_mode="on";
defparam cmd_10__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_9__Z (
	.regout(cmd[9]),
	.clk(CLK),
	.dataa(r32_o_9),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_9__Z.operation_mode="normal";
defparam cmd_9__Z.output_mode="reg_only";
defparam cmd_9__Z.lut_mask="aaaa";
defparam cmd_9__Z.synch_mode="on";
defparam cmd_9__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_8__Z (
	.regout(cmd[8]),
	.clk(CLK),
	.dataa(r32_o_8),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_8__Z.operation_mode="normal";
defparam cmd_8__Z.output_mode="reg_only";
defparam cmd_8__Z.lut_mask="aaaa";
defparam cmd_8__Z.synch_mode="on";
defparam cmd_8__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_7__Z (
	.regout(cmd[7]),
	.clk(CLK),
	.dataa(r32_o_7),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_7__Z.operation_mode="normal";
defparam cmd_7__Z.output_mode="reg_only";
defparam cmd_7__Z.lut_mask="aaaa";
defparam cmd_7__Z.synch_mode="on";
defparam cmd_7__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_6__Z (
	.regout(cmd_6),
	.clk(CLK),
	.dataa(r32_o_6),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_6__Z.operation_mode="normal";
defparam cmd_6__Z.output_mode="reg_only";
defparam cmd_6__Z.lut_mask="aaaa";
defparam cmd_6__Z.synch_mode="on";
defparam cmd_6__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_5__Z (
	.regout(cmd_5),
	.clk(CLK),
	.dataa(r32_o_5),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_5__Z.operation_mode="normal";
defparam cmd_5__Z.output_mode="reg_only";
defparam cmd_5__Z.lut_mask="aaaa";
defparam cmd_5__Z.synch_mode="on";
defparam cmd_5__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_4__Z (
	.regout(cmd_4),
	.clk(CLK),
	.dataa(r32_o_4),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_4__Z.operation_mode="normal";
defparam cmd_4__Z.output_mode="reg_only";
defparam cmd_4__Z.lut_mask="aaaa";
defparam cmd_4__Z.synch_mode="on";
defparam cmd_4__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_3__Z (
	.regout(cmd_3),
	.clk(CLK),
	.dataa(r32_o_3),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_3__Z.operation_mode="normal";
defparam cmd_3__Z.output_mode="reg_only";
defparam cmd_3__Z.lut_mask="aaaa";
defparam cmd_3__Z.synch_mode="on";
defparam cmd_3__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_2__Z (
	.regout(cmd_2),
	.clk(CLK),
	.dataa(r32_o_2),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_2__Z.operation_mode="normal";
defparam cmd_2__Z.output_mode="reg_only";
defparam cmd_2__Z.lut_mask="aaaa";
defparam cmd_2__Z.synch_mode="on";
defparam cmd_2__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_0__Z (
	.regout(cmd[0]),
	.clk(CLK),
	.dataa(r32_o_0),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_0__Z.operation_mode="normal";
defparam cmd_0__Z.output_mode="reg_only";
defparam cmd_0__Z.lut_mask="aaaa";
defparam cmd_0__Z.synch_mode="on";
defparam cmd_0__Z.sum_lutc_input="datac";
// @15:129
  cyclone_lcell cmd_1__Z (
	.regout(cmd[1]),
	.clk(CLK),
	.dataa(r32_o_1),
	.datab(VCC),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(rr_rst_i),
	.sload(GND),
	.ena(G_381),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cmd_1__Z.operation_mode="normal";
defparam cmd_1__Z.output_mode="reg_only";
defparam cmd_1__Z.lut_mask="aaaa";
defparam cmd_1__Z.synch_mode="on";
defparam cmd_1__Z.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_3_ (
	.combout(dout_0_0_0_a[3]),
	.dataa(dout_0_0_a2_1_1[0]),
	.datab(dout_0_0_0_a2_1_0[3]),
	.datac(dout_0_0_a4[0]),
	.datad(dout_0_0_0_a2[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_3_.operation_mode="normal";
defparam dout_0_0_0_a_3_.output_mode="comb_only";
defparam dout_0_0_0_a_3_.lut_mask="007f";
defparam dout_0_0_0_a_3_.synch_mode="off";
defparam dout_0_0_0_a_3_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_2_ (
	.combout(dout_0_0_0_a[2]),
	.dataa(buffer_reg[2]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a2[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_2_.operation_mode="normal";
defparam dout_0_0_0_a_2_.output_mode="comb_only";
defparam dout_0_0_0_a_2_.lut_mask="007f";
defparam dout_0_0_0_a_2_.synch_mode="off";
defparam dout_0_0_0_a_2_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_1_ (
	.combout(dout_0_0_0_a[1]),
	.dataa(buffer_reg[1]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_0_a2[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_1_.operation_mode="normal";
defparam dout_0_0_0_a_1_.output_mode="comb_only";
defparam dout_0_0_0_a_1_.lut_mask="007f";
defparam dout_0_0_0_a_1_.synch_mode="off";
defparam dout_0_0_0_a_1_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a_0_ (
	.combout(dout_0_0_a[0]),
	.dataa(buffer_reg[0]),
	.datab(dout_0_0_a2_0_4[0]),
	.datac(dout_0_0_0_a2_0_1[3]),
	.datad(dout_0_0_a2[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a_0_.operation_mode="normal";
defparam dout_0_0_a_0_.output_mode="comb_only";
defparam dout_0_0_a_0_.lut_mask="007f";
defparam dout_0_0_a_0_.synch_mode="off";
defparam dout_0_0_a_0_.sum_lutc_input="datac";
// @15:83
  cyclone_lcell key1_addr_0_sqmuxa_0_a2_cZ (
	.combout(key1_addr_0_sqmuxa_0_a2),
	.dataa(dmem_ctl_o_2),
	.datab(r32_o_0_2),
	.datac(r32_o_0_3),
	.datad(tmr_addr_0_sqmuxa_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key1_addr_0_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam key1_addr_0_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam key1_addr_0_sqmuxa_0_a2_cZ.lut_mask="8000";
defparam key1_addr_0_sqmuxa_0_a2_cZ.synch_mode="off";
defparam key1_addr_0_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @15:75
  cyclone_lcell lcd_data_0_sqmuxa_0_a2_cZ (
	.combout(lcd_data_0_sqmuxa_0_a2),
	.dataa(dmem_ctl_o_2),
	.datab(r32_o_0_2),
	.datac(r32_o_0_3),
	.datad(tmr_addr_0_sqmuxa_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam lcd_data_0_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam lcd_data_0_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam lcd_data_0_sqmuxa_0_a2_cZ.lut_mask="0400";
defparam lcd_data_0_sqmuxa_0_a2_cZ.synch_mode="off";
defparam lcd_data_0_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @15:82
  cyclone_lcell tmr_addr_0_sqmuxa_0_a2_cZ (
	.combout(tmr_addr_0_sqmuxa_0_a2),
	.dataa(dmem_ctl_o_2),
	.datab(r32_o_0_3),
	.datac(r32_o_0_2),
	.datad(tmr_addr_0_sqmuxa_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_0_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam tmr_addr_0_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam tmr_addr_0_sqmuxa_0_a2_cZ.lut_mask="0800";
defparam tmr_addr_0_sqmuxa_0_a2_cZ.synch_mode="off";
defparam tmr_addr_0_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @15:84
  cyclone_lcell key2_addr_0_sqmuxa_0_a2_cZ (
	.combout(key2_addr_0_sqmuxa_0_a2),
	.dataa(key2_addr_0_sqmuxa_0_a2_a),
	.datab(r32_o_0_5),
	.datac(rr_rst),
	.datad(wr_cmd_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_0_sqmuxa_0_a2_cZ.operation_mode="normal";
defparam key2_addr_0_sqmuxa_0_a2_cZ.output_mode="comb_only";
defparam key2_addr_0_sqmuxa_0_a2_cZ.lut_mask="8000";
defparam key2_addr_0_sqmuxa_0_a2_cZ.synch_mode="off";
defparam key2_addr_0_sqmuxa_0_a2_cZ.sum_lutc_input="datac";
// @15:84
  cyclone_lcell key2_addr_0_sqmuxa_0_a2_a_cZ (
	.combout(key2_addr_0_sqmuxa_0_a2_a),
	.dataa(dmem_ctl_o_2),
	.datab(r32_o_0_4),
	.datac(r32_o_0_2),
	.datad(r32_o_0_3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam key2_addr_0_sqmuxa_0_a2_a_cZ.operation_mode="normal";
defparam key2_addr_0_sqmuxa_0_a2_a_cZ.output_mode="comb_only";
defparam key2_addr_0_sqmuxa_0_a2_a_cZ.lut_mask="0008";
defparam key2_addr_0_sqmuxa_0_a2_a_cZ.synch_mode="off";
defparam key2_addr_0_sqmuxa_0_a2_a_cZ.sum_lutc_input="datac";
// @15:82
  cyclone_lcell tmr_addr_0_sqmuxa_0_a2_0_cZ (
	.combout(tmr_addr_0_sqmuxa_0_a2_0),
	.dataa(r32_o_0_4),
	.datab(r32_o_0_5),
	.datac(rr_rst),
	.datad(wr_cmd_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam tmr_addr_0_sqmuxa_0_a2_0_cZ.operation_mode="normal";
defparam tmr_addr_0_sqmuxa_0_a2_0_cZ.output_mode="comb_only";
defparam tmr_addr_0_sqmuxa_0_a2_0_cZ.lut_mask="4000";
defparam tmr_addr_0_sqmuxa_0_a2_0_cZ.synch_mode="off";
defparam tmr_addr_0_sqmuxa_0_a2_0_cZ.sum_lutc_input="datac";
// @15:74
  cyclone_lcell wr_uartdata_0_a2_cZ (
	.combout(wr_uartdata_0_a2),
	.dataa(dmem_ctl_o_2),
	.datab(r32_o_0_4),
	.datac(dout_0_0_a2_1_1[0]),
	.datad(wr_uartdata_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_uartdata_0_a2_cZ.operation_mode="normal";
defparam wr_uartdata_0_a2_cZ.output_mode="comb_only";
defparam wr_uartdata_0_a2_cZ.lut_mask="1000";
defparam wr_uartdata_0_a2_cZ.synch_mode="off";
defparam wr_uartdata_0_a2_cZ.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a4_0_0_ (
	.combout(dout_0_0_a4_0[0]),
	.dataa(r32_o_0_2),
	.datab(r32_o_0_3),
	.datac(dout_0_0_a4[0]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a4_0_0_.operation_mode="normal";
defparam dout_0_0_a4_0_0_.output_mode="comb_only";
defparam dout_0_0_a4_0_0_.lut_mask="2020";
defparam dout_0_0_a4_0_0_.synch_mode="off";
defparam dout_0_0_a4_0_0_.sum_lutc_input="datac";
// @11:32
  cyclone_lcell wr_tmr_data_0_a2_cZ (
	.combout(wr_tmr_data_0_a2),
	.dataa(dmem_ctl_o_2),
	.datab(r32_o_0_4),
	.datac(dout_0_0_a4_0_0_0[0]),
	.datad(wr_uartdata_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_tmr_data_0_a2_cZ.operation_mode="normal";
defparam wr_tmr_data_0_a2_cZ.output_mode="comb_only";
defparam wr_tmr_data_0_a2_cZ.lut_mask="8000";
defparam wr_tmr_data_0_a2_cZ.synch_mode="off";
defparam wr_tmr_data_0_a2_cZ.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a2_1_2_0_ (
	.combout(dout_0_0_a2_1_2[0]),
	.dataa(r32_o_0_3),
	.datab(r32_o_0_2),
	.datac(dout_0_0_a4[0]),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_1_2_0_.operation_mode="normal";
defparam dout_0_0_a2_1_2_0_.output_mode="comb_only";
defparam dout_0_0_a2_1_2_0_.lut_mask="2020";
defparam dout_0_0_a2_1_2_0_.synch_mode="off";
defparam dout_0_0_a2_1_2_0_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a4_0_ (
	.combout(dout_0_0_a4[0]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_0_0_a4_a[0]),
	.datac(rr_rst),
	.datad(wr_cmd_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a4_0_.operation_mode="normal";
defparam dout_0_0_a4_0_.output_mode="comb_only";
defparam dout_0_0_a4_0_.lut_mask="1000";
defparam dout_0_0_a4_0_.synch_mode="off";
defparam dout_0_0_a4_0_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a4_a_0_ (
	.combout(dout_0_0_a4_a[0]),
	.dataa(dmem_ctl_o_1),
	.datab(dmem_ctl_o_2),
	.datac(r32_o_0_4),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a4_a_0_.operation_mode="normal";
defparam dout_0_0_a4_a_0_.output_mode="comb_only";
defparam dout_0_0_a4_a_0_.lut_mask="7f7f";
defparam dout_0_0_a4_a_0_.synch_mode="off";
defparam dout_0_0_a4_a_0_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a2_0_1_3_ (
	.combout(dout_0_0_0_a2_0_1[3]),
	.dataa(dmem_ctl_o_0),
	.datab(dout_0_0_0_a2_0_1_a[3]),
	.datac(rr_rst),
	.datad(wr_cmd_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a2_0_1_3_.operation_mode="normal";
defparam dout_0_0_0_a2_0_1_3_.output_mode="comb_only";
defparam dout_0_0_0_a2_0_1_3_.lut_mask="4000";
defparam dout_0_0_0_a2_0_1_3_.synch_mode="off";
defparam dout_0_0_0_a2_0_1_3_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a2_0_1_a_3_ (
	.combout(dout_0_0_0_a2_0_1_a[3]),
	.dataa(r32_o_0_4),
	.datab(r32_o_0_3),
	.datac(r32_o_0_2),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a2_0_1_a_3_.operation_mode="normal";
defparam dout_0_0_0_a2_0_1_a_3_.output_mode="comb_only";
defparam dout_0_0_0_a2_0_1_a_3_.lut_mask="0404";
defparam dout_0_0_0_a2_0_1_a_3_.synch_mode="off";
defparam dout_0_0_0_a2_0_1_a_3_.sum_lutc_input="datac";
// @15:74
  cyclone_lcell wr_uartdata_0_a2_0_cZ (
	.combout(wr_uartdata_0_a2_0),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(r32_o_0_5),
	.datad(wr_cmd_0_a2_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_uartdata_0_a2_0_cZ.operation_mode="normal";
defparam wr_uartdata_0_a2_0_cZ.output_mode="comb_only";
defparam wr_uartdata_0_a2_0_cZ.lut_mask="2000";
defparam wr_uartdata_0_a2_0_cZ.synch_mode="off";
defparam wr_uartdata_0_a2_0_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_0_cZ (
	.combout(wr_cmd_0_a2_0),
	.dataa(dmem_ctl_o_0),
	.datab(dmem_ctl_o_1),
	.datac(wr_cmd_0_a2_1),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_0_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_0_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_0_cZ.lut_mask="2020";
defparam wr_cmd_0_a2_0_cZ.synch_mode="off";
defparam wr_cmd_0_a2_0_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_cZ (
	.combout(wr_cmd_0_a2_1),
	.dataa(wr_cmd_0_a2_1_16),
	.datab(wr_cmd_0_a2_1_15),
	.datac(wr_cmd_0_a2_1_21),
	.datad(wr_cmd_0_a2_1_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_cZ.lut_mask="0080";
defparam wr_cmd_0_a2_1_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_a_cZ (
	.combout(wr_cmd_0_a2_1_a),
	.dataa(wr_cmd_0_a2_1_19),
	.datab(wr_cmd_0_a2_1_20),
	.datac(wr_cmd_0_a2_1_17),
	.datad(wr_cmd_0_a2_1_18),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_a_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_a_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_a_cZ.lut_mask="7fff";
defparam wr_cmd_0_a2_1_a_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_a_cZ.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_4_ (
	.combout(dout_0_0_0_a[4]),
	.dataa(cmd_4),
	.datab(cntr[4]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_4_.operation_mode="normal";
defparam dout_0_0_0_a_4_.output_mode="comb_only";
defparam dout_0_0_0_a_4_.lut_mask="35ff";
defparam dout_0_0_0_a_4_.synch_mode="off";
defparam dout_0_0_0_a_4_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_5_ (
	.combout(dout_0_0_0_a[5]),
	.dataa(cmd_5),
	.datab(cntr[5]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_5_.operation_mode="normal";
defparam dout_0_0_0_a_5_.output_mode="comb_only";
defparam dout_0_0_0_a_5_.lut_mask="35ff";
defparam dout_0_0_0_a_5_.synch_mode="off";
defparam dout_0_0_0_a_5_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_6_ (
	.combout(dout_0_0_0_a[6]),
	.dataa(cmd_6),
	.datab(cntr[6]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_6_.operation_mode="normal";
defparam dout_0_0_0_a_6_.output_mode="comb_only";
defparam dout_0_0_0_a_6_.lut_mask="35ff";
defparam dout_0_0_0_a_6_.synch_mode="off";
defparam dout_0_0_0_a_6_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a_7_ (
	.combout(dout_0_0_0_a[7]),
	.dataa(cmd[7]),
	.datab(cntr[7]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a_7_.operation_mode="normal";
defparam dout_0_0_0_a_7_.output_mode="comb_only";
defparam dout_0_0_0_a_7_.lut_mask="35ff";
defparam dout_0_0_0_a_7_.synch_mode="off";
defparam dout_0_0_0_a_7_.sum_lutc_input="datac";
// @15:198
  cyclone_lcell irq_req_o_2_i_i_a_cZ (
	.combout(irq_req_o_2_i_i_a),
	.dataa(cmd[29]),
	.datab(rr_key2),
	.datac(cmd[31]),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_req_o_2_i_i_a_cZ.operation_mode="normal";
defparam irq_req_o_2_i_i_a_cZ.output_mode="comb_only";
defparam irq_req_o_2_i_i_a_cZ.lut_mask="0777";
defparam irq_req_o_2_i_i_a_cZ.synch_mode="off";
defparam irq_req_o_2_i_i_a_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_21_cZ (
	.combout(wr_cmd_0_a2_1_21),
	.dataa(r32_o_0_17),
	.datab(r32_o_0_0),
	.datac(r32_o_0_1),
	.datad(wr_cmd_0_a2_1_21_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_21_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_21_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_21_cZ.lut_mask="0100";
defparam wr_cmd_0_a2_1_21_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_21_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_20_cZ (
	.combout(wr_cmd_0_a2_1_20),
	.dataa(r32_o_0_13),
	.datab(r32_o_0_28),
	.datac(r32_o_0_27),
	.datad(r32_o_0_29),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_20_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_20_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_20_cZ.lut_mask="0001";
defparam wr_cmd_0_a2_1_20_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_20_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_19_cZ (
	.combout(wr_cmd_0_a2_1_19),
	.dataa(r32_o_0_7),
	.datab(r32_o_0_25),
	.datac(r32_o_0_23),
	.datad(r32_o_0_26),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_19_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_19_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_19_cZ.lut_mask="0001";
defparam wr_cmd_0_a2_1_19_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_19_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_18_cZ (
	.combout(wr_cmd_0_a2_1_18),
	.dataa(r32_o_0_6),
	.datab(r32_o_0_8),
	.datac(r32_o_0_9),
	.datad(r32_o_0_12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_18_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_18_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_18_cZ.lut_mask="0001";
defparam wr_cmd_0_a2_1_18_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_18_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_17_cZ (
	.combout(wr_cmd_0_a2_1_17),
	.dataa(r32_o_0_31),
	.datab(r32_o_0_10),
	.datac(r32_o_0_11),
	.datad(r32_o_0_30),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_17_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_17_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_17_cZ.lut_mask="0002";
defparam wr_cmd_0_a2_1_17_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_17_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_16_cZ (
	.combout(wr_cmd_0_a2_1_16),
	.dataa(r32_o_0_19),
	.datab(r32_o_0_22),
	.datac(r32_o_0_15),
	.datad(r32_o_0_24),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_16_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_16_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_16_cZ.lut_mask="0001";
defparam wr_cmd_0_a2_1_16_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_16_cZ.sum_lutc_input="datac";
// @15:78
  cyclone_lcell wr_cmd_0_a2_1_15_cZ (
	.combout(wr_cmd_0_a2_1_15),
	.dataa(r32_o_0_16),
	.datab(r32_o_0_18),
	.datac(r32_o_0_20),
	.datad(r32_o_0_21),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam wr_cmd_0_a2_1_15_cZ.operation_mode="normal";
defparam wr_cmd_0_a2_1_15_cZ.output_mode="comb_only";
defparam wr_cmd_0_a2_1_15_cZ.lut_mask="0001";
defparam wr_cmd_0_a2_1_15_cZ.synch_mode="off";
defparam wr_cmd_0_a2_1_15_cZ.sum_lutc_input="datac";
// @15:191
  cyclone_lcell irq_addr_o_6_sn_m1_cZ (
	.combout(irq_addr_o_6_sn_m1),
	.dataa(cmd[30]),
	.datab(rr_key1),
	.datac(cmd[31]),
	.datad(q),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam irq_addr_o_6_sn_m1_cZ.operation_mode="normal";
defparam irq_addr_o_6_sn_m1_cZ.output_mode="comb_only";
defparam irq_addr_o_6_sn_m1_cZ.lut_mask="0777";
defparam irq_addr_o_6_sn_m1_cZ.synch_mode="off";
defparam irq_addr_o_6_sn_m1_cZ.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a2_0_ (
	.combout(dout_0_0_a2[0]),
	.dataa(cmd[0]),
	.datab(cntr[0]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_0_.operation_mode="normal";
defparam dout_0_0_a2_0_.output_mode="comb_only";
defparam dout_0_0_a2_0_.lut_mask="ca00";
defparam dout_0_0_a2_0_.synch_mode="off";
defparam dout_0_0_a2_0_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a2_1_ (
	.combout(dout_0_0_0_a2[1]),
	.dataa(cmd[1]),
	.datab(cntr[1]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a2_1_.operation_mode="normal";
defparam dout_0_0_0_a2_1_.output_mode="comb_only";
defparam dout_0_0_0_a2_1_.lut_mask="ca00";
defparam dout_0_0_0_a2_1_.synch_mode="off";
defparam dout_0_0_0_a2_1_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a2_2_ (
	.combout(dout_0_0_0_a2[2]),
	.dataa(cmd_2),
	.datab(cntr[2]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a2_2_.operation_mode="normal";
defparam dout_0_0_0_a2_2_.output_mode="comb_only";
defparam dout_0_0_0_a2_2_.lut_mask="ca00";
defparam dout_0_0_0_a2_2_.synch_mode="off";
defparam dout_0_0_0_a2_2_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a2_3_ (
	.combout(dout_0_0_0_a2[3]),
	.dataa(cmd_3),
	.datab(cntr[3]),
	.datac(r32_o_0_5),
	.datad(dout_0_0_a4_0[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a2_3_.operation_mode="normal";
defparam dout_0_0_0_a2_3_.output_mode="comb_only";
defparam dout_0_0_0_a2_3_.lut_mask="ca00";
defparam dout_0_0_0_a2_3_.synch_mode="off";
defparam dout_0_0_0_a2_3_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a2_0_4_0_ (
	.combout(dout_0_0_a2_0_4[0]),
	.dataa(dmem_ctl_o_1),
	.datab(dmem_ctl_o_2),
	.datac(r32_o_0_5),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_0_4_0_.operation_mode="normal";
defparam dout_0_0_a2_0_4_0_.output_mode="comb_only";
defparam dout_0_0_a2_0_4_0_.lut_mask="6060";
defparam dout_0_0_a2_0_4_0_.synch_mode="off";
defparam dout_0_0_a2_0_4_0_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a4_0_0_0_0_ (
	.combout(dout_0_0_a4_0_0_0[0]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o_0_3),
	.datad(r32_o_0_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a4_0_0_0_0_.operation_mode="normal";
defparam dout_0_0_a4_0_0_0_0_.output_mode="comb_only";
defparam dout_0_0_a4_0_0_0_0_.lut_mask="0f00";
defparam dout_0_0_a4_0_0_0_0_.synch_mode="off";
defparam dout_0_0_a4_0_0_0_0_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_0_a2_1_0_3_ (
	.combout(dout_0_0_0_a2_1_0[3]),
	.dataa(q_0),
	.datab(r32_o_0_5),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_0_a2_1_0_3_.operation_mode="normal";
defparam dout_0_0_0_a2_1_0_3_.output_mode="comb_only";
defparam dout_0_0_0_a2_1_0_3_.lut_mask="2222";
defparam dout_0_0_0_a2_1_0_3_.synch_mode="off";
defparam dout_0_0_0_a2_1_0_3_.sum_lutc_input="datac";
// @15:115
  cyclone_lcell dout_0_0_a2_1_1_0_ (
	.combout(dout_0_0_a2_1_1[0]),
	.dataa(r32_o_0_2),
	.datab(r32_o_0_3),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam dout_0_0_a2_1_1_0_.operation_mode="normal";
defparam dout_0_0_a2_1_1_0_.output_mode="comb_only";
defparam dout_0_0_a2_1_1_0_.lut_mask="4444";
defparam dout_0_0_a2_1_1_0_.synch_mode="off";
defparam dout_0_0_a2_1_1_0_.sum_lutc_input="datac";
// @15:151
  uart0 iuart0 (
	.ua_state_1(ua_state_1),
	.ua_state_0(ua_state_0),
	.r32_o_7(r32_o_7),
	.r32_o_6(r32_o_6),
	.r32_o_5(r32_o_5),
	.r32_o_4(r32_o_4),
	.r32_o_3(r32_o_3),
	.r32_o_2(r32_o_2),
	.r32_o_1(r32_o_1),
	.r32_o_0(r32_o_0),
	.cmd_0(cmd[1]),
	.buffer_reg_0(buffer_reg[0]),
	.buffer_reg_1(buffer_reg[1]),
	.buffer_reg_2(buffer_reg[2]),
	.buffer_reg_3(buffer_reg[3]),
	.buffer_reg_4(buffer_reg[4]),
	.buffer_reg_5(buffer_reg[5]),
	.buffer_reg_6(buffer_reg[6]),
	.buffer_reg_7(buffer_reg[7]),
	.clk_ctr_equ15_0_a2_0(clk_ctr_equ15_0_a2),
	.read_request_ff(read_request_ff),
	.txd(txd),
	.G_237(G_237),
	.G_372(G_372),
	.w_txd_busy(w_txd_busy),
	.wr_uartdata_0_a2(wr_uartdata_0_a2),
	.q(q_0),
	.CLK(CLK),
	.clk_ctr_equ15_0_a2(clk_ctr_equ15_0_a2_0),
	.rr_rst(rr_rst),
	.ser_rxd_c(ser_rxd_c),
	.G_356(G_356),
	.G_364(G_364),
	.un1_clk_ctr_equ0_0_a2(un1_clk_ctr_equ0_0_a2),
	.un1_clk_ctr_equ0_0_a2_0(un1_clk_ctr_equ0_0_a2_0),
	.un1_clk_ctr_equ0_0_a5_1(un1_clk_ctr_equ0_0_a5_1)
);
// @15:169
  seg7led_cv iseg7_cv (
	.seg7data_3(seg7data[3]),
	.seg7data_2(seg7data[2]),
	.seg7data_1(seg7data[1]),
	.seg7data_0(seg7data[0]),
	.seg7data_7(seg7data[7]),
	.seg7data_6(seg7data[6]),
	.seg7data_5(seg7data[5]),
	.seg7data_4(seg7data[4]),
	.N_13_i(N_13_i),
	.m11(m11),
	.m15(m15),
	.N_31_i(N_31_i),
	.m18(m18),
	.N_27_i(N_27_i),
	.N_29_i(N_29_i),
	.N_44_i(N_44_i),
	.m11_0(m11_0),
	.m15_0(m15_0),
	.N_62_i(N_62_i),
	.m18_0(m18_0),
	.N_58_i(N_58_i),
	.N_60_i(N_60_i)
);
// @15:175
  tmr0 mips_tmr0 (
	.cmd_0(cmd[7]),
	.cmd_1(cmd[8]),
	.cntr_31(cntr[31]),
	.cntr_30(cntr[30]),
	.cntr_29(cntr[29]),
	.cntr_28(cntr[28]),
	.cntr_27(cntr[27]),
	.cntr_26(cntr[26]),
	.cntr_25(cntr[25]),
	.cntr_24(cntr[24]),
	.cntr_23(cntr[23]),
	.cntr_22(cntr[22]),
	.cntr_21(cntr[21]),
	.cntr_20(cntr[20]),
	.cntr_19(cntr[19]),
	.cntr_18(cntr[18]),
	.cntr_17(cntr[17]),
	.cntr_16(cntr[16]),
	.cntr_15(cntr[15]),
	.cntr_14(cntr[14]),
	.cntr_13(cntr[13]),
	.cntr_12(cntr[12]),
	.cntr_11(cntr[11]),
	.cntr_10(cntr[10]),
	.cntr_9(cntr[9]),
	.cntr_8(cntr[8]),
	.cntr_7(cntr[7]),
	.cntr_6(cntr[6]),
	.cntr_5(cntr[5]),
	.cntr_4(cntr[4]),
	.cntr_3(cntr[3]),
	.cntr_2(cntr[2]),
	.cntr_1(cntr[1]),
	.cntr_0(cntr[0]),
	.r32_o_31(r32_o_31),
	.r32_o_30(r32_o_30),
	.r32_o_29(r32_o_29),
	.r32_o_28(r32_o_28),
	.r32_o_27(r32_o_27),
	.r32_o_26(r32_o_26),
	.r32_o_25(r32_o_25),
	.r32_o_24(r32_o_24),
	.r32_o_23(r32_o_23),
	.r32_o_22(r32_o_22),
	.r32_o_21(r32_o_21),
	.r32_o_20(r32_o_20),
	.r32_o_19(r32_o_19),
	.r32_o_18(r32_o_18),
	.r32_o_17(r32_o_17),
	.r32_o_16(r32_o_16),
	.r32_o_15(r32_o_15),
	.r32_o_14(r32_o_14),
	.r32_o_13(r32_o_13),
	.r32_o_12(r32_o_12),
	.r32_o_11(r32_o_11),
	.r32_o_10(r32_o_10),
	.r32_o_9(r32_o_9),
	.r32_o_8(r32_o_8),
	.r32_o_7(r32_o_7),
	.r32_o_6(r32_o_6),
	.r32_o_5(r32_o_5),
	.r32_o_4(r32_o_4),
	.r32_o_3(r32_o_3),
	.r32_o_2(r32_o_2),
	.r32_o_1(r32_o_1),
	.r32_o_0(r32_o_0),
	.q(q),
	.wr_tmr_data_0_a2(wr_tmr_data_0_a2),
	.CLK(CLK)
);
  assign  rr_rst_i = ~ rr_rst;
  assign  dout_0_0_a4_0_i[0] = ~ dout_0_0_a4_0[0];
endmodule /* mips_dvc */

// VQM4.1+ 
module mips_sys (
  lcd_data_7,
  lcd_data_6,
  lcd_data_5,
  lcd_data_4,
  lcd_data_3,
  lcd_data_2,
  lcd_data_1,
  lcd_data_0,
  cmd_4,
  cmd_3,
  cmd_2,
  cmd_1,
  cmd_0,
  ua_state_1,
  ua_state_0,
  cop_addr_o_i_m_0,
  cop_addr_o_i_m_1,
  data2core_7,
  data2core_15,
  data2core_23,
  data2core_31,
  data2core_16,
  data2core_8,
  data2core_14,
  data2core_13,
  data2core_12,
  data2core_11,
  data2core_10,
  data2core_9,
  data2core_22,
  data2core_21,
  data2core_20,
  data2core_19,
  data2core_18,
  data2core_17,
  data2core_0,
  data2core_1,
  data2core_2,
  data2core_3,
  data2core_4,
  data2core_5,
  data2core_6,
  data2core_24,
  data2core_25,
  data2core_26,
  data2core_27,
  data2core_28,
  data2core_29,
  data2core_30,
  dout_1_2_0,
  dout_1_2_3,
  dout_1_2_5,
  dout_1_2_1,
  dout_1_2_2,
  dout_1_2_4,
  dout_1_2_6,
  dout_1_2_7,
  dout_2_0,
  dout_2_3,
  dout_2_5,
  dout_2_1,
  dout_2_2,
  dout_2_4,
  dout_2_6,
  dout_2_7,
  dout_1_15,
  dout_1_14,
  dout_1_13,
  dout_1_12,
  dout_1_11,
  dout_1_10,
  dout_1_9,
  dout_1_8,
  dout_1_7,
  dout_1_6,
  dout_1_5,
  dout_1_4,
  dout_1_3,
  dout_1_2,
  dout_1_1,
  dout_1_0,
  wr_en_0_0_0,
  wr_en_0_0_1,
  wr_en_0_0_2,
  wr_en_0_0_3,
  dout_iv_1_0_0,
  wb_o_30,
  wb_o_29,
  wb_o_27,
  wb_o_26,
  wb_o_24,
  wb_o_20,
  wb_o_19,
  wb_o_17,
  wb_o_14,
  wb_o_13,
  wb_o_11,
  wb_o_10,
  wb_o_9,
  wb_o_2,
  wb_o_1,
  wb_o_31,
  wb_o_25,
  wb_o_0,
  wb_o_8,
  dout_iv_1_17,
  dout_iv_1_11,
  dout_iv_1_14,
  dout_iv_1_2,
  dout_iv_1_20,
  dout_iv_1_19,
  dout_iv_1_8,
  dout_iv_1_25,
  dout_iv_1_27,
  dout_iv_1_29,
  dout_iv_1_30,
  dout_iv_1_26,
  dout_iv_1_13,
  dout_iv_1_10,
  dout_iv_1_9,
  dout_iv_1_1,
  dout_iv_1_0_d0,
  dout_iv_0_0,
  dout_iv_9,
  dout_iv_25,
  dout_iv_13,
  dout_iv_29,
  dout_iv_26,
  dout_iv_10,
  dout_iv_27,
  dout_iv_30,
  dout_iv_8,
  dout_iv_11,
  dout_iv_19,
  dout_iv_20,
  dout_iv_2,
  dout_iv_0_d0,
  dout_iv_14,
  dout_iv_17,
  dout_iv_1_d0,
  pc_next_iv_a_8,
  pc_next_iv_a_9,
  pc_next_iv_a_5,
  pc_next_iv_a_6,
  pc_next_iv_a_7,
  pc_next_iv_a_3,
  pc_next_iv_a_4,
  pc_next_iv_a_0,
  pc_next_iv_a_1,
  pc_next_iv_a_2,
  pc_next_iv_0_a_0,
  pc_next_iv_0_9,
  pc_next_iv_0_8,
  pc_next_iv_0_7,
  pc_next_iv_0_6,
  pc_next_iv_0_5,
  pc_next_iv_0_4,
  pc_next_iv_0_3,
  pc_next_iv_0_2,
  pc_next_iv_0_1,
  pc_next_iv_0_0,
  pc_next_iv_0_0_0,
  ins2core_1,
  ins2core_2,
  ins2core_5,
  ins2core_6,
  ins2core_9,
  ins2core_10,
  ins2core_13,
  ins2core_14,
  ins2core_17,
  ins2core_18,
  ins2core_21,
  ins2core_22,
  ins2core_25,
  ins2core_0,
  ins2core_3,
  ins2core_4,
  ins2core_7,
  ins2core_8,
  ins2core_11,
  ins2core_12,
  ins2core_15,
  ins2core_16,
  ins2core_19,
  ins2core_20,
  ins2core_24,
  ins2core_23,
  ins2core_29,
  ins2core_26,
  ins2core_27,
  ins2core_28,
  ins2core_31,
  ins2core_30,
  r32_o_2_0,
  r32_o_2_1,
  r32_o_2_2,
  r32_o_2_21,
  r32_o_2_10,
  r32_o_2_12,
  r32_o_2_15,
  r32_o_2_19,
  r32_o_2_20,
  r32_o_2_24,
  r32_o_2_26,
  r32_o_2_23,
  r32_o_2_25,
  r32_o_2_27,
  r32_o_2_28,
  r32_o_1_0,
  r32_o_1_1,
  r32_o_1_2,
  r32_o_1_24,
  r32_o_1_4,
  r32_o_1_5,
  r32_o_1_6,
  r32_o_1_7,
  r32_o_1_8,
  r32_o_1_9,
  r32_o_1_10,
  r32_o_1_11,
  r32_o_1_12,
  r32_o_1_14,
  r32_o_1_16,
  r32_o_1_17,
  r32_o_1_19,
  r32_o_1_20,
  r32_o_1_21,
  r32_o_1_25,
  r32_o_1_3,
  r32_o_1_26,
  r32_o_1_28,
  r32_o_1_30,
  r32_o_1_31,
  r32_o_1_27,
  r32_o_1_29,
  r32_o_1_13,
  r32_o_1_15,
  r32_o_1_18,
  r32_o_1_22,
  r32_o_1_23,
  r32_o_0_0,
  r32_o_0_2,
  r32_o_0_3,
  r32_o_0_1,
  r32_o_0_5,
  r32_o_0_6,
  r32_o_0_7,
  r32_o_0_8,
  r32_o_0_9,
  r32_o_0_10,
  r32_o_0_11,
  r32_o_0_12,
  r32_o_0_14,
  r32_o_0_16,
  r32_o_0_17,
  r32_o_0_19,
  r32_o_0_20,
  r32_o_0_21,
  r32_o_0_25,
  r32_o_0_4,
  r32_o_0_24,
  c_6,
  c_5,
  c_9,
  c_0,
  c_1,
  c_2,
  c_3,
  c_4,
  c_7,
  c_8,
  c_10,
  a_o_1,
  a_o_0,
  a_o_2,
  hilo_0,
  hilo_64,
  b_o_iv_0_a_0,
  b_o_iv_0_a_1,
  b_o_iv_0_a_2,
  b_o_iv_0,
  b_o_iv_1,
  b_o_iv_a_0,
  b_o_iv_a_1,
  b_o_iv_a_2,
  b_o_iv_a_3,
  b_o_iv_a_4,
  b_o_iv_a_5,
  b_o_iv_a_6,
  b_o_iv_a_7,
  b_o_iv_a_8,
  b_o_iv_a_9,
  b_o_iv_a_10,
  b_o_iv_a_11,
  b_o_iv_a_12,
  b_o_iv_a_13,
  b_o_iv_a_14,
  b_o_iv_a_15,
  b_o_iv_a_16,
  b_o_iv_a_17,
  b_o_iv_a_18,
  b_o_iv_a_19,
  b_o_iv_a_20,
  b_o_iv_a_21,
  b_o_iv_a_22,
  b_o_iv_a_23,
  b_o_iv_a_24,
  b_o_iv_a_25,
  b_o_iv_a_26,
  b_o_iv_a_27,
  b_o_iv_a_28,
  count_0,
  dout_2_i_a_0,
  dout_2_i_a_3,
  dout_2_i_a_5,
  dmem_ctl_o_2,
  r32_o_29,
  r32_o_27,
  key2_c,
  key1_c,
  G_380,
  G_381,
  wr_cmd_0_a2_0,
  clk_ctr_equ15_0_a2_0,
  read_request_ff,
  txd,
  G_237,
  G_372,
  clk_ctr_equ15_0_a2,
  ser_rxd_c,
  G_356,
  G_364,
  un1_clk_ctr_equ0_0_a2,
  un1_clk_ctr_equ0_0_a2_0,
  un1_clk_ctr_equ0_0_a5_1,
  N_13_i,
  m11,
  m15,
  N_31_i,
  m18,
  N_27_i,
  N_29_i,
  N_44_i,
  m11_0,
  m15_0,
  N_62_i,
  m18_0,
  N_58_i,
  N_60_i,
  mux_fw_1_1,
  CLK,
  dout6_0_a2_0,
  dout6_0_a2,
  un1_pc_next37_0,
  un1_pc_add12,
  un1_pc_add11,
  un1_pc_add10,
  un1_pc_add9,
  un1_pc_add8,
  un1_pc_add7,
  un1_pc_add6,
  un1_pc_add5,
  un1_pc_add4,
  un1_pc_add3,
  un1_pc_add2,
  rr_rst,
  un1_b_o18_2,
  b_o18,
  b_o_0_sqmuxa,
  un31_mux_fw,
  m467_a,
  un1_hilo25_5_0,
  G_291,
  hilo25_0_a2,
  I_220_a,
  finish,
  op2_sign_reged,
  start,
  mul,
  rdy,
  b_o_1_sqmuxa,
  G_23,
  G_116
);
output lcd_data_7 ;
output lcd_data_6 ;
output lcd_data_5 ;
output lcd_data_4 ;
output lcd_data_3 ;
output lcd_data_2 ;
output lcd_data_1 ;
output lcd_data_0 ;
output cmd_4 ;
output cmd_3 ;
output cmd_2 ;
output cmd_1 ;
output cmd_0 ;
output ua_state_1 ;
output ua_state_0 ;
output cop_addr_o_i_m_0 ;
output cop_addr_o_i_m_1 ;
input data2core_7 ;
input data2core_15 ;
input data2core_23 ;
input data2core_31 ;
input data2core_16 ;
input data2core_8 ;
input data2core_14 ;
input data2core_13 ;
input data2core_12 ;
input data2core_11 ;
input data2core_10 ;
input data2core_9 ;
input data2core_22 ;
input data2core_21 ;
input data2core_20 ;
input data2core_19 ;
input data2core_18 ;
input data2core_17 ;
input data2core_0 ;
input data2core_1 ;
input data2core_2 ;
input data2core_3 ;
input data2core_4 ;
input data2core_5 ;
input data2core_6 ;
input data2core_24 ;
input data2core_25 ;
input data2core_26 ;
input data2core_27 ;
input data2core_28 ;
input data2core_29 ;
input data2core_30 ;
output dout_1_2_0 ;
output dout_1_2_3 ;
output dout_1_2_5 ;
output dout_1_2_1 ;
output dout_1_2_2 ;
output dout_1_2_4 ;
output dout_1_2_6 ;
output dout_1_2_7 ;
output dout_2_0 ;
output dout_2_3 ;
output dout_2_5 ;
output dout_2_1 ;
output dout_2_2 ;
output dout_2_4 ;
output dout_2_6 ;
output dout_2_7 ;
output dout_1_15 ;
output dout_1_14 ;
output dout_1_13 ;
output dout_1_12 ;
output dout_1_11 ;
output dout_1_10 ;
output dout_1_9 ;
output dout_1_8 ;
output dout_1_7 ;
output dout_1_6 ;
output dout_1_5 ;
output dout_1_4 ;
output dout_1_3 ;
output dout_1_2 ;
output dout_1_1 ;
output dout_1_0 ;
output wr_en_0_0_0 ;
output wr_en_0_0_1 ;
output wr_en_0_0_2 ;
output wr_en_0_0_3 ;
output dout_iv_1_0_0 ;
output wb_o_30 ;
output wb_o_29 ;
output wb_o_27 ;
output wb_o_26 ;
output wb_o_24 ;
output wb_o_20 ;
output wb_o_19 ;
output wb_o_17 ;
output wb_o_14 ;
output wb_o_13 ;
output wb_o_11 ;
output wb_o_10 ;
output wb_o_9 ;
output wb_o_2 ;
output wb_o_1 ;
output wb_o_31 ;
output wb_o_25 ;
output wb_o_0 ;
output wb_o_8 ;
output dout_iv_1_17 ;
output dout_iv_1_11 ;
output dout_iv_1_14 ;
output dout_iv_1_2 ;
output dout_iv_1_20 ;
output dout_iv_1_19 ;
output dout_iv_1_8 ;
output dout_iv_1_25 ;
output dout_iv_1_27 ;
output dout_iv_1_29 ;
output dout_iv_1_30 ;
output dout_iv_1_26 ;
output dout_iv_1_13 ;
output dout_iv_1_10 ;
output dout_iv_1_9 ;
output dout_iv_1_1 ;
output dout_iv_1_0_d0 ;
input dout_iv_0_0 ;
input dout_iv_9 ;
input dout_iv_25 ;
input dout_iv_13 ;
input dout_iv_29 ;
input dout_iv_26 ;
input dout_iv_10 ;
input dout_iv_27 ;
input dout_iv_30 ;
input dout_iv_8 ;
input dout_iv_11 ;
input dout_iv_19 ;
input dout_iv_20 ;
input dout_iv_2 ;
input dout_iv_0_d0 ;
input dout_iv_14 ;
input dout_iv_17 ;
input dout_iv_1_d0 ;
output pc_next_iv_a_8 ;
output pc_next_iv_a_9 ;
output pc_next_iv_a_5 ;
output pc_next_iv_a_6 ;
output pc_next_iv_a_7 ;
output pc_next_iv_a_3 ;
output pc_next_iv_a_4 ;
output pc_next_iv_a_0 ;
output pc_next_iv_a_1 ;
output pc_next_iv_a_2 ;
output pc_next_iv_0_a_0 ;
output pc_next_iv_0_9 ;
output pc_next_iv_0_8 ;
output pc_next_iv_0_7 ;
output pc_next_iv_0_6 ;
output pc_next_iv_0_5 ;
output pc_next_iv_0_4 ;
output pc_next_iv_0_3 ;
output pc_next_iv_0_2 ;
output pc_next_iv_0_1 ;
output pc_next_iv_0_0 ;
output pc_next_iv_0_0_0 ;
input ins2core_1 ;
input ins2core_2 ;
input ins2core_5 ;
input ins2core_6 ;
input ins2core_9 ;
input ins2core_10 ;
input ins2core_13 ;
input ins2core_14 ;
input ins2core_17 ;
input ins2core_18 ;
input ins2core_21 ;
input ins2core_22 ;
input ins2core_25 ;
input ins2core_0 ;
input ins2core_3 ;
input ins2core_4 ;
input ins2core_7 ;
input ins2core_8 ;
input ins2core_11 ;
input ins2core_12 ;
input ins2core_15 ;
input ins2core_16 ;
input ins2core_19 ;
input ins2core_20 ;
input ins2core_24 ;
input ins2core_23 ;
input ins2core_29 ;
input ins2core_26 ;
input ins2core_27 ;
input ins2core_28 ;
input ins2core_31 ;
input ins2core_30 ;
output r32_o_2_0 ;
output r32_o_2_1 ;
output r32_o_2_2 ;
output r32_o_2_21 ;
output r32_o_2_10 ;
output r32_o_2_12 ;
output r32_o_2_15 ;
output r32_o_2_19 ;
output r32_o_2_20 ;
output r32_o_2_24 ;
output r32_o_2_26 ;
output r32_o_2_23 ;
output r32_o_2_25 ;
output r32_o_2_27 ;
output r32_o_2_28 ;
output r32_o_1_0 ;
output r32_o_1_1 ;
output r32_o_1_2 ;
output r32_o_1_24 ;
output r32_o_1_4 ;
output r32_o_1_5 ;
output r32_o_1_6 ;
output r32_o_1_7 ;
output r32_o_1_8 ;
output r32_o_1_9 ;
output r32_o_1_10 ;
output r32_o_1_11 ;
output r32_o_1_12 ;
output r32_o_1_14 ;
output r32_o_1_16 ;
output r32_o_1_17 ;
output r32_o_1_19 ;
output r32_o_1_20 ;
output r32_o_1_21 ;
output r32_o_1_25 ;
output r32_o_1_3 ;
output r32_o_1_26 ;
output r32_o_1_28 ;
output r32_o_1_30 ;
output r32_o_1_31 ;
output r32_o_1_27 ;
output r32_o_1_29 ;
output r32_o_1_13 ;
output r32_o_1_15 ;
output r32_o_1_18 ;
output r32_o_1_22 ;
output r32_o_1_23 ;
output r32_o_0_0 ;
output r32_o_0_2 ;
output r32_o_0_3 ;
output r32_o_0_1 ;
output r32_o_0_5 ;
output r32_o_0_6 ;
output r32_o_0_7 ;
output r32_o_0_8 ;
output r32_o_0_9 ;
output r32_o_0_10 ;
output r32_o_0_11 ;
output r32_o_0_12 ;
output r32_o_0_14 ;
output r32_o_0_16 ;
output r32_o_0_17 ;
output r32_o_0_19 ;
output r32_o_0_20 ;
output r32_o_0_21 ;
output r32_o_0_25 ;
output r32_o_0_4 ;
output r32_o_0_24 ;
output c_6 ;
output c_5 ;
output c_9 ;
output c_0 ;
output c_1 ;
output c_2 ;
output c_3 ;
output c_4 ;
output c_7 ;
output c_8 ;
output c_10 ;
output a_o_1 ;
output a_o_0 ;
output a_o_2 ;
output hilo_0 ;
output hilo_64 ;
input b_o_iv_0_a_0 ;
input b_o_iv_0_a_1 ;
input b_o_iv_0_a_2 ;
input b_o_iv_0 ;
input b_o_iv_1 ;
input b_o_iv_a_0 ;
input b_o_iv_a_1 ;
input b_o_iv_a_2 ;
input b_o_iv_a_3 ;
input b_o_iv_a_4 ;
input b_o_iv_a_5 ;
input b_o_iv_a_6 ;
input b_o_iv_a_7 ;
input b_o_iv_a_8 ;
input b_o_iv_a_9 ;
input b_o_iv_a_10 ;
input b_o_iv_a_11 ;
input b_o_iv_a_12 ;
input b_o_iv_a_13 ;
input b_o_iv_a_14 ;
input b_o_iv_a_15 ;
input b_o_iv_a_16 ;
input b_o_iv_a_17 ;
input b_o_iv_a_18 ;
input b_o_iv_a_19 ;
input b_o_iv_a_20 ;
input b_o_iv_a_21 ;
input b_o_iv_a_22 ;
input b_o_iv_a_23 ;
input b_o_iv_a_24 ;
input b_o_iv_a_25 ;
input b_o_iv_a_26 ;
input b_o_iv_a_27 ;
input b_o_iv_a_28 ;
output count_0 ;
input dout_2_i_a_0 ;
input dout_2_i_a_3 ;
input dout_2_i_a_5 ;
output dmem_ctl_o_2 ;
output r32_o_29 ;
output r32_o_27 ;
input key2_c ;
input key1_c ;
input G_380 ;
input G_381 ;
output wr_cmd_0_a2_0 ;
output clk_ctr_equ15_0_a2_0 ;
output read_request_ff ;
output txd ;
input G_237 ;
input G_372 ;
output clk_ctr_equ15_0_a2 ;
input ser_rxd_c ;
input G_356 ;
input G_364 ;
output un1_clk_ctr_equ0_0_a2 ;
output un1_clk_ctr_equ0_0_a2_0 ;
output un1_clk_ctr_equ0_0_a5_1 ;
output N_13_i ;
output m11 ;
output m15 ;
output N_31_i ;
output m18 ;
output N_27_i ;
output N_29_i ;
output N_44_i ;
output m11_0 ;
output m15_0 ;
output N_62_i ;
output m18_0 ;
output N_58_i ;
output N_60_i ;
output mux_fw_1_1 ;
input CLK ;
output dout6_0_a2_0 ;
output dout6_0_a2 ;
output un1_pc_next37_0 ;
output un1_pc_add12 ;
output un1_pc_add11 ;
output un1_pc_add10 ;
output un1_pc_add9 ;
output un1_pc_add8 ;
output un1_pc_add7 ;
output un1_pc_add6 ;
output un1_pc_add5 ;
output un1_pc_add4 ;
output un1_pc_add3 ;
output un1_pc_add2 ;
input rr_rst ;
output un1_b_o18_2 ;
output b_o18 ;
output b_o_0_sqmuxa ;
output un31_mux_fw ;
output m467_a ;
output un1_hilo25_5_0 ;
input G_291 ;
output hilo25_0_a2 ;
input I_220_a ;
output finish ;
output op2_sign_reged ;
output start ;
output mul ;
output rdy ;
output b_o_1_sqmuxa ;
input G_23 ;
input G_116 ;
wire lcd_data_7 ;
wire lcd_data_6 ;
wire lcd_data_5 ;
wire lcd_data_4 ;
wire lcd_data_3 ;
wire lcd_data_2 ;
wire lcd_data_1 ;
wire lcd_data_0 ;
wire cmd_4 ;
wire cmd_3 ;
wire cmd_2 ;
wire cmd_1 ;
wire cmd_0 ;
wire ua_state_1 ;
wire ua_state_0 ;
wire cop_addr_o_i_m_0 ;
wire cop_addr_o_i_m_1 ;
wire data2core_7 ;
wire data2core_15 ;
wire data2core_23 ;
wire data2core_31 ;
wire data2core_16 ;
wire data2core_8 ;
wire data2core_14 ;
wire data2core_13 ;
wire data2core_12 ;
wire data2core_11 ;
wire data2core_10 ;
wire data2core_9 ;
wire data2core_22 ;
wire data2core_21 ;
wire data2core_20 ;
wire data2core_19 ;
wire data2core_18 ;
wire data2core_17 ;
wire data2core_0 ;
wire data2core_1 ;
wire data2core_2 ;
wire data2core_3 ;
wire data2core_4 ;
wire data2core_5 ;
wire data2core_6 ;
wire data2core_24 ;
wire data2core_25 ;
wire data2core_26 ;
wire data2core_27 ;
wire data2core_28 ;
wire data2core_29 ;
wire data2core_30 ;
wire dout_1_2_0 ;
wire dout_1_2_3 ;
wire dout_1_2_5 ;
wire dout_1_2_1 ;
wire dout_1_2_2 ;
wire dout_1_2_4 ;
wire dout_1_2_6 ;
wire dout_1_2_7 ;
wire dout_2_0 ;
wire dout_2_3 ;
wire dout_2_5 ;
wire dout_2_1 ;
wire dout_2_2 ;
wire dout_2_4 ;
wire dout_2_6 ;
wire dout_2_7 ;
wire dout_1_15 ;
wire dout_1_14 ;
wire dout_1_13 ;
wire dout_1_12 ;
wire dout_1_11 ;
wire dout_1_10 ;
wire dout_1_9 ;
wire dout_1_8 ;
wire dout_1_7 ;
wire dout_1_6 ;
wire dout_1_5 ;
wire dout_1_4 ;
wire dout_1_3 ;
wire dout_1_2 ;
wire dout_1_1 ;
wire dout_1_0 ;
wire wr_en_0_0_0 ;
wire wr_en_0_0_1 ;
wire wr_en_0_0_2 ;
wire wr_en_0_0_3 ;
wire dout_iv_1_0_0 ;
wire wb_o_30 ;
wire wb_o_29 ;
wire wb_o_27 ;
wire wb_o_26 ;
wire wb_o_24 ;
wire wb_o_20 ;
wire wb_o_19 ;
wire wb_o_17 ;
wire wb_o_14 ;
wire wb_o_13 ;
wire wb_o_11 ;
wire wb_o_10 ;
wire wb_o_9 ;
wire wb_o_2 ;
wire wb_o_1 ;
wire wb_o_31 ;
wire wb_o_25 ;
wire wb_o_0 ;
wire wb_o_8 ;
wire dout_iv_1_17 ;
wire dout_iv_1_11 ;
wire dout_iv_1_14 ;
wire dout_iv_1_2 ;
wire dout_iv_1_20 ;
wire dout_iv_1_19 ;
wire dout_iv_1_8 ;
wire dout_iv_1_25 ;
wire dout_iv_1_27 ;
wire dout_iv_1_29 ;
wire dout_iv_1_30 ;
wire dout_iv_1_26 ;
wire dout_iv_1_13 ;
wire dout_iv_1_10 ;
wire dout_iv_1_9 ;
wire dout_iv_1_1 ;
wire dout_iv_1_0_d0 ;
wire dout_iv_0_0 ;
wire dout_iv_9 ;
wire dout_iv_25 ;
wire dout_iv_13 ;
wire dout_iv_29 ;
wire dout_iv_26 ;
wire dout_iv_10 ;
wire dout_iv_27 ;
wire dout_iv_30 ;
wire dout_iv_8 ;
wire dout_iv_11 ;
wire dout_iv_19 ;
wire dout_iv_20 ;
wire dout_iv_2 ;
wire dout_iv_0_d0 ;
wire dout_iv_14 ;
wire dout_iv_17 ;
wire dout_iv_1_d0 ;
wire pc_next_iv_a_8 ;
wire pc_next_iv_a_9 ;
wire pc_next_iv_a_5 ;
wire pc_next_iv_a_6 ;
wire pc_next_iv_a_7 ;
wire pc_next_iv_a_3 ;
wire pc_next_iv_a_4 ;
wire pc_next_iv_a_0 ;
wire pc_next_iv_a_1 ;
wire pc_next_iv_a_2 ;
wire pc_next_iv_0_a_0 ;
wire pc_next_iv_0_9 ;
wire pc_next_iv_0_8 ;
wire pc_next_iv_0_7 ;
wire pc_next_iv_0_6 ;
wire pc_next_iv_0_5 ;
wire pc_next_iv_0_4 ;
wire pc_next_iv_0_3 ;
wire pc_next_iv_0_2 ;
wire pc_next_iv_0_1 ;
wire pc_next_iv_0_0 ;
wire pc_next_iv_0_0_0 ;
wire ins2core_1 ;
wire ins2core_2 ;
wire ins2core_5 ;
wire ins2core_6 ;
wire ins2core_9 ;
wire ins2core_10 ;
wire ins2core_13 ;
wire ins2core_14 ;
wire ins2core_17 ;
wire ins2core_18 ;
wire ins2core_21 ;
wire ins2core_22 ;
wire ins2core_25 ;
wire ins2core_0 ;
wire ins2core_3 ;
wire ins2core_4 ;
wire ins2core_7 ;
wire ins2core_8 ;
wire ins2core_11 ;
wire ins2core_12 ;
wire ins2core_15 ;
wire ins2core_16 ;
wire ins2core_19 ;
wire ins2core_20 ;
wire ins2core_24 ;
wire ins2core_23 ;
wire ins2core_29 ;
wire ins2core_26 ;
wire ins2core_27 ;
wire ins2core_28 ;
wire ins2core_31 ;
wire ins2core_30 ;
wire r32_o_2_0 ;
wire r32_o_2_1 ;
wire r32_o_2_2 ;
wire r32_o_2_21 ;
wire r32_o_2_10 ;
wire r32_o_2_12 ;
wire r32_o_2_15 ;
wire r32_o_2_19 ;
wire r32_o_2_20 ;
wire r32_o_2_24 ;
wire r32_o_2_26 ;
wire r32_o_2_23 ;
wire r32_o_2_25 ;
wire r32_o_2_27 ;
wire r32_o_2_28 ;
wire r32_o_1_0 ;
wire r32_o_1_1 ;
wire r32_o_1_2 ;
wire r32_o_1_24 ;
wire r32_o_1_4 ;
wire r32_o_1_5 ;
wire r32_o_1_6 ;
wire r32_o_1_7 ;
wire r32_o_1_8 ;
wire r32_o_1_9 ;
wire r32_o_1_10 ;
wire r32_o_1_11 ;
wire r32_o_1_12 ;
wire r32_o_1_14 ;
wire r32_o_1_16 ;
wire r32_o_1_17 ;
wire r32_o_1_19 ;
wire r32_o_1_20 ;
wire r32_o_1_21 ;
wire r32_o_1_25 ;
wire r32_o_1_3 ;
wire r32_o_1_26 ;
wire r32_o_1_28 ;
wire r32_o_1_30 ;
wire r32_o_1_31 ;
wire r32_o_1_27 ;
wire r32_o_1_29 ;
wire r32_o_1_13 ;
wire r32_o_1_15 ;
wire r32_o_1_18 ;
wire r32_o_1_22 ;
wire r32_o_1_23 ;
wire r32_o_0_0 ;
wire r32_o_0_2 ;
wire r32_o_0_3 ;
wire r32_o_0_1 ;
wire r32_o_0_5 ;
wire r32_o_0_6 ;
wire r32_o_0_7 ;
wire r32_o_0_8 ;
wire r32_o_0_9 ;
wire r32_o_0_10 ;
wire r32_o_0_11 ;
wire r32_o_0_12 ;
wire r32_o_0_14 ;
wire r32_o_0_16 ;
wire r32_o_0_17 ;
wire r32_o_0_19 ;
wire r32_o_0_20 ;
wire r32_o_0_21 ;
wire r32_o_0_25 ;
wire r32_o_0_4 ;
wire r32_o_0_24 ;
wire c_6 ;
wire c_5 ;
wire c_9 ;
wire c_0 ;
wire c_1 ;
wire c_2 ;
wire c_3 ;
wire c_4 ;
wire c_7 ;
wire c_8 ;
wire c_10 ;
wire a_o_1 ;
wire a_o_0 ;
wire a_o_2 ;
wire hilo_0 ;
wire hilo_64 ;
wire b_o_iv_0_a_0 ;
wire b_o_iv_0_a_1 ;
wire b_o_iv_0_a_2 ;
wire b_o_iv_0 ;
wire b_o_iv_1 ;
wire b_o_iv_a_0 ;
wire b_o_iv_a_1 ;
wire b_o_iv_a_2 ;
wire b_o_iv_a_3 ;
wire b_o_iv_a_4 ;
wire b_o_iv_a_5 ;
wire b_o_iv_a_6 ;
wire b_o_iv_a_7 ;
wire b_o_iv_a_8 ;
wire b_o_iv_a_9 ;
wire b_o_iv_a_10 ;
wire b_o_iv_a_11 ;
wire b_o_iv_a_12 ;
wire b_o_iv_a_13 ;
wire b_o_iv_a_14 ;
wire b_o_iv_a_15 ;
wire b_o_iv_a_16 ;
wire b_o_iv_a_17 ;
wire b_o_iv_a_18 ;
wire b_o_iv_a_19 ;
wire b_o_iv_a_20 ;
wire b_o_iv_a_21 ;
wire b_o_iv_a_22 ;
wire b_o_iv_a_23 ;
wire b_o_iv_a_24 ;
wire b_o_iv_a_25 ;
wire b_o_iv_a_26 ;
wire b_o_iv_a_27 ;
wire b_o_iv_a_28 ;
wire count_0 ;
wire dout_2_i_a_0 ;
wire dout_2_i_a_3 ;
wire dout_2_i_a_5 ;
wire dmem_ctl_o_2 ;
wire r32_o_29 ;
wire r32_o_27 ;
wire key2_c ;
wire key1_c ;
wire G_380 ;
wire G_381 ;
wire wr_cmd_0_a2_0 ;
wire clk_ctr_equ15_0_a2_0 ;
wire read_request_ff ;
wire txd ;
wire G_237 ;
wire G_372 ;
wire clk_ctr_equ15_0_a2 ;
wire ser_rxd_c ;
wire G_356 ;
wire G_364 ;
wire un1_clk_ctr_equ0_0_a2 ;
wire un1_clk_ctr_equ0_0_a2_0 ;
wire un1_clk_ctr_equ0_0_a5_1 ;
wire N_13_i ;
wire m11 ;
wire m15 ;
wire N_31_i ;
wire m18 ;
wire N_27_i ;
wire N_29_i ;
wire N_44_i ;
wire m11_0 ;
wire m15_0 ;
wire N_62_i ;
wire m18_0 ;
wire N_58_i ;
wire N_60_i ;
wire mux_fw_1_1 ;
wire CLK ;
wire dout6_0_a2_0 ;
wire dout6_0_a2 ;
wire un1_pc_next37_0 ;
wire un1_pc_add12 ;
wire un1_pc_add11 ;
wire un1_pc_add10 ;
wire un1_pc_add9 ;
wire un1_pc_add8 ;
wire un1_pc_add7 ;
wire un1_pc_add6 ;
wire un1_pc_add5 ;
wire un1_pc_add4 ;
wire un1_pc_add3 ;
wire un1_pc_add2 ;
wire rr_rst ;
wire un1_b_o18_2 ;
wire b_o18 ;
wire b_o_0_sqmuxa ;
wire un31_mux_fw ;
wire m467_a ;
wire un1_hilo25_5_0 ;
wire G_291 ;
wire hilo25_0_a2 ;
wire I_220_a ;
wire finish ;
wire op2_sign_reged ;
wire start ;
wire mul ;
wire rdy ;
wire b_o_1_sqmuxa ;
wire G_23 ;
wire G_116 ;
wire [31:31] cop_addr_m;
wire [31:0] r32_o;
wire [30:13] cop_addr_m_0;
wire [1:0] dmem_ctl_o;
wire [31:13] r32_o_0;
wire [31:0] irq_addr_o;
wire [31:0] dout;
wire [25:6] r32_o_2;
wire mux_fw_1 ;
wire mux_fw_1_0 ;
wire wr_cmd_0_a2_1_21_a ;
wire irq_req_o ;
wire GND ;
wire VCC ;
  assign VCC = 1'b1;
  assign GND = 1'b0;
// @12:46
  cyclone_lcell cop_addr_m_31_ (
	.combout(cop_addr_m[31]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[31]),
	.datad(mux_fw_1),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_31_.operation_mode="normal";
defparam cop_addr_m_31_.output_mode="comb_only";
defparam cop_addr_m_31_.lut_mask="f000";
defparam cop_addr_m_31_.synch_mode="off";
defparam cop_addr_m_31_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_13_ (
	.combout(cop_addr_m_0[13]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[13]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_13_.operation_mode="normal";
defparam cop_addr_m_0_13_.output_mode="comb_only";
defparam cop_addr_m_0_13_.lut_mask="f000";
defparam cop_addr_m_0_13_.synch_mode="off";
defparam cop_addr_m_0_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_15_ (
	.combout(cop_addr_m_0[15]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[15]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_15_.operation_mode="normal";
defparam cop_addr_m_0_15_.output_mode="comb_only";
defparam cop_addr_m_0_15_.lut_mask="f000";
defparam cop_addr_m_0_15_.synch_mode="off";
defparam cop_addr_m_0_15_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_18_ (
	.combout(cop_addr_m_0[18]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[18]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_18_.operation_mode="normal";
defparam cop_addr_m_0_18_.output_mode="comb_only";
defparam cop_addr_m_0_18_.lut_mask="f000";
defparam cop_addr_m_0_18_.synch_mode="off";
defparam cop_addr_m_0_18_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_22_ (
	.combout(cop_addr_m_0[22]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[22]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_22_.operation_mode="normal";
defparam cop_addr_m_0_22_.output_mode="comb_only";
defparam cop_addr_m_0_22_.lut_mask="f000";
defparam cop_addr_m_0_22_.synch_mode="off";
defparam cop_addr_m_0_22_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_23_ (
	.combout(cop_addr_m_0[23]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[23]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_23_.operation_mode="normal";
defparam cop_addr_m_0_23_.output_mode="comb_only";
defparam cop_addr_m_0_23_.lut_mask="f000";
defparam cop_addr_m_0_23_.synch_mode="off";
defparam cop_addr_m_0_23_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_26_ (
	.combout(cop_addr_m_0[26]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[26]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_26_.operation_mode="normal";
defparam cop_addr_m_0_26_.output_mode="comb_only";
defparam cop_addr_m_0_26_.lut_mask="f000";
defparam cop_addr_m_0_26_.synch_mode="off";
defparam cop_addr_m_0_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_27_ (
	.combout(cop_addr_m_0[27]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o_27),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_27_.operation_mode="normal";
defparam cop_addr_m_0_27_.output_mode="comb_only";
defparam cop_addr_m_0_27_.lut_mask="f000";
defparam cop_addr_m_0_27_.synch_mode="off";
defparam cop_addr_m_0_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_28_ (
	.combout(cop_addr_m_0[28]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[28]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_28_.operation_mode="normal";
defparam cop_addr_m_0_28_.output_mode="comb_only";
defparam cop_addr_m_0_28_.lut_mask="f000";
defparam cop_addr_m_0_28_.synch_mode="off";
defparam cop_addr_m_0_28_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_29_ (
	.combout(cop_addr_m_0[29]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o_29),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_29_.operation_mode="normal";
defparam cop_addr_m_0_29_.output_mode="comb_only";
defparam cop_addr_m_0_29_.lut_mask="f000";
defparam cop_addr_m_0_29_.synch_mode="off";
defparam cop_addr_m_0_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell cop_addr_m_0_30_ (
	.combout(cop_addr_m_0[30]),
	.dataa(VCC),
	.datab(VCC),
	.datac(r32_o[30]),
	.datad(mux_fw_1_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam cop_addr_m_0_30_.operation_mode="normal";
defparam cop_addr_m_0_30_.output_mode="comb_only";
defparam cop_addr_m_0_30_.lut_mask="f000";
defparam cop_addr_m_0_30_.synch_mode="off";
defparam cop_addr_m_0_30_.sum_lutc_input="datac";
// @16:95
  mips_core i_mips_core (
	.dmem_ctl_o_0_2(dmem_ctl_o_2),
	.dmem_ctl_o_0_1(dmem_ctl_o[1]),
	.dmem_ctl_o_0_0(dmem_ctl_o[0]),
	.r32_o_8_25(r32_o[25]),
	.r32_o_8_24(r32_o[24]),
	.r32_o_8_23(r32_o_0[23]),
	.r32_o_8_22(r32_o_0[22]),
	.r32_o_8_21(r32_o[21]),
	.r32_o_8_20(r32_o[20]),
	.r32_o_8_19(r32_o[19]),
	.r32_o_8_18(r32_o_0[18]),
	.r32_o_8_17(r32_o[17]),
	.r32_o_8_16(r32_o[16]),
	.r32_o_8_15(r32_o_0[15]),
	.r32_o_8_14(r32_o[14]),
	.r32_o_8_13(r32_o_0[13]),
	.r32_o_8_12(r32_o[12]),
	.r32_o_8_11(r32_o[11]),
	.r32_o_8_10(r32_o[10]),
	.r32_o_8_9(r32_o[9]),
	.r32_o_8_8(r32_o[8]),
	.r32_o_8_7(r32_o[7]),
	.r32_o_8_6(r32_o[6]),
	.r32_o_8_5(r32_o[5]),
	.r32_o_8_4(r32_o[4]),
	.r32_o_8_3(r32_o[3]),
	.r32_o_8_1(r32_o[1]),
	.r32_o_8_0(r32_o[0]),
	.dout_2_i_a_5(dout_2_i_a_5),
	.dout_2_i_a_3(dout_2_i_a_3),
	.dout_2_i_a_0(dout_2_i_a_0),
	.count_0(count_0),
	.b_o_iv_a_28(b_o_iv_a_28),
	.b_o_iv_a_27(b_o_iv_a_27),
	.b_o_iv_a_26(b_o_iv_a_26),
	.b_o_iv_a_25(b_o_iv_a_25),
	.b_o_iv_a_24(b_o_iv_a_24),
	.b_o_iv_a_23(b_o_iv_a_23),
	.b_o_iv_a_22(b_o_iv_a_22),
	.b_o_iv_a_21(b_o_iv_a_21),
	.b_o_iv_a_20(b_o_iv_a_20),
	.b_o_iv_a_19(b_o_iv_a_19),
	.b_o_iv_a_18(b_o_iv_a_18),
	.b_o_iv_a_17(b_o_iv_a_17),
	.b_o_iv_a_16(b_o_iv_a_16),
	.b_o_iv_a_15(b_o_iv_a_15),
	.b_o_iv_a_14(b_o_iv_a_14),
	.b_o_iv_a_13(b_o_iv_a_13),
	.b_o_iv_a_12(b_o_iv_a_12),
	.b_o_iv_a_11(b_o_iv_a_11),
	.b_o_iv_a_10(b_o_iv_a_10),
	.b_o_iv_a_9(b_o_iv_a_9),
	.b_o_iv_a_8(b_o_iv_a_8),
	.b_o_iv_a_7(b_o_iv_a_7),
	.b_o_iv_a_6(b_o_iv_a_6),
	.b_o_iv_a_5(b_o_iv_a_5),
	.b_o_iv_a_4(b_o_iv_a_4),
	.b_o_iv_a_3(b_o_iv_a_3),
	.b_o_iv_a_2(b_o_iv_a_2),
	.b_o_iv_a_1(b_o_iv_a_1),
	.b_o_iv_a_0(b_o_iv_a_0),
	.b_o_iv_1(b_o_iv_1),
	.b_o_iv_0(b_o_iv_0),
	.b_o_iv_0_a_2(b_o_iv_0_a_2),
	.b_o_iv_0_a_1(b_o_iv_0_a_1),
	.b_o_iv_0_a_0(b_o_iv_0_a_0),
	.hilo_64(hilo_64),
	.hilo_0(hilo_0),
	.a_o_2(a_o_2),
	.a_o_0(a_o_0),
	.a_o_1(a_o_1),
	.c_11(c_10),
	.c_9(c_8),
	.c_8(c_7),
	.c_5(c_4),
	.c_4(c_3),
	.c_3(c_2),
	.c_2(c_1),
	.c_1(c_0),
	.c_10(c_9),
	.c_6(c_5),
	.c_7(c_6),
	.r32_o_7_31(r32_o_0[31]),
	.r32_o_7_30(r32_o_0[30]),
	.r32_o_7_29(r32_o_0[29]),
	.r32_o_7_28(r32_o_0[28]),
	.r32_o_7_27(r32_o_0[27]),
	.r32_o_7_26(r32_o_0[26]),
	.r32_o_7_2(r32_o[2]),
	.r32_o_7_24(r32_o_0_24),
	.r32_o_7_4(r32_o_0_4),
	.r32_o_7_25(r32_o_0_25),
	.r32_o_7_23(r32_o_1_23),
	.r32_o_7_22(r32_o_1_22),
	.r32_o_7_21(r32_o_0_21),
	.r32_o_7_20(r32_o_0_20),
	.r32_o_7_19(r32_o_0_19),
	.r32_o_7_18(r32_o_1_18),
	.r32_o_7_17(r32_o_0_17),
	.r32_o_7_16(r32_o_0_16),
	.r32_o_7_15(r32_o_1_15),
	.r32_o_7_14(r32_o_0_14),
	.r32_o_7_13(r32_o_1_13),
	.r32_o_7_12(r32_o_0_12),
	.r32_o_7_11(r32_o_0_11),
	.r32_o_7_10(r32_o_0_10),
	.r32_o_7_9(r32_o_0_9),
	.r32_o_7_8(r32_o_0_8),
	.r32_o_7_7(r32_o_0_7),
	.r32_o_7_6(r32_o_0_6),
	.r32_o_7_5(r32_o_0_5),
	.r32_o_7_1(r32_o_0_1),
	.r32_o_7_3(r32_o_0_3),
	.r32_o_6_29(r32_o_1_29),
	.r32_o_6_27(r32_o_1_27),
	.r32_o_6_31(r32_o_1_31),
	.r32_o_6_30(r32_o_1_30),
	.r32_o_6_28(r32_o_1_28),
	.r32_o_6_26(r32_o_1_26),
	.r32_o_6_2(r32_o_0_2),
	.r32_o_6_3(r32_o_1_3),
	.r32_o_4_31(r32_o_2_28),
	.r32_o_4_30(r32_o_2_27),
	.r32_o_4_28(r32_o_2_25),
	.r32_o_4_26(r32_o_2_23),
	.r32_o_4_29(r32_o_2_26),
	.r32_o_4_27(r32_o_2_24),
	.r32_o_5_25(r32_o_1_25),
	.r32_o_5_23(r32_o_2_20),
	.r32_o_5_22(r32_o_2_19),
	.r32_o_5_21(r32_o_1_21),
	.r32_o_5_20(r32_o_1_20),
	.r32_o_5_19(r32_o_1_19),
	.r32_o_5_18(r32_o_2_15),
	.r32_o_5_17(r32_o_1_17),
	.r32_o_5_16(r32_o_1_16),
	.r32_o_5_15(r32_o_2_12),
	.r32_o_5_14(r32_o_1_14),
	.r32_o_5_13(r32_o_2_10),
	.r32_o_5_12(r32_o_1_12),
	.r32_o_5_11(r32_o_1_11),
	.r32_o_5_10(r32_o_1_10),
	.r32_o_5_9(r32_o_1_9),
	.r32_o_5_8(r32_o_1_8),
	.r32_o_5_7(r32_o_1_7),
	.r32_o_5_6(r32_o_1_6),
	.r32_o_5_5(r32_o_1_5),
	.r32_o_5_4(r32_o_1_4),
	.r32_o_5_24(r32_o_1_24),
	.r32_o_5_0(r32_o_0_0),
	.ins2core_30(ins2core_30),
	.ins2core_31(ins2core_31),
	.ins2core_28(ins2core_28),
	.ins2core_27(ins2core_27),
	.ins2core_26(ins2core_26),
	.ins2core_29(ins2core_29),
	.ins2core_23(ins2core_23),
	.ins2core_24(ins2core_24),
	.ins2core_20(ins2core_20),
	.ins2core_19(ins2core_19),
	.ins2core_16(ins2core_16),
	.ins2core_15(ins2core_15),
	.ins2core_12(ins2core_12),
	.ins2core_11(ins2core_11),
	.ins2core_8(ins2core_8),
	.ins2core_7(ins2core_7),
	.ins2core_4(ins2core_4),
	.ins2core_3(ins2core_3),
	.ins2core_0(ins2core_0),
	.ins2core_25(ins2core_25),
	.ins2core_22(ins2core_22),
	.ins2core_21(ins2core_21),
	.ins2core_18(ins2core_18),
	.ins2core_17(ins2core_17),
	.ins2core_14(ins2core_14),
	.ins2core_13(ins2core_13),
	.ins2core_10(ins2core_10),
	.ins2core_9(ins2core_9),
	.ins2core_6(ins2core_6),
	.ins2core_5(ins2core_5),
	.ins2core_2(ins2core_2),
	.ins2core_1(ins2core_1),
	.pc_next_iv_0_0_2(pc_next_iv_0_0_0),
	.irq_addr_o_2(irq_addr_o[2]),
	.irq_addr_o_3(irq_addr_o[3]),
	.irq_addr_o_28(irq_addr_o[28]),
	.irq_addr_o_29(irq_addr_o[29]),
	.irq_addr_o_30(irq_addr_o[30]),
	.irq_addr_o_31(irq_addr_o[31]),
	.irq_addr_o_17(irq_addr_o[17]),
	.irq_addr_o_0(irq_addr_o[0]),
	.irq_addr_o_1(irq_addr_o[1]),
	.irq_addr_o_13(irq_addr_o[13]),
	.irq_addr_o_14(irq_addr_o[14]),
	.irq_addr_o_15(irq_addr_o[15]),
	.irq_addr_o_16(irq_addr_o[16]),
	.irq_addr_o_18(irq_addr_o[18]),
	.irq_addr_o_19(irq_addr_o[19]),
	.irq_addr_o_4(irq_addr_o[4]),
	.irq_addr_o_20(irq_addr_o[20]),
	.irq_addr_o_5(irq_addr_o[5]),
	.irq_addr_o_21(irq_addr_o[21]),
	.irq_addr_o_6(irq_addr_o[6]),
	.irq_addr_o_22(irq_addr_o[22]),
	.irq_addr_o_7(irq_addr_o[7]),
	.irq_addr_o_23(irq_addr_o[23]),
	.irq_addr_o_8(irq_addr_o[8]),
	.irq_addr_o_24(irq_addr_o[24]),
	.irq_addr_o_9(irq_addr_o[9]),
	.irq_addr_o_25(irq_addr_o[25]),
	.irq_addr_o_10(irq_addr_o[10]),
	.irq_addr_o_26(irq_addr_o[26]),
	.irq_addr_o_11(irq_addr_o[11]),
	.irq_addr_o_27(irq_addr_o[27]),
	.irq_addr_o_12(irq_addr_o[12]),
	.pc_next_iv_0_0_d0(pc_next_iv_0_0),
	.pc_next_iv_0_1(pc_next_iv_0_1),
	.pc_next_iv_0_2(pc_next_iv_0_2),
	.pc_next_iv_0_3(pc_next_iv_0_3),
	.pc_next_iv_0_4(pc_next_iv_0_4),
	.pc_next_iv_0_5(pc_next_iv_0_5),
	.pc_next_iv_0_6(pc_next_iv_0_6),
	.pc_next_iv_0_7(pc_next_iv_0_7),
	.pc_next_iv_0_8(pc_next_iv_0_8),
	.pc_next_iv_0_9(pc_next_iv_0_9),
	.pc_next_iv_0_a_2(pc_next_iv_0_a_0),
	.pc_next_iv_a_2(pc_next_iv_a_2),
	.pc_next_iv_a_1(pc_next_iv_a_1),
	.pc_next_iv_a_0(pc_next_iv_a_0),
	.pc_next_iv_a_4(pc_next_iv_a_4),
	.pc_next_iv_a_3(pc_next_iv_a_3),
	.pc_next_iv_a_7(pc_next_iv_a_7),
	.pc_next_iv_a_6(pc_next_iv_a_6),
	.pc_next_iv_a_5(pc_next_iv_a_5),
	.pc_next_iv_a_9(pc_next_iv_a_9),
	.pc_next_iv_a_8(pc_next_iv_a_8),
	.dout_iv_0_0(dout_iv_1_d0),
	.dout_iv_17(dout_iv_17),
	.dout_iv_14(dout_iv_14),
	.dout_iv_0_d0(dout_iv_0_d0),
	.dout_iv_2(dout_iv_2),
	.dout_iv_20(dout_iv_20),
	.dout_iv_19(dout_iv_19),
	.dout_iv_11(dout_iv_11),
	.dout_iv_8(dout_iv_8),
	.dout_iv_30(dout_iv_30),
	.dout_iv_27(dout_iv_27),
	.dout_iv_10(dout_iv_10),
	.dout_iv_26(dout_iv_26),
	.dout_iv_29(dout_iv_29),
	.dout_iv_13(dout_iv_13),
	.dout_iv_25(dout_iv_25),
	.dout_iv_9(dout_iv_9),
	.dout_iv_1_d0(dout_iv_0_0),
	.dout_iv_1_0_0(dout_iv_1_0_d0),
	.dout_iv_1_0_1(dout_iv_1_1),
	.dout_iv_1_0_9(dout_iv_1_9),
	.dout_iv_1_0_10(dout_iv_1_10),
	.wb_o_8(wb_o_8),
	.wb_o_0(wb_o_0),
	.wb_o_25(wb_o_25),
	.wb_o_31(wb_o_31),
	.wb_o_1(wb_o_1),
	.wb_o_2(wb_o_2),
	.wb_o_9(wb_o_9),
	.wb_o_10(wb_o_10),
	.wb_o_11(wb_o_11),
	.wb_o_13(wb_o_13),
	.wb_o_14(wb_o_14),
	.wb_o_17(wb_o_17),
	.wb_o_19(wb_o_19),
	.wb_o_20(wb_o_20),
	.wb_o_24(wb_o_24),
	.wb_o_26(wb_o_26),
	.wb_o_27(wb_o_27),
	.wb_o_29(wb_o_29),
	.wb_o_30(wb_o_30),
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.dout_8(dout[8]),
	.dout_9(dout[9]),
	.dout_10(dout[10]),
	.dout_11(dout[11]),
	.dout_12(dout[12]),
	.dout_13(dout[13]),
	.dout_14(dout[14]),
	.dout_15(dout[15]),
	.dout_16(dout[16]),
	.dout_17(dout[17]),
	.dout_18(dout[18]),
	.dout_19(dout[19]),
	.dout_20(dout[20]),
	.dout_21(dout[21]),
	.dout_22(dout[22]),
	.dout_23(dout[23]),
	.dout_24(dout[24]),
	.dout_25(dout[25]),
	.dout_26(dout[26]),
	.dout_27(dout[27]),
	.dout_28(dout[28]),
	.dout_29(dout[29]),
	.dout_30(dout[30]),
	.dout_31(dout[31]),
	.cop_addr_m_0(cop_addr_m[31]),
	.dout_iv_1_13(dout_iv_1_13),
	.dout_iv_1_26(dout_iv_1_26),
	.dout_iv_1_30(dout_iv_1_30),
	.dout_iv_1_29(dout_iv_1_29),
	.dout_iv_1_27(dout_iv_1_27),
	.dout_iv_1_25(dout_iv_1_25),
	.dout_iv_1_8(dout_iv_1_8),
	.dout_iv_1_19(dout_iv_1_19),
	.dout_iv_1_20(dout_iv_1_20),
	.dout_iv_1_2(dout_iv_1_2),
	.dout_iv_1_14(dout_iv_1_14),
	.dout_iv_1_1(dout_iv_1_0_0),
	.dout_iv_1_11(dout_iv_1_11),
	.dout_iv_1_17(dout_iv_1_17),
	.cop_addr_m_0_9(cop_addr_m_0[22]),
	.cop_addr_m_0_5(cop_addr_m_0[18]),
	.cop_addr_m_0_2(cop_addr_m_0[15]),
	.cop_addr_m_0_0(cop_addr_m_0[13]),
	.cop_addr_m_0_16(cop_addr_m_0[29]),
	.cop_addr_m_0_17(cop_addr_m_0[30]),
	.cop_addr_m_0_13(cop_addr_m_0[26]),
	.cop_addr_m_0_14(cop_addr_m_0[27]),
	.cop_addr_m_0_15(cop_addr_m_0[28]),
	.cop_addr_m_0_10(cop_addr_m_0[23]),
	.wr_en_0_0_3(wr_en_0_0_3),
	.wr_en_0_0_2(wr_en_0_0_2),
	.wr_en_0_0_1(wr_en_0_0_1),
	.wr_en_0_0_0(wr_en_0_0_0),
	.dout_1_0(dout_1_0),
	.dout_1_1(dout_1_1),
	.dout_1_2(dout_1_2),
	.dout_1_3(dout_1_3),
	.dout_1_4(dout_1_4),
	.dout_1_5(dout_1_5),
	.dout_1_6(dout_1_6),
	.dout_1_7(dout_1_7),
	.dout_1_8(dout_1_8),
	.dout_1_9(dout_1_9),
	.dout_1_10(dout_1_10),
	.dout_1_11(dout_1_11),
	.dout_1_12(dout_1_12),
	.dout_1_13(dout_1_13),
	.dout_1_14(dout_1_14),
	.dout_1_15(dout_1_15),
	.dout_2_7(dout_2_7),
	.dout_2_6(dout_2_6),
	.dout_2_4(dout_2_4),
	.dout_2_2(dout_2_2),
	.dout_2_1(dout_2_1),
	.dout_2_5(dout_2_5),
	.dout_2_3(dout_2_3),
	.dout_2_0(dout_2_0),
	.dout_1_2_7(dout_1_2_7),
	.dout_1_2_6(dout_1_2_6),
	.dout_1_2_4(dout_1_2_4),
	.dout_1_2_2(dout_1_2_2),
	.dout_1_2_1(dout_1_2_1),
	.dout_1_2_5(dout_1_2_5),
	.dout_1_2_3(dout_1_2_3),
	.dout_1_2_0(dout_1_2_0),
	.data2core_30(data2core_30),
	.data2core_29(data2core_29),
	.data2core_28(data2core_28),
	.data2core_27(data2core_27),
	.data2core_26(data2core_26),
	.data2core_25(data2core_25),
	.data2core_24(data2core_24),
	.data2core_6(data2core_6),
	.data2core_5(data2core_5),
	.data2core_4(data2core_4),
	.data2core_3(data2core_3),
	.data2core_2(data2core_2),
	.data2core_1(data2core_1),
	.data2core_0(data2core_0),
	.data2core_17(data2core_17),
	.data2core_18(data2core_18),
	.data2core_19(data2core_19),
	.data2core_20(data2core_20),
	.data2core_21(data2core_21),
	.data2core_22(data2core_22),
	.data2core_9(data2core_9),
	.data2core_10(data2core_10),
	.data2core_11(data2core_11),
	.data2core_12(data2core_12),
	.data2core_13(data2core_13),
	.data2core_14(data2core_14),
	.data2core_8(data2core_8),
	.data2core_16(data2core_16),
	.data2core_31(data2core_31),
	.data2core_23(data2core_23),
	.data2core_15(data2core_15),
	.data2core_7(data2core_7),
	.cop_addr_o_i_m_28(cop_addr_o_i_m_1),
	.cop_addr_o_i_m_27(cop_addr_o_i_m_0),
	.r32_o_2(r32_o_1_2),
	.r32_o_1(r32_o_1_1),
	.r32_o_0(r32_o_1_0),
	.r32_o_31(r32_o[31]),
	.r32_o_30(r32_o[30]),
	.r32_o_29(r32_o_29),
	.r32_o_28(r32_o[28]),
	.r32_o_27(r32_o_27),
	.r32_o_26(r32_o[26]),
	.r32_o_25(r32_o_2[25]),
	.r32_o_24(r32_o_2_21),
	.r32_o_23(r32_o[23]),
	.r32_o_22(r32_o[22]),
	.r32_o_21(r32_o_2[21]),
	.r32_o_20(r32_o_2[20]),
	.r32_o_19(r32_o_2[19]),
	.r32_o_18(r32_o[18]),
	.r32_o_17(r32_o_2[17]),
	.r32_o_16(r32_o_2[16]),
	.r32_o_15(r32_o[15]),
	.r32_o_13(r32_o[13]),
	.r32_o_12(r32_o_2[12]),
	.r32_o_11(r32_o_2[11]),
	.r32_o_10(r32_o_2[10]),
	.r32_o_9(r32_o_2[9]),
	.r32_o_8_d0(r32_o_2[8]),
	.r32_o_7_d0(r32_o_2[7]),
	.r32_o_6_d0(r32_o_2[6]),
	.r32_o_5_d0(r32_o_2_2),
	.r32_o_4_d0(r32_o_2_1),
	.r32_o_3(r32_o_2_0),
	.wr_cmd_0_a2_1_21_a(wr_cmd_0_a2_1_21_a),
	.G_116(G_116),
	.G_23(G_23),
	.b_o_1_sqmuxa(b_o_1_sqmuxa),
	.rdy(rdy),
	.mul(mul),
	.start(start),
	.op2_sign_reged(op2_sign_reged),
	.finish(finish),
	.I_220_a(I_220_a),
	.hilo25_0_a2(hilo25_0_a2),
	.G_291(G_291),
	.un1_hilo25_5_0(un1_hilo25_5_0),
	.m467_a(m467_a),
	.un31_mux_fw(un31_mux_fw),
	.b_o_0_sqmuxa(b_o_0_sqmuxa),
	.b_o18(b_o18),
	.un1_b_o18_2(un1_b_o18_2),
	.irq_req_o(irq_req_o),
	.rr_rst(rr_rst),
	.un1_pc_add2(un1_pc_add2),
	.un1_pc_add3(un1_pc_add3),
	.un1_pc_add4(un1_pc_add4),
	.un1_pc_add5(un1_pc_add5),
	.un1_pc_add6(un1_pc_add6),
	.un1_pc_add7(un1_pc_add7),
	.un1_pc_add8(un1_pc_add8),
	.un1_pc_add9(un1_pc_add9),
	.un1_pc_add10(un1_pc_add10),
	.un1_pc_add11(un1_pc_add11),
	.un1_pc_add12(un1_pc_add12),
	.un1_pc_next37_0(un1_pc_next37_0),
	.dout6_0_a2_0(dout6_0_a2),
	.mux_fw_1_1(mux_fw_1_0),
	.mux_fw_1_0(mux_fw_1),
	.dout6_0_a2(dout6_0_a2_0),
	.CLK(CLK),
	.mux_fw_1(mux_fw_1_1)
);
// @16:113
  mips_dvc imips_dvc (
	.ua_state_0(ua_state_0),
	.ua_state_1(ua_state_1),
	.dmem_ctl_o_1(dmem_ctl_o[1]),
	.dmem_ctl_o_0(dmem_ctl_o[0]),
	.dmem_ctl_o_2(dmem_ctl_o_2),
	.cmd_2(cmd_0),
	.cmd_3(cmd_1),
	.cmd_4(cmd_2),
	.cmd_5(cmd_3),
	.cmd_6(cmd_4),
	.r32_o_0_21(r32_o_2[21]),
	.r32_o_0_20(r32_o_2[20]),
	.r32_o_0_18(r32_o[18]),
	.r32_o_0_16(r32_o_2[16]),
	.r32_o_0_24(r32_o_2_21),
	.r32_o_0_15(r32_o[15]),
	.r32_o_0_22(r32_o[22]),
	.r32_o_0_19(r32_o_2[19]),
	.r32_o_0_30(r32_o[30]),
	.r32_o_0_11(r32_o_2[11]),
	.r32_o_0_10(r32_o_2[10]),
	.r32_o_0_31(r32_o[31]),
	.r32_o_0_12(r32_o_2[12]),
	.r32_o_0_9(r32_o_2[9]),
	.r32_o_0_8(r32_o_2[8]),
	.r32_o_0_6(r32_o_2[6]),
	.r32_o_0_26(r32_o[26]),
	.r32_o_0_23(r32_o[23]),
	.r32_o_0_25(r32_o_2[25]),
	.r32_o_0_7(r32_o_2[7]),
	.r32_o_0_29(r32_o_29),
	.r32_o_0_27(r32_o_27),
	.r32_o_0_28(r32_o[28]),
	.r32_o_0_13(r32_o[13]),
	.r32_o_0_1(r32_o_1_1),
	.r32_o_0_0(r32_o_1_0),
	.r32_o_0_17(r32_o_2[17]),
	.r32_o_0_4(r32_o_2_1),
	.r32_o_0_3(r32_o_2_0),
	.r32_o_0_2(r32_o_1_2),
	.r32_o_0_5(r32_o_2_2),
	.dout_0(dout[0]),
	.dout_1(dout[1]),
	.dout_2(dout[2]),
	.dout_3(dout[3]),
	.dout_4(dout[4]),
	.dout_5(dout[5]),
	.dout_6(dout[6]),
	.dout_7(dout[7]),
	.dout_8(dout[8]),
	.dout_9(dout[9]),
	.dout_10(dout[10]),
	.dout_11(dout[11]),
	.dout_12(dout[12]),
	.dout_13(dout[13]),
	.dout_14(dout[14]),
	.dout_15(dout[15]),
	.dout_16(dout[16]),
	.dout_17(dout[17]),
	.dout_18(dout[18]),
	.dout_19(dout[19]),
	.dout_20(dout[20]),
	.dout_21(dout[21]),
	.dout_22(dout[22]),
	.dout_23(dout[23]),
	.dout_24(dout[24]),
	.dout_25(dout[25]),
	.dout_26(dout[26]),
	.dout_27(dout[27]),
	.dout_28(dout[28]),
	.dout_29(dout[29]),
	.dout_30(dout[30]),
	.dout_31(dout[31]),
	.lcd_data_0(lcd_data_0),
	.lcd_data_1(lcd_data_1),
	.lcd_data_2(lcd_data_2),
	.lcd_data_3(lcd_data_3),
	.lcd_data_4(lcd_data_4),
	.lcd_data_5(lcd_data_5),
	.lcd_data_6(lcd_data_6),
	.lcd_data_7(lcd_data_7),
	.irq_addr_o_0(irq_addr_o[0]),
	.irq_addr_o_1(irq_addr_o[1]),
	.irq_addr_o_2(irq_addr_o[2]),
	.irq_addr_o_3(irq_addr_o[3]),
	.irq_addr_o_4(irq_addr_o[4]),
	.irq_addr_o_5(irq_addr_o[5]),
	.irq_addr_o_6(irq_addr_o[6]),
	.irq_addr_o_7(irq_addr_o[7]),
	.irq_addr_o_8(irq_addr_o[8]),
	.irq_addr_o_9(irq_addr_o[9]),
	.irq_addr_o_10(irq_addr_o[10]),
	.irq_addr_o_11(irq_addr_o[11]),
	.irq_addr_o_12(irq_addr_o[12]),
	.irq_addr_o_13(irq_addr_o[13]),
	.irq_addr_o_14(irq_addr_o[14]),
	.irq_addr_o_15(irq_addr_o[15]),
	.irq_addr_o_16(irq_addr_o[16]),
	.irq_addr_o_17(irq_addr_o[17]),
	.irq_addr_o_18(irq_addr_o[18]),
	.irq_addr_o_19(irq_addr_o[19]),
	.irq_addr_o_20(irq_addr_o[20]),
	.irq_addr_o_21(irq_addr_o[21]),
	.irq_addr_o_22(irq_addr_o[22]),
	.irq_addr_o_23(irq_addr_o[23]),
	.irq_addr_o_24(irq_addr_o[24]),
	.irq_addr_o_25(irq_addr_o[25]),
	.irq_addr_o_26(irq_addr_o[26]),
	.irq_addr_o_27(irq_addr_o[27]),
	.irq_addr_o_28(irq_addr_o[28]),
	.irq_addr_o_29(irq_addr_o[29]),
	.irq_addr_o_30(irq_addr_o[30]),
	.irq_addr_o_31(irq_addr_o[31]),
	.r32_o_31(r32_o_0[31]),
	.r32_o_30(r32_o_0[30]),
	.r32_o_29(r32_o_0[29]),
	.r32_o_28(r32_o_0[28]),
	.r32_o_27(r32_o_0[27]),
	.r32_o_26(r32_o_0[26]),
	.r32_o_25(r32_o[25]),
	.r32_o_24(r32_o[24]),
	.r32_o_23(r32_o_0[23]),
	.r32_o_22(r32_o_0[22]),
	.r32_o_21(r32_o[21]),
	.r32_o_20(r32_o[20]),
	.r32_o_19(r32_o[19]),
	.r32_o_18(r32_o_0[18]),
	.r32_o_17(r32_o[17]),
	.r32_o_16(r32_o[16]),
	.r32_o_15(r32_o_0[15]),
	.r32_o_14(r32_o[14]),
	.r32_o_13(r32_o_0[13]),
	.r32_o_12(r32_o[12]),
	.r32_o_11(r32_o[11]),
	.r32_o_10(r32_o[10]),
	.r32_o_9(r32_o[9]),
	.r32_o_8(r32_o[8]),
	.r32_o_7(r32_o[7]),
	.r32_o_6(r32_o[6]),
	.r32_o_5(r32_o[5]),
	.r32_o_4(r32_o[4]),
	.r32_o_3(r32_o[3]),
	.r32_o_2(r32_o[2]),
	.r32_o_1(r32_o[1]),
	.r32_o_0(r32_o[0]),
	.N_60_i(N_60_i),
	.N_58_i(N_58_i),
	.m18_0(m18_0),
	.N_62_i(N_62_i),
	.m15_0(m15_0),
	.m11_0(m11_0),
	.N_44_i(N_44_i),
	.N_29_i(N_29_i),
	.N_27_i(N_27_i),
	.m18(m18),
	.N_31_i(N_31_i),
	.m15(m15),
	.m11(m11),
	.N_13_i(N_13_i),
	.un1_clk_ctr_equ0_0_a5_1(un1_clk_ctr_equ0_0_a5_1),
	.un1_clk_ctr_equ0_0_a2_0(un1_clk_ctr_equ0_0_a2_0),
	.un1_clk_ctr_equ0_0_a2(un1_clk_ctr_equ0_0_a2),
	.G_364(G_364),
	.G_356(G_356),
	.ser_rxd_c(ser_rxd_c),
	.clk_ctr_equ15_0_a2_0(clk_ctr_equ15_0_a2),
	.G_372(G_372),
	.G_237(G_237),
	.txd(txd),
	.read_request_ff(read_request_ff),
	.clk_ctr_equ15_0_a2(clk_ctr_equ15_0_a2_0),
	.wr_cmd_0_a2_1_21_a(wr_cmd_0_a2_1_21_a),
	.wr_cmd_0_a2_0(wr_cmd_0_a2_0),
	.G_381(G_381),
	.G_380(G_380),
	.rr_rst(rr_rst),
	.key1_c(key1_c),
	.key2_c(key2_c),
	.irq_req_o(irq_req_o),
	.CLK(CLK)
);
endmodule /* mips_sys */

// VQM4.1+ 
module mips_top (
  clk,
  rst,
  ser_rxd,
  ser_txd,
  seg7led1,
  seg7led2,
  lcd_data,
  lcd_rs,
  lcd_rw,
  lcd_en,
  led1,
  led2,
  key1,
  key2
);
input clk ;
input rst ;
input ser_rxd ;
output ser_txd /* synthesis syn_tristate = 1 */;
output [6:0] seg7led1 /* synthesis syn_tristate = 1 */;
output [6:0] seg7led2 /* synthesis syn_tristate = 1 */;
output [7:0] lcd_data /* synthesis syn_tristate = 1 */;
output lcd_rs /* synthesis syn_tristate = 1 */;
output lcd_rw /* synthesis syn_tristate = 1 */;
output lcd_en /* synthesis syn_tristate = 1 */;
output led1 /* synthesis syn_tristate = 1 */;
output led2 /* synthesis syn_tristate = 1 */;
input key1 ;
input key2 ;
wire clk ;
wire rst ;
wire ser_rxd ;
wire ser_txd ;
wire lcd_rs ;
wire lcd_rw ;
wire lcd_en ;
wire led1 ;
wire led2 ;
wire key1 ;
wire key2 ;
wire [12:3] isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv;
wire [12:2] isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0;
wire [12:3] isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a;
wire [2:2] isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_0;
wire [2:2] isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_a;
wire [20:0] isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv;
wire [31:0] isys_i_mips_core_wb_mux_wb_o;
wire [20:0] isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1;
wire [30:1] isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv;
wire [30:1] isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1;
wire [29:24] sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a;
wire [29:0] isys_i_mips_core_alu_pass0_r32_o;
wire [2:2] isys_i_mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o;
wire [3:1] isys_i_mips_core_iexec_stage_i_alu_muxa_a_o;
wire [5:5] isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_count;
wire [31:30] sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv;
wire [31:30] isys_i_mips_core_cop_addr_o_i_m;
wire [31:3] sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a;
wire [31:1] isys_i_mips_core_rt_reg_r32_o;
wire [31:0] isys_i_mips_core_ext_reg_r32_o;
wire [2:0] sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a;
wire [3:2] isys_imips_dvc_iuart0_uart_txd_ua_state;
wire [64:0] isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo;
wire [6:2] isys_imips_dvc_cmd;
wire [7:0] isys_imips_dvc_lcd_data;
wire [7:0] isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2;
wire [23:8] isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1;
wire [3:0] isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0;
wire [31:24] isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2;
wire [12:2] isys_i_mips_core_iexec_stage_MIPS_alu_c;
wire [31:0] ins2core;
wire [31:0] data2core;
wire VCC ;
wire GND ;
wire rr_rst ;
wire CLK ;
wire r_rst ;
wire rst_c ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add12 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add11 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add10 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add9 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add8 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add7 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add6 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add5 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add4 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add3 ;
wire isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add2 ;
wire isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2 ;
wire isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2 ;
wire isys_i_mips_core_iforward_fw_alu_rt_mux_fw_1 ;
wire isys_i_mips_core_iforward_fw_alu_rt_un31_mux_fw ;
wire G_380 ;
wire G_380_a ;
wire isys_imips_dvc_wr_cmd_0_a2_0 ;
wire G_381 ;
wire G_381_a ;
wire G_116 ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_mips_shifter_m467_a ;
wire G_364 ;
wire isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a5_1 ;
wire isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2 ;
wire isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2_0 ;
wire G_291 ;
wire G_291_a ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo25_0_a2 ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_un1_hilo25_5_0 ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_finish ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_start ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_rdy ;
wire isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_1_sqmuxa ;
wire isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18 ;
wire isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2 ;
wire isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_0_sqmuxa ;
wire G_23 ;
wire G_372 ;
wire isys_imips_dvc_iuart0_uart_txd_read_request_ff ;
wire G_372_a ;
wire isys_imips_dvc_iuart0_uart_txd_clk_ctr_equ15_0_a2 ;
wire I_220_a ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_mul ;
wire isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_op2_sign_reged ;
wire G_356 ;
wire isys_imips_dvc_iuart0_uart_rd_tak_clk_ctr_equ15_0_a2 ;
wire G_237 ;
wire key2_c ;
wire key1_c ;
wire ser_rxd_c ;
wire clk_c ;
wire isys_imips_dvc_iseg7_cv_N_31_i ;
wire isys_imips_dvc_iseg7_cv_N_29_i ;
wire isys_imips_dvc_iseg7_cv_N_27_i ;
wire isys_imips_dvc_iseg7_cv_m18 ;
wire isys_imips_dvc_iseg7_cv_m15 ;
wire isys_imips_dvc_iseg7_cv_m11 ;
wire isys_imips_dvc_iseg7_cv_N_13_i ;
wire isys_imips_dvc_iseg7_cv_N_62_i ;
wire isys_imips_dvc_iseg7_cv_N_60_i ;
wire isys_imips_dvc_iseg7_cv_N_58_i ;
wire isys_imips_dvc_iseg7_cv_m18_0 ;
wire isys_imips_dvc_iseg7_cv_m15_0 ;
wire isys_imips_dvc_iseg7_cv_m11_0 ;
wire isys_imips_dvc_iseg7_cv_N_44_i ;
wire isys_imips_dvc_iuart0_uart_txd_txd ;
//@1:1
  assign VCC = 1'b1;
//@1:1
  assign GND = 1'b0;
// @20:45
  cyclone_lcell rr_rst_Z (
	.regout(rr_rst),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(r_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam rr_rst_Z.operation_mode="normal";
defparam rr_rst_Z.output_mode="reg_only";
defparam rr_rst_Z.lut_mask="ff00";
defparam rr_rst_Z.synch_mode="off";
defparam rr_rst_Z.sum_lutc_input="datac";
// @20:42
  cyclone_lcell r_rst_Z (
	.regout(r_rst),
	.clk(CLK),
	.dataa(VCC),
	.datab(VCC),
	.datac(VCC),
	.datad(rst_c),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam r_rst_Z.operation_mode="normal";
defparam r_rst_Z.output_mode="reg_only";
defparam r_rst_Z.lut_mask="ff00";
defparam r_rst_Z.synch_mode="off";
defparam r_rst_Z.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_12_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[12]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[12]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[12]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add12),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_12_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_12_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_12_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_12_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_12_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_11_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[11]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[11]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[11]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add11),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_11_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_11_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_11_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_11_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_11_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_10_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[10]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[10]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[10]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add10),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_10_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_10_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_10_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_10_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_10_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_9_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[9]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[9]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[9]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add9),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_9_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_9_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_9_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_9_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_9_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_8_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[8]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[8]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[8]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add8),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_8_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_8_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_8_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_8_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_8_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_7_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[7]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[7]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[7]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add7),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_7_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_7_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_7_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_7_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_7_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_6_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[6]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[6]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[6]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add6),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_6_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_6_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_6_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_6_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_6_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_5_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[5]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[5]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[5]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add5),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_5_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_5_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_5_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_5_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_5_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_4_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[4]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[4]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[4]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add4),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_4_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_4_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_4_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_4_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_4_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_3_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[3]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[3]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[3]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add3),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_3_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_3_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_3_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_3_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_3_.sum_lutc_input="datac";
// @7:72
  cyclone_lcell retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_2_ (
	.combout(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[2]),
	.dataa(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_0[2]),
	.datab(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.datac(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_a[2]),
	.datad(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_2_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_2_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_2_.lut_mask="efaf";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_2_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_20_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[20]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[20]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[20]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_20_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_20_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_20_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_20_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_20_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_19_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[19]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[19]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[19]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_19_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_19_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_19_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_19_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_19_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_17_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[17]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[17]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[17]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_17_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_17_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_17_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_17_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_17_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_14_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[14]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[14]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[14]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_14_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_14_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_14_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_14_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_14_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_11_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[11]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[11]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[11]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_11_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_11_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_11_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_11_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_11_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_2_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[2]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[2]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_2_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_2_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_2_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_2_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_2_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[1]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[1]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_0_ (
	.combout(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[0]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[0]),
	.datac(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[0]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_0_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_0_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_0_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_0_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_0_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_30_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[30]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[30]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[30]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_30_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_30_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_30_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_30_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_30_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_29_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[29]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[29]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[29]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_29_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_29_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_29_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_29_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_27_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[27]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[27]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[27]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_27_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_27_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_27_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_27_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_26_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[26]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[26]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[26]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_26_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_26_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_26_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_26_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_26_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_25_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[25]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[25]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[25]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_25_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_25_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_25_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_25_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_25_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_13_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[13]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[13]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[13]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_13_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_13_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_13_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_13_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_13_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_10_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[10]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[10]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[10]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_10_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_10_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_10_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_10_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_10_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_9_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[9]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[9]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[9]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_9_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_9_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_9_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_9_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_9_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_8_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[8]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[8]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[8]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_8_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_8_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_8_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_8_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_8_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1_ (
	.combout(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[1]),
	.dataa(VCC),
	.datab(isys_i_mips_core_wb_mux_wb_o[1]),
	.datac(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.datad(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[1]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1_.operation_mode="normal";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1_.output_mode="comb_only";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1_.lut_mask="ffc0";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1_.synch_mode="off";
defparam retisys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_29_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a[29]),
	.dataa(isys_i_mips_core_alu_pass0_r32_o[29]),
	.datab(isys_i_mips_core_wb_mux_wb_o[29]),
	.datac(isys_i_mips_core_iforward_fw_alu_rt_mux_fw_1),
	.datad(isys_i_mips_core_iforward_fw_alu_rt_un31_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_29_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_29_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_29_.lut_mask="7350";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_29_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_29_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_27_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a[27]),
	.dataa(isys_i_mips_core_alu_pass0_r32_o[27]),
	.datab(isys_i_mips_core_wb_mux_wb_o[27]),
	.datac(isys_i_mips_core_iforward_fw_alu_rt_mux_fw_1),
	.datad(isys_i_mips_core_iforward_fw_alu_rt_un31_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_27_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_27_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_27_.lut_mask="7350";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_27_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_27_.sum_lutc_input="datac";
// @12:46
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_24_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a[24]),
	.dataa(isys_i_mips_core_alu_pass0_r32_o[24]),
	.datab(isys_i_mips_core_wb_mux_wb_o[24]),
	.datac(isys_i_mips_core_iforward_fw_alu_rt_mux_fw_1),
	.datad(isys_i_mips_core_iforward_fw_alu_rt_un31_mux_fw),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_24_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_24_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_24_.lut_mask="7350";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_24_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a_24_.sum_lutc_input="datac";
  cyclone_lcell G_380_cZ (
	.combout(G_380),
	.dataa(G_380_a),
	.datab(isys_i_mips_core_alu_pass0_r32_o[5]),
	.datac(rr_rst),
	.datad(isys_imips_dvc_wr_cmd_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_380_cZ.operation_mode="normal";
defparam G_380_cZ.output_mode="comb_only";
defparam G_380_cZ.lut_mask="2f0f";
defparam G_380_cZ.synch_mode="off";
defparam G_380_cZ.sum_lutc_input="datac";
  cyclone_lcell G_380_a_cZ (
	.combout(G_380_a),
	.dataa(isys_i_mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o[2]),
	.datab(isys_i_mips_core_alu_pass0_r32_o[4]),
	.datac(isys_i_mips_core_alu_pass0_r32_o[2]),
	.datad(isys_i_mips_core_alu_pass0_r32_o[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_380_a_cZ.operation_mode="normal";
defparam G_380_a_cZ.output_mode="comb_only";
defparam G_380_a_cZ.lut_mask="4000";
defparam G_380_a_cZ.synch_mode="off";
defparam G_380_a_cZ.sum_lutc_input="datac";
  cyclone_lcell G_381_cZ (
	.combout(G_381),
	.dataa(G_381_a),
	.datab(isys_i_mips_core_alu_pass0_r32_o[5]),
	.datac(rr_rst),
	.datad(isys_imips_dvc_wr_cmd_0_a2_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_381_cZ.operation_mode="normal";
defparam G_381_cZ.output_mode="comb_only";
defparam G_381_cZ.lut_mask="2f0f";
defparam G_381_cZ.synch_mode="off";
defparam G_381_cZ.sum_lutc_input="datac";
  cyclone_lcell G_381_a_cZ (
	.combout(G_381_a),
	.dataa(isys_i_mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o[2]),
	.datab(isys_i_mips_core_alu_pass0_r32_o[4]),
	.datac(isys_i_mips_core_alu_pass0_r32_o[2]),
	.datad(isys_i_mips_core_alu_pass0_r32_o[3]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_381_a_cZ.operation_mode="normal";
defparam G_381_a_cZ.output_mode="comb_only";
defparam G_381_a_cZ.lut_mask="0080";
defparam G_381_a_cZ.synch_mode="off";
defparam G_381_a_cZ.sum_lutc_input="datac";
// @5:176
  cyclone_lcell G_116_cZ (
	.combout(G_116),
	.dataa(VCC),
	.datab(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[2]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[1]),
	.datad(isys_i_mips_core_iexec_stage_MIPS_alu_mips_shifter_m467_a),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_116_cZ.operation_mode="normal";
defparam G_116_cZ.output_mode="comb_only";
defparam G_116_cZ.lut_mask="0300";
defparam G_116_cZ.synch_mode="off";
defparam G_116_cZ.sum_lutc_input="datac";
  cyclone_lcell G_364_cZ (
	.combout(G_364),
	.dataa(isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a5_1),
	.datab(isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2),
	.datac(isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2_0),
	.datad(rr_rst),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_364_cZ.operation_mode="normal";
defparam G_364_cZ.output_mode="comb_only";
defparam G_364_cZ.lut_mask="80ff";
defparam G_364_cZ.synch_mode="off";
defparam G_364_cZ.sum_lutc_input="datac";
  cyclone_lcell G_291_cZ (
	.combout(G_291),
	.dataa(G_291_a),
	.datab(rr_rst),
	.datac(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo25_0_a2),
	.datad(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_un1_hilo25_5_0),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_291_cZ.operation_mode="normal";
defparam G_291_cZ.output_mode="comb_only";
defparam G_291_cZ.lut_mask="33f7";
defparam G_291_cZ.synch_mode="off";
defparam G_291_cZ.sum_lutc_input="datac";
  cyclone_lcell G_291_a_cZ (
	.combout(G_291_a),
	.dataa(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_finish),
	.datab(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_count[5]),
	.datac(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_start),
	.datad(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_rdy),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_291_a_cZ.operation_mode="normal";
defparam G_291_a_cZ.output_mode="comb_only";
defparam G_291_a_cZ.lut_mask="0040";
defparam G_291_a_cZ.synch_mode="off";
defparam G_291_a_cZ.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_31_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv[31]),
	.dataa(isys_i_mips_core_wb_mux_wb_o[31]),
	.datab(isys_i_mips_core_cop_addr_o_i_m[31]),
	.datac(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[31]),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_31_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_31_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_31_.lut_mask="0203";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_31_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_31_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[31]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[31]),
	.datab(isys_i_mips_core_ext_reg_r32_o[31]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_30_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv[30]),
	.dataa(isys_i_mips_core_wb_mux_wb_o[30]),
	.datab(isys_i_mips_core_cop_addr_o_i_m[30]),
	.datac(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[30]),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_1_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_30_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_30_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_30_.lut_mask="0203";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_30_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_30_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[30]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[30]),
	.datab(isys_i_mips_core_ext_reg_r32_o[30]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[29]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[29]),
	.datab(isys_i_mips_core_ext_reg_r32_o[29]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[28]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[28]),
	.datab(isys_i_mips_core_ext_reg_r32_o[28]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[27]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[27]),
	.datab(isys_i_mips_core_ext_reg_r32_o[27]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[26]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[26]),
	.datab(isys_i_mips_core_ext_reg_r32_o[26]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[25]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[25]),
	.datab(isys_i_mips_core_ext_reg_r32_o[25]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[24]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[24]),
	.datab(isys_i_mips_core_ext_reg_r32_o[24]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[23]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[23]),
	.datab(isys_i_mips_core_ext_reg_r32_o[23]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[22]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[22]),
	.datab(isys_i_mips_core_ext_reg_r32_o[22]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[21]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[21]),
	.datab(isys_i_mips_core_ext_reg_r32_o[21]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[20]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[20]),
	.datab(isys_i_mips_core_ext_reg_r32_o[20]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[19]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[19]),
	.datab(isys_i_mips_core_ext_reg_r32_o[19]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[18]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[18]),
	.datab(isys_i_mips_core_ext_reg_r32_o[18]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[17]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[17]),
	.datab(isys_i_mips_core_ext_reg_r32_o[17]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[16]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[16]),
	.datab(isys_i_mips_core_ext_reg_r32_o[16]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[15]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[15]),
	.datab(isys_i_mips_core_ext_reg_r32_o[15]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[14]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[14]),
	.datab(isys_i_mips_core_ext_reg_r32_o[14]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[13]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[13]),
	.datab(isys_i_mips_core_ext_reg_r32_o[13]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[12]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[12]),
	.datab(isys_i_mips_core_ext_reg_r32_o[12]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[11]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[11]),
	.datab(isys_i_mips_core_ext_reg_r32_o[11]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[10]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[10]),
	.datab(isys_i_mips_core_ext_reg_r32_o[10]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[9]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[9]),
	.datab(isys_i_mips_core_ext_reg_r32_o[9]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[8]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[8]),
	.datab(isys_i_mips_core_ext_reg_r32_o[8]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[7]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[7]),
	.datab(isys_i_mips_core_ext_reg_r32_o[7]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[6]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[6]),
	.datab(isys_i_mips_core_ext_reg_r32_o[6]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[5]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[5]),
	.datab(isys_i_mips_core_ext_reg_r32_o[5]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[4]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[4]),
	.datab(isys_i_mips_core_ext_reg_r32_o[4]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[3]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[3]),
	.datab(isys_i_mips_core_ext_reg_r32_o[3]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_2_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a[2]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[2]),
	.datab(isys_i_mips_core_alu_pass0_r32_o[2]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_0_sqmuxa),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_2_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_2_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_2_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_2_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_2_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_1_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a[1]),
	.dataa(isys_i_mips_core_rt_reg_r32_o[1]),
	.datab(isys_i_mips_core_alu_pass0_r32_o[1]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_0_sqmuxa),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_1_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_1_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_1_.lut_mask="7530";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_1_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_1_.sum_lutc_input="datac";
// @5:227
  cyclone_lcell sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_0_ (
	.combout(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a[0]),
	.dataa(isys_i_mips_core_ext_reg_r32_o[0]),
	.datab(isys_i_mips_core_alu_pass0_r32_o[0]),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_0_sqmuxa),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_0_.operation_mode="normal";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_0_.output_mode="comb_only";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_0_.lut_mask="7350";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_0_.synch_mode="off";
defparam sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a_0_.sum_lutc_input="datac";
// @5:176
  cyclone_lcell G_23_cZ (
	.combout(G_23),
	.dataa(VCC),
	.datab(VCC),
	.datac(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[3]),
	.datad(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[2]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_23_cZ.operation_mode="normal";
defparam G_23_cZ.output_mode="comb_only";
defparam G_23_cZ.lut_mask="000f";
defparam G_23_cZ.synch_mode="off";
defparam G_23_cZ.sum_lutc_input="datac";
  cyclone_lcell G_372_cZ (
	.combout(G_372),
	.dataa(isys_imips_dvc_iuart0_uart_txd_read_request_ff),
	.datab(G_372_a),
	.datac(rr_rst),
	.datad(isys_imips_dvc_iuart0_uart_txd_clk_ctr_equ15_0_a2),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_372_cZ.operation_mode="normal";
defparam G_372_cZ.output_mode="comb_only";
defparam G_372_cZ.lut_mask="bfaf";
defparam G_372_cZ.synch_mode="off";
defparam G_372_cZ.sum_lutc_input="datac";
  cyclone_lcell G_372_a_cZ (
	.combout(G_372_a),
	.dataa(isys_imips_dvc_iuart0_uart_txd_ua_state[2]),
	.datab(isys_imips_dvc_iuart0_uart_txd_ua_state[3]),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_372_a_cZ.operation_mode="normal";
defparam G_372_a_cZ.output_mode="comb_only";
defparam G_372_a_cZ.lut_mask="1111";
defparam G_372_a_cZ.synch_mode="off";
defparam G_372_a_cZ.sum_lutc_input="datac";
  cyclone_lcell I_220_a_cZ (
	.combout(I_220_a),
	.dataa(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_mul),
	.datab(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo[0]),
	.datac(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_op2_sign_reged),
	.datad(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo[64]),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam I_220_a_cZ.operation_mode="normal";
defparam I_220_a_cZ.output_mode="comb_only";
defparam I_220_a_cZ.lut_mask="2772";
defparam I_220_a_cZ.synch_mode="off";
defparam I_220_a_cZ.sum_lutc_input="datac";
  cyclone_lcell G_356_cZ (
	.combout(G_356),
	.dataa(rr_rst),
	.datab(isys_imips_dvc_iuart0_uart_rd_tak_clk_ctr_equ15_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_356_cZ.operation_mode="normal";
defparam G_356_cZ.output_mode="comb_only";
defparam G_356_cZ.lut_mask="dddd";
defparam G_356_cZ.synch_mode="off";
defparam G_356_cZ.sum_lutc_input="datac";
  cyclone_lcell G_237_cZ (
	.combout(G_237),
	.dataa(rr_rst),
	.datab(isys_imips_dvc_iuart0_uart_txd_clk_ctr_equ15_0_a2),
	.datac(VCC),
	.datad(VCC),
	.aclr(GND),
	.sclr(GND),
	.sload(GND),
	.ena(VCC),
	.inverta(GND),
	.aload(GND),
	.regcascin(GND)
);
defparam G_237_cZ.operation_mode="normal";
defparam G_237_cZ.output_mode="comb_only";
defparam G_237_cZ.lut_mask="dddd";
defparam G_237_cZ.synch_mode="off";
defparam G_237_cZ.sum_lutc_input="datac";
// @20:30
  cyclone_io key2_in (
	.padio(key2),
	.combout(key2_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam key2_in.operation_mode = "input";
// @20:29
  cyclone_io key1_in (
	.padio(key1),
	.combout(key1_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam key1_in.operation_mode = "input";
// @20:19
  cyclone_io ser_rxd_in (
	.padio(ser_rxd),
	.combout(ser_rxd_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam ser_rxd_in.operation_mode = "input";
// @20:18
  cyclone_io rst_in (
	.padio(rst),
	.combout(rst_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam rst_in.operation_mode = "input";
// @20:17
  cyclone_io clk_in (
	.padio(clk),
	.combout(clk_c),
	.datain(GND),
	.oe(GND),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam clk_in.operation_mode = "input";
// @20:28
  cyclone_io led2_out (
	.padio(led2),
	.datain(isys_imips_dvc_cmd[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam led2_out.operation_mode = "output";
// @20:27
  cyclone_io led1_out (
	.padio(led1),
	.datain(isys_imips_dvc_cmd[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam led1_out.operation_mode = "output";
// @20:26
  cyclone_io lcd_en_out (
	.padio(lcd_en),
	.datain(isys_imips_dvc_cmd[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_en_out.operation_mode = "output";
// @20:25
  cyclone_io lcd_rw_out (
	.padio(lcd_rw),
	.datain(isys_imips_dvc_cmd[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_rw_out.operation_mode = "output";
// @20:24
  cyclone_io lcd_rs_out (
	.padio(lcd_rs),
	.datain(isys_imips_dvc_cmd[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_rs_out.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_7_ (
	.padio(lcd_data[7]),
	.datain(isys_imips_dvc_lcd_data[7]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_7_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_6_ (
	.padio(lcd_data[6]),
	.datain(isys_imips_dvc_lcd_data[6]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_6_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_5_ (
	.padio(lcd_data[5]),
	.datain(isys_imips_dvc_lcd_data[5]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_5_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_4_ (
	.padio(lcd_data[4]),
	.datain(isys_imips_dvc_lcd_data[4]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_4_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_3_ (
	.padio(lcd_data[3]),
	.datain(isys_imips_dvc_lcd_data[3]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_3_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_2_ (
	.padio(lcd_data[2]),
	.datain(isys_imips_dvc_lcd_data[2]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_2_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_1_ (
	.padio(lcd_data[1]),
	.datain(isys_imips_dvc_lcd_data[1]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_1_.operation_mode = "output";
// @20:23
  cyclone_io lcd_data_out_0_ (
	.padio(lcd_data[0]),
	.datain(isys_imips_dvc_lcd_data[0]),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam lcd_data_out_0_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_6_ (
	.padio(seg7led2[6]),
	.datain(isys_imips_dvc_iseg7_cv_N_31_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_6_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_5_ (
	.padio(seg7led2[5]),
	.datain(isys_imips_dvc_iseg7_cv_N_29_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_5_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_4_ (
	.padio(seg7led2[4]),
	.datain(isys_imips_dvc_iseg7_cv_N_27_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_4_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_3_ (
	.padio(seg7led2[3]),
	.datain(isys_imips_dvc_iseg7_cv_m18),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_3_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_2_ (
	.padio(seg7led2[2]),
	.datain(isys_imips_dvc_iseg7_cv_m15),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_2_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_1_ (
	.padio(seg7led2[1]),
	.datain(isys_imips_dvc_iseg7_cv_m11),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_1_.operation_mode = "output";
// @20:22
  cyclone_io seg7led2_out_0_ (
	.padio(seg7led2[0]),
	.datain(isys_imips_dvc_iseg7_cv_N_13_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led2_out_0_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_6_ (
	.padio(seg7led1[6]),
	.datain(isys_imips_dvc_iseg7_cv_N_62_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_6_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_5_ (
	.padio(seg7led1[5]),
	.datain(isys_imips_dvc_iseg7_cv_N_60_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_5_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_4_ (
	.padio(seg7led1[4]),
	.datain(isys_imips_dvc_iseg7_cv_N_58_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_4_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_3_ (
	.padio(seg7led1[3]),
	.datain(isys_imips_dvc_iseg7_cv_m18_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_3_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_2_ (
	.padio(seg7led1[2]),
	.datain(isys_imips_dvc_iseg7_cv_m15_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_2_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_1_ (
	.padio(seg7led1[1]),
	.datain(isys_imips_dvc_iseg7_cv_m11_0),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_1_.operation_mode = "output";
// @20:21
  cyclone_io seg7led1_out_0_ (
	.padio(seg7led1[0]),
	.datain(isys_imips_dvc_iseg7_cv_N_44_i),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam seg7led1_out_0_.operation_mode = "output";
// @20:20
  cyclone_io ser_txd_out (
	.padio(ser_txd),
	.datain(isys_imips_dvc_iuart0_uart_txd_txd),
	.oe(VCC),
	.outclk(GND),
	.outclkena(VCC),
	.inclk(GND),
	.inclkena(VCC),
	.areset(GND),
	.sreset(GND)
);
defparam ser_txd_out.operation_mode = "output";
// @20:51
  pll50 Ipll (
	.clk_c(clk_c),
	.CLK(CLK)
);
// @20:55
  mem_array ram_8k (
	.dout_2_0(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[0]),
	.dout_2_1(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[1]),
	.dout_2_2(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[2]),
	.dout_2_3(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[3]),
	.dout_2_4(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[4]),
	.dout_2_5(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[5]),
	.dout_2_6(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[6]),
	.dout_2_7(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[7]),
	.dout_1_0(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[8]),
	.dout_1_1(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[9]),
	.dout_1_2(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[10]),
	.dout_1_3(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[11]),
	.dout_1_4(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[12]),
	.dout_1_5(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[13]),
	.dout_1_6(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[14]),
	.dout_1_7(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[15]),
	.dout_1_8(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[16]),
	.dout_1_9(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[17]),
	.dout_1_10(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[18]),
	.dout_1_11(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[19]),
	.dout_1_12(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[20]),
	.dout_1_13(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[21]),
	.dout_1_14(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[22]),
	.dout_1_15(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[23]),
	.wr_en_0_0_0(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[0]),
	.wr_en_0_0_1(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[1]),
	.wr_en_0_0_2(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[2]),
	.wr_en_0_0_3(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[3]),
	.dout_1_2_0(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[24]),
	.dout_1_2_1(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[25]),
	.dout_1_2_2(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[26]),
	.dout_1_2_3(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[27]),
	.dout_1_2_4(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[28]),
	.dout_1_2_5(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[29]),
	.dout_1_2_6(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[30]),
	.dout_1_2_7(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[31]),
	.pc_next_iv_0_0(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[2]),
	.pc_next_iv_0(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[3]),
	.pc_next_iv_1(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[4]),
	.pc_next_iv_2(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[5]),
	.pc_next_iv_3(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[6]),
	.pc_next_iv_4(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[7]),
	.pc_next_iv_5(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[8]),
	.pc_next_iv_6(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[9]),
	.pc_next_iv_7(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[10]),
	.pc_next_iv_8(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[11]),
	.pc_next_iv_9(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv[12]),
	.c_0(isys_i_mips_core_iexec_stage_MIPS_alu_c[2]),
	.c_1(isys_i_mips_core_iexec_stage_MIPS_alu_c[3]),
	.c_2(isys_i_mips_core_iexec_stage_MIPS_alu_c[4]),
	.c_3(isys_i_mips_core_iexec_stage_MIPS_alu_c[5]),
	.c_4(isys_i_mips_core_iexec_stage_MIPS_alu_c[6]),
	.c_5(isys_i_mips_core_iexec_stage_MIPS_alu_c[7]),
	.c_6(isys_i_mips_core_iexec_stage_MIPS_alu_c[8]),
	.c_7(isys_i_mips_core_iexec_stage_MIPS_alu_c[9]),
	.c_8(isys_i_mips_core_iexec_stage_MIPS_alu_c[10]),
	.c_9(isys_i_mips_core_iexec_stage_MIPS_alu_c[11]),
	.c_10(isys_i_mips_core_iexec_stage_MIPS_alu_c[12]),
	.ins2core_0(ins2core[0]),
	.ins2core_1(ins2core[1]),
	.ins2core_2(ins2core[2]),
	.ins2core_3(ins2core[3]),
	.ins2core_4(ins2core[4]),
	.ins2core_5(ins2core[5]),
	.ins2core_6(ins2core[6]),
	.ins2core_7(ins2core[7]),
	.ins2core_8(ins2core[8]),
	.ins2core_9(ins2core[9]),
	.ins2core_10(ins2core[10]),
	.ins2core_11(ins2core[11]),
	.ins2core_12(ins2core[12]),
	.ins2core_13(ins2core[13]),
	.ins2core_14(ins2core[14]),
	.ins2core_15(ins2core[15]),
	.ins2core_16(ins2core[16]),
	.ins2core_17(ins2core[17]),
	.ins2core_18(ins2core[18]),
	.ins2core_19(ins2core[19]),
	.ins2core_20(ins2core[20]),
	.ins2core_21(ins2core[21]),
	.ins2core_22(ins2core[22]),
	.ins2core_23(ins2core[23]),
	.ins2core_24(ins2core[24]),
	.ins2core_25(ins2core[25]),
	.ins2core_26(ins2core[26]),
	.ins2core_27(ins2core[27]),
	.ins2core_28(ins2core[28]),
	.ins2core_29(ins2core[29]),
	.ins2core_30(ins2core[30]),
	.ins2core_31(ins2core[31]),
	.data2core_0(data2core[0]),
	.data2core_1(data2core[1]),
	.data2core_2(data2core[2]),
	.data2core_3(data2core[3]),
	.data2core_4(data2core[4]),
	.data2core_5(data2core[5]),
	.data2core_6(data2core[6]),
	.data2core_7(data2core[7]),
	.data2core_8(data2core[8]),
	.data2core_9(data2core[9]),
	.data2core_10(data2core[10]),
	.data2core_11(data2core[11]),
	.data2core_12(data2core[12]),
	.data2core_13(data2core[13]),
	.data2core_14(data2core[14]),
	.data2core_15(data2core[15]),
	.data2core_16(data2core[16]),
	.data2core_17(data2core[17]),
	.data2core_18(data2core[18]),
	.data2core_19(data2core[19]),
	.data2core_20(data2core[20]),
	.data2core_21(data2core[21]),
	.data2core_22(data2core[22]),
	.data2core_23(data2core[23]),
	.data2core_24(data2core[24]),
	.data2core_25(data2core[25]),
	.data2core_26(data2core[26]),
	.data2core_27(data2core[27]),
	.data2core_28(data2core[28]),
	.data2core_29(data2core[29]),
	.data2core_30(data2core[30]),
	.data2core_31(data2core[31]),
	.CLK(CLK)
);
// @20:70
  mips_sys isys (
	.lcd_data_7(isys_imips_dvc_lcd_data[7]),
	.lcd_data_6(isys_imips_dvc_lcd_data[6]),
	.lcd_data_5(isys_imips_dvc_lcd_data[5]),
	.lcd_data_4(isys_imips_dvc_lcd_data[4]),
	.lcd_data_3(isys_imips_dvc_lcd_data[3]),
	.lcd_data_2(isys_imips_dvc_lcd_data[2]),
	.lcd_data_1(isys_imips_dvc_lcd_data[1]),
	.lcd_data_0(isys_imips_dvc_lcd_data[0]),
	.cmd_4(isys_imips_dvc_cmd[6]),
	.cmd_3(isys_imips_dvc_cmd[5]),
	.cmd_2(isys_imips_dvc_cmd[4]),
	.cmd_1(isys_imips_dvc_cmd[3]),
	.cmd_0(isys_imips_dvc_cmd[2]),
	.ua_state_1(isys_imips_dvc_iuart0_uart_txd_ua_state[3]),
	.ua_state_0(isys_imips_dvc_iuart0_uart_txd_ua_state[2]),
	.cop_addr_o_i_m_0(isys_i_mips_core_cop_addr_o_i_m[30]),
	.cop_addr_o_i_m_1(isys_i_mips_core_cop_addr_o_i_m[31]),
	.data2core_7(data2core[7]),
	.data2core_15(data2core[15]),
	.data2core_23(data2core[23]),
	.data2core_31(data2core[31]),
	.data2core_16(data2core[16]),
	.data2core_8(data2core[8]),
	.data2core_14(data2core[14]),
	.data2core_13(data2core[13]),
	.data2core_12(data2core[12]),
	.data2core_11(data2core[11]),
	.data2core_10(data2core[10]),
	.data2core_9(data2core[9]),
	.data2core_22(data2core[22]),
	.data2core_21(data2core[21]),
	.data2core_20(data2core[20]),
	.data2core_19(data2core[19]),
	.data2core_18(data2core[18]),
	.data2core_17(data2core[17]),
	.data2core_0(data2core[0]),
	.data2core_1(data2core[1]),
	.data2core_2(data2core[2]),
	.data2core_3(data2core[3]),
	.data2core_4(data2core[4]),
	.data2core_5(data2core[5]),
	.data2core_6(data2core[6]),
	.data2core_24(data2core[24]),
	.data2core_25(data2core[25]),
	.data2core_26(data2core[26]),
	.data2core_27(data2core[27]),
	.data2core_28(data2core[28]),
	.data2core_29(data2core[29]),
	.data2core_30(data2core[30]),
	.dout_1_2_0(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[24]),
	.dout_1_2_3(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[27]),
	.dout_1_2_5(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[29]),
	.dout_1_2_1(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[25]),
	.dout_1_2_2(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[26]),
	.dout_1_2_4(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[28]),
	.dout_1_2_6(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[30]),
	.dout_1_2_7(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[31]),
	.dout_2_0(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[0]),
	.dout_2_3(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[3]),
	.dout_2_5(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[5]),
	.dout_2_1(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[1]),
	.dout_2_2(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[2]),
	.dout_2_4(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[4]),
	.dout_2_6(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[6]),
	.dout_2_7(isys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2[7]),
	.dout_1_15(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[23]),
	.dout_1_14(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[22]),
	.dout_1_13(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[21]),
	.dout_1_12(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[20]),
	.dout_1_11(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[19]),
	.dout_1_10(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[18]),
	.dout_1_9(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[17]),
	.dout_1_8(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[16]),
	.dout_1_7(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[15]),
	.dout_1_6(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[14]),
	.dout_1_5(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[13]),
	.dout_1_4(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[12]),
	.dout_1_3(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[11]),
	.dout_1_2(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[10]),
	.dout_1_1(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[9]),
	.dout_1_0(isys_i_mips_core_MEM_CTL_i_mem_din_ctl_dout_1[8]),
	.wr_en_0_0_0(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[0]),
	.wr_en_0_0_1(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[1]),
	.wr_en_0_0_2(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[2]),
	.wr_en_0_0_3(isys_i_mips_core_MEM_CTL_i_mem_addr_ctl_wr_en_0_0[3]),
	.dout_iv_1_0_0(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[1]),
	.wb_o_30(isys_i_mips_core_wb_mux_wb_o[30]),
	.wb_o_29(isys_i_mips_core_wb_mux_wb_o[29]),
	.wb_o_27(isys_i_mips_core_wb_mux_wb_o[27]),
	.wb_o_26(isys_i_mips_core_wb_mux_wb_o[26]),
	.wb_o_24(isys_i_mips_core_wb_mux_wb_o[24]),
	.wb_o_20(isys_i_mips_core_wb_mux_wb_o[20]),
	.wb_o_19(isys_i_mips_core_wb_mux_wb_o[19]),
	.wb_o_17(isys_i_mips_core_wb_mux_wb_o[17]),
	.wb_o_14(isys_i_mips_core_wb_mux_wb_o[14]),
	.wb_o_13(isys_i_mips_core_wb_mux_wb_o[13]),
	.wb_o_11(isys_i_mips_core_wb_mux_wb_o[11]),
	.wb_o_10(isys_i_mips_core_wb_mux_wb_o[10]),
	.wb_o_9(isys_i_mips_core_wb_mux_wb_o[9]),
	.wb_o_2(isys_i_mips_core_wb_mux_wb_o[2]),
	.wb_o_1(isys_i_mips_core_wb_mux_wb_o[1]),
	.wb_o_31(isys_i_mips_core_wb_mux_wb_o[31]),
	.wb_o_25(isys_i_mips_core_wb_mux_wb_o[25]),
	.wb_o_0(isys_i_mips_core_wb_mux_wb_o[0]),
	.wb_o_8(isys_i_mips_core_wb_mux_wb_o[8]),
	.dout_iv_1_17(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[17]),
	.dout_iv_1_11(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[11]),
	.dout_iv_1_14(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[14]),
	.dout_iv_1_2(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[2]),
	.dout_iv_1_20(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[20]),
	.dout_iv_1_19(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[19]),
	.dout_iv_1_8(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[8]),
	.dout_iv_1_25(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[25]),
	.dout_iv_1_27(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[27]),
	.dout_iv_1_29(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[29]),
	.dout_iv_1_30(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[30]),
	.dout_iv_1_26(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[26]),
	.dout_iv_1_13(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[13]),
	.dout_iv_1_10(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[10]),
	.dout_iv_1_9(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[9]),
	.dout_iv_1_1(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv_1[1]),
	.dout_iv_1_0_d0(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv_1[0]),
	.dout_iv_0_0(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[1]),
	.dout_iv_9(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[9]),
	.dout_iv_25(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[25]),
	.dout_iv_13(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[13]),
	.dout_iv_29(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[29]),
	.dout_iv_26(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[26]),
	.dout_iv_10(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[10]),
	.dout_iv_27(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[27]),
	.dout_iv_30(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[30]),
	.dout_iv_8(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout_iv[8]),
	.dout_iv_11(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[11]),
	.dout_iv_19(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[19]),
	.dout_iv_20(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[20]),
	.dout_iv_2(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[2]),
	.dout_iv_0_d0(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[0]),
	.dout_iv_14(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[14]),
	.dout_iv_17(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[17]),
	.dout_iv_1_d0(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout_iv[1]),
	.pc_next_iv_a_8(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[11]),
	.pc_next_iv_a_9(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[12]),
	.pc_next_iv_a_5(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[8]),
	.pc_next_iv_a_6(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[9]),
	.pc_next_iv_a_7(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[10]),
	.pc_next_iv_a_3(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[6]),
	.pc_next_iv_a_4(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[7]),
	.pc_next_iv_a_0(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[3]),
	.pc_next_iv_a_1(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[4]),
	.pc_next_iv_a_2(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_a[5]),
	.pc_next_iv_0_a_0(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_a[2]),
	.pc_next_iv_0_9(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[12]),
	.pc_next_iv_0_8(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[11]),
	.pc_next_iv_0_7(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[10]),
	.pc_next_iv_0_6(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[9]),
	.pc_next_iv_0_5(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[8]),
	.pc_next_iv_0_4(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[7]),
	.pc_next_iv_0_3(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[6]),
	.pc_next_iv_0_2(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[5]),
	.pc_next_iv_0_1(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[4]),
	.pc_next_iv_0_0(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0[3]),
	.pc_next_iv_0_0_0(isys_i_mips_core_iRF_stage_i_pc_gen_pc_next_iv_0_0[2]),
	.ins2core_1(ins2core[1]),
	.ins2core_2(ins2core[2]),
	.ins2core_5(ins2core[5]),
	.ins2core_6(ins2core[6]),
	.ins2core_9(ins2core[9]),
	.ins2core_10(ins2core[10]),
	.ins2core_13(ins2core[13]),
	.ins2core_14(ins2core[14]),
	.ins2core_17(ins2core[17]),
	.ins2core_18(ins2core[18]),
	.ins2core_21(ins2core[21]),
	.ins2core_22(ins2core[22]),
	.ins2core_25(ins2core[25]),
	.ins2core_0(ins2core[0]),
	.ins2core_3(ins2core[3]),
	.ins2core_4(ins2core[4]),
	.ins2core_7(ins2core[7]),
	.ins2core_8(ins2core[8]),
	.ins2core_11(ins2core[11]),
	.ins2core_12(ins2core[12]),
	.ins2core_15(ins2core[15]),
	.ins2core_16(ins2core[16]),
	.ins2core_19(ins2core[19]),
	.ins2core_20(ins2core[20]),
	.ins2core_24(ins2core[24]),
	.ins2core_23(ins2core[23]),
	.ins2core_29(ins2core[29]),
	.ins2core_26(ins2core[26]),
	.ins2core_27(ins2core[27]),
	.ins2core_28(ins2core[28]),
	.ins2core_31(ins2core[31]),
	.ins2core_30(ins2core[30]),
	.r32_o_2_0(isys_i_mips_core_alu_pass0_r32_o[3]),
	.r32_o_2_1(isys_i_mips_core_alu_pass0_r32_o[4]),
	.r32_o_2_2(isys_i_mips_core_alu_pass0_r32_o[5]),
	.r32_o_2_21(isys_i_mips_core_alu_pass0_r32_o[24]),
	.r32_o_2_10(isys_i_mips_core_ext_reg_r32_o[13]),
	.r32_o_2_12(isys_i_mips_core_ext_reg_r32_o[15]),
	.r32_o_2_15(isys_i_mips_core_ext_reg_r32_o[18]),
	.r32_o_2_19(isys_i_mips_core_ext_reg_r32_o[22]),
	.r32_o_2_20(isys_i_mips_core_ext_reg_r32_o[23]),
	.r32_o_2_24(isys_i_mips_core_ext_reg_r32_o[27]),
	.r32_o_2_26(isys_i_mips_core_ext_reg_r32_o[29]),
	.r32_o_2_23(isys_i_mips_core_ext_reg_r32_o[26]),
	.r32_o_2_25(isys_i_mips_core_ext_reg_r32_o[28]),
	.r32_o_2_27(isys_i_mips_core_ext_reg_r32_o[30]),
	.r32_o_2_28(isys_i_mips_core_ext_reg_r32_o[31]),
	.r32_o_1_0(isys_i_mips_core_alu_pass0_r32_o[0]),
	.r32_o_1_1(isys_i_mips_core_alu_pass0_r32_o[1]),
	.r32_o_1_2(isys_i_mips_core_alu_pass0_r32_o[2]),
	.r32_o_1_24(isys_i_mips_core_ext_reg_r32_o[24]),
	.r32_o_1_4(isys_i_mips_core_ext_reg_r32_o[4]),
	.r32_o_1_5(isys_i_mips_core_ext_reg_r32_o[5]),
	.r32_o_1_6(isys_i_mips_core_ext_reg_r32_o[6]),
	.r32_o_1_7(isys_i_mips_core_ext_reg_r32_o[7]),
	.r32_o_1_8(isys_i_mips_core_ext_reg_r32_o[8]),
	.r32_o_1_9(isys_i_mips_core_ext_reg_r32_o[9]),
	.r32_o_1_10(isys_i_mips_core_ext_reg_r32_o[10]),
	.r32_o_1_11(isys_i_mips_core_ext_reg_r32_o[11]),
	.r32_o_1_12(isys_i_mips_core_ext_reg_r32_o[12]),
	.r32_o_1_14(isys_i_mips_core_ext_reg_r32_o[14]),
	.r32_o_1_16(isys_i_mips_core_ext_reg_r32_o[16]),
	.r32_o_1_17(isys_i_mips_core_ext_reg_r32_o[17]),
	.r32_o_1_19(isys_i_mips_core_ext_reg_r32_o[19]),
	.r32_o_1_20(isys_i_mips_core_ext_reg_r32_o[20]),
	.r32_o_1_21(isys_i_mips_core_ext_reg_r32_o[21]),
	.r32_o_1_25(isys_i_mips_core_ext_reg_r32_o[25]),
	.r32_o_1_3(isys_i_mips_core_ext_reg_r32_o[3]),
	.r32_o_1_26(isys_i_mips_core_rt_reg_r32_o[26]),
	.r32_o_1_28(isys_i_mips_core_rt_reg_r32_o[28]),
	.r32_o_1_30(isys_i_mips_core_rt_reg_r32_o[30]),
	.r32_o_1_31(isys_i_mips_core_rt_reg_r32_o[31]),
	.r32_o_1_27(isys_i_mips_core_rt_reg_r32_o[27]),
	.r32_o_1_29(isys_i_mips_core_rt_reg_r32_o[29]),
	.r32_o_1_13(isys_i_mips_core_rt_reg_r32_o[13]),
	.r32_o_1_15(isys_i_mips_core_rt_reg_r32_o[15]),
	.r32_o_1_18(isys_i_mips_core_rt_reg_r32_o[18]),
	.r32_o_1_22(isys_i_mips_core_rt_reg_r32_o[22]),
	.r32_o_1_23(isys_i_mips_core_rt_reg_r32_o[23]),
	.r32_o_0_0(isys_i_mips_core_ext_reg_r32_o[0]),
	.r32_o_0_2(isys_i_mips_core_rt_reg_r32_o[2]),
	.r32_o_0_3(isys_i_mips_core_rt_reg_r32_o[3]),
	.r32_o_0_1(isys_i_mips_core_rt_reg_r32_o[1]),
	.r32_o_0_5(isys_i_mips_core_rt_reg_r32_o[5]),
	.r32_o_0_6(isys_i_mips_core_rt_reg_r32_o[6]),
	.r32_o_0_7(isys_i_mips_core_rt_reg_r32_o[7]),
	.r32_o_0_8(isys_i_mips_core_rt_reg_r32_o[8]),
	.r32_o_0_9(isys_i_mips_core_rt_reg_r32_o[9]),
	.r32_o_0_10(isys_i_mips_core_rt_reg_r32_o[10]),
	.r32_o_0_11(isys_i_mips_core_rt_reg_r32_o[11]),
	.r32_o_0_12(isys_i_mips_core_rt_reg_r32_o[12]),
	.r32_o_0_14(isys_i_mips_core_rt_reg_r32_o[14]),
	.r32_o_0_16(isys_i_mips_core_rt_reg_r32_o[16]),
	.r32_o_0_17(isys_i_mips_core_rt_reg_r32_o[17]),
	.r32_o_0_19(isys_i_mips_core_rt_reg_r32_o[19]),
	.r32_o_0_20(isys_i_mips_core_rt_reg_r32_o[20]),
	.r32_o_0_21(isys_i_mips_core_rt_reg_r32_o[21]),
	.r32_o_0_25(isys_i_mips_core_rt_reg_r32_o[25]),
	.r32_o_0_4(isys_i_mips_core_rt_reg_r32_o[4]),
	.r32_o_0_24(isys_i_mips_core_rt_reg_r32_o[24]),
	.c_6(isys_i_mips_core_iexec_stage_MIPS_alu_c[8]),
	.c_5(isys_i_mips_core_iexec_stage_MIPS_alu_c[7]),
	.c_9(isys_i_mips_core_iexec_stage_MIPS_alu_c[11]),
	.c_0(isys_i_mips_core_iexec_stage_MIPS_alu_c[2]),
	.c_1(isys_i_mips_core_iexec_stage_MIPS_alu_c[3]),
	.c_2(isys_i_mips_core_iexec_stage_MIPS_alu_c[4]),
	.c_3(isys_i_mips_core_iexec_stage_MIPS_alu_c[5]),
	.c_4(isys_i_mips_core_iexec_stage_MIPS_alu_c[6]),
	.c_7(isys_i_mips_core_iexec_stage_MIPS_alu_c[9]),
	.c_8(isys_i_mips_core_iexec_stage_MIPS_alu_c[10]),
	.c_10(isys_i_mips_core_iexec_stage_MIPS_alu_c[12]),
	.a_o_1(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[2]),
	.a_o_0(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[1]),
	.a_o_2(isys_i_mips_core_iexec_stage_i_alu_muxa_a_o[3]),
	.hilo_0(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo[0]),
	.hilo_64(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo[64]),
	.b_o_iv_0_a_0(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a[0]),
	.b_o_iv_0_a_1(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a[1]),
	.b_o_iv_0_a_2(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_0_a[2]),
	.b_o_iv_0(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv[30]),
	.b_o_iv_1(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv[31]),
	.b_o_iv_a_0(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[3]),
	.b_o_iv_a_1(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[4]),
	.b_o_iv_a_2(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[5]),
	.b_o_iv_a_3(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[6]),
	.b_o_iv_a_4(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[7]),
	.b_o_iv_a_5(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[8]),
	.b_o_iv_a_6(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[9]),
	.b_o_iv_a_7(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[10]),
	.b_o_iv_a_8(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[11]),
	.b_o_iv_a_9(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[12]),
	.b_o_iv_a_10(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[13]),
	.b_o_iv_a_11(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[14]),
	.b_o_iv_a_12(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[15]),
	.b_o_iv_a_13(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[16]),
	.b_o_iv_a_14(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[17]),
	.b_o_iv_a_15(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[18]),
	.b_o_iv_a_16(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[19]),
	.b_o_iv_a_17(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[20]),
	.b_o_iv_a_18(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[21]),
	.b_o_iv_a_19(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[22]),
	.b_o_iv_a_20(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[23]),
	.b_o_iv_a_21(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[24]),
	.b_o_iv_a_22(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[25]),
	.b_o_iv_a_23(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[26]),
	.b_o_iv_a_24(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[27]),
	.b_o_iv_a_25(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[28]),
	.b_o_iv_a_26(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[29]),
	.b_o_iv_a_27(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[30]),
	.b_o_iv_a_28(sclrsclrisys_i_mips_core_iexec_stage_i_alu_muxb_b_o_iv_a[31]),
	.count_0(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_count[5]),
	.dout_2_i_a_0(sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a[24]),
	.dout_2_i_a_3(sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a[27]),
	.dout_2_i_a_5(sclrsclrisys_i_mips_core_iexec_stage_dmem_fw_mux_dout_2_i_a[29]),
	.dmem_ctl_o_2(isys_i_mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o[2]),
	.r32_o_29(isys_i_mips_core_alu_pass0_r32_o[29]),
	.r32_o_27(isys_i_mips_core_alu_pass0_r32_o[27]),
	.key2_c(key2_c),
	.key1_c(key1_c),
	.G_380(G_380),
	.G_381(G_381),
	.wr_cmd_0_a2_0(isys_imips_dvc_wr_cmd_0_a2_0),
	.clk_ctr_equ15_0_a2_0(isys_imips_dvc_iuart0_uart_txd_clk_ctr_equ15_0_a2),
	.read_request_ff(isys_imips_dvc_iuart0_uart_txd_read_request_ff),
	.txd(isys_imips_dvc_iuart0_uart_txd_txd),
	.G_237(G_237),
	.G_372(G_372),
	.clk_ctr_equ15_0_a2(isys_imips_dvc_iuart0_uart_rd_tak_clk_ctr_equ15_0_a2),
	.ser_rxd_c(ser_rxd_c),
	.G_356(G_356),
	.G_364(G_364),
	.un1_clk_ctr_equ0_0_a2(isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2),
	.un1_clk_ctr_equ0_0_a2_0(isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2_0),
	.un1_clk_ctr_equ0_0_a5_1(isys_imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a5_1),
	.N_13_i(isys_imips_dvc_iseg7_cv_N_13_i),
	.m11(isys_imips_dvc_iseg7_cv_m11),
	.m15(isys_imips_dvc_iseg7_cv_m15),
	.N_31_i(isys_imips_dvc_iseg7_cv_N_31_i),
	.m18(isys_imips_dvc_iseg7_cv_m18),
	.N_27_i(isys_imips_dvc_iseg7_cv_N_27_i),
	.N_29_i(isys_imips_dvc_iseg7_cv_N_29_i),
	.N_44_i(isys_imips_dvc_iseg7_cv_N_44_i),
	.m11_0(isys_imips_dvc_iseg7_cv_m11_0),
	.m15_0(isys_imips_dvc_iseg7_cv_m15_0),
	.N_62_i(isys_imips_dvc_iseg7_cv_N_62_i),
	.m18_0(isys_imips_dvc_iseg7_cv_m18_0),
	.N_58_i(isys_imips_dvc_iseg7_cv_N_58_i),
	.N_60_i(isys_imips_dvc_iseg7_cv_N_60_i),
	.mux_fw_1_1(isys_i_mips_core_iforward_fw_alu_rt_mux_fw_1),
	.CLK(CLK),
	.dout6_0_a2_0(isys_i_mips_core_iRF_stage_rf_fwd_rt_dout6_0_a2),
	.dout6_0_a2(isys_i_mips_core_iRF_stage_rs_fwd_rs_dout6_0_a2),
	.un1_pc_next37_0(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_next37_0),
	.un1_pc_add12(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add12),
	.un1_pc_add11(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add11),
	.un1_pc_add10(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add10),
	.un1_pc_add9(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add9),
	.un1_pc_add8(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add8),
	.un1_pc_add7(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add7),
	.un1_pc_add6(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add6),
	.un1_pc_add5(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add5),
	.un1_pc_add4(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add4),
	.un1_pc_add3(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add3),
	.un1_pc_add2(isys_i_mips_core_iRF_stage_i_pc_gen_un1_pc_add2),
	.rr_rst(rr_rst),
	.un1_b_o18_2(isys_i_mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2),
	.b_o18(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o18),
	.b_o_0_sqmuxa(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_0_sqmuxa),
	.un31_mux_fw(isys_i_mips_core_iforward_fw_alu_rt_un31_mux_fw),
	.m467_a(isys_i_mips_core_iexec_stage_MIPS_alu_mips_shifter_m467_a),
	.un1_hilo25_5_0(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_un1_hilo25_5_0),
	.G_291(G_291),
	.hilo25_0_a2(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo25_0_a2),
	.I_220_a(I_220_a),
	.finish(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_finish),
	.op2_sign_reged(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_op2_sign_reged),
	.start(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_start),
	.mul(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_mul),
	.rdy(isys_i_mips_core_iexec_stage_MIPS_alu_muldiv_ff_rdy),
	.b_o_1_sqmuxa(isys_i_mips_core_iexec_stage_i_alu_muxb_b_o_1_sqmuxa),
	.G_23(G_23),
	.G_116(G_116)
);
endmodule /* mips_top */

