Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,10
design__inferred_latch__count,0
design__instance__count,2782
design__instance__area,73969.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,0
design__max_cap_violation__count__corner:nom_tt_025C_3v30,0
power__internal__total,0.0006939313025213778
power__switching__total,0.0005824326653964818
power__leakage__total,2.995562908836291E-7
power__total,0.0012766635045409203
clock__skew__worst_hold__corner:nom_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.0
timing__hold__ws__corner:nom_tt_025C_3v30,10.532517378599051
timing__setup__ws__corner:nom_tt_025C_3v30,1.773680807984813
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,150
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,0
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.0
timing__hold__ws__corner:nom_ss_125C_3v00,13.008194001264988
timing__setup__ws__corner:nom_ss_125C_3v00,-7.657773298891254
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-51.52181049846906
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-7.657773298891254
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,7
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,0
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,0
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.0
timing__hold__ws__corner:nom_ff_n40C_3v60,9.430837711035363
timing__setup__ws__corner:nom_ff_n40C_3v60,5.835148529526216
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,202
design__max_fanout_violation__count,0
design__max_cap_violation__count,2
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,9.350666283713727
timing__setup__ws,-8.69575724928471
timing__hold__tns,0.0
timing__setup__tns,-58.400027799985324
timing__hold__wns,0
timing__setup__wns,-8.69575724928471
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,21
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2782
design__instance__area__stdcell,73969.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.685338
design__instance__utilization__stdcell,0.685338
design__instance__count__class:tie_cell,17
design__instance__count__class:buffer,7
design__instance__count__class:inverter,35
design__instance__count__class:sequential_cell,598
design__instance__count__class:multi_input_combinational_cell,1015
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,97977.1
design__violations,0
design__instance__count__class:timing_repair_buffer,235
design__instance__count__setup_buffer,33
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
route__net,1926
route__net__special,2
route__drc_errors__iter:1,597
route__wirelength__iter:1,120498
route__drc_errors__iter:2,195
route__wirelength__iter:2,119713
route__drc_errors__iter:3,139
route__wirelength__iter:3,119402
route__drc_errors__iter:4,2
route__wirelength__iter:4,119265
route__drc_errors__iter:5,0
route__wirelength__iter:5,119265
route__drc_errors,0
route__wirelength,119265
route__vias,12949
route__vias__singlecut,12949
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,665.78
design__instance__count__class:fill_cell,2043
timing__unannotated_net__count__corner:nom_tt_025C_3v30,6
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,6
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,6
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,0
design__max_cap_violation__count__corner:min_tt_025C_3v30,0
clock__skew__worst_hold__corner:min_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.0
timing__hold__ws__corner:min_tt_025C_3v30,10.392206500600242
timing__setup__ws__corner:min_tt_025C_3v30,2.2213422840996406
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,6
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,84
design__max_fanout_violation__count__corner:min_ss_125C_3v00,0
design__max_cap_violation__count__corner:min_ss_125C_3v00,0
clock__skew__worst_hold__corner:min_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.0
timing__hold__ws__corner:min_ss_125C_3v00,12.740724391678256
timing__setup__ws__corner:min_ss_125C_3v00,-6.8173824071167965
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-45.804932698833454
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.8173824071167965
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,7
timing__setup_r2r__ws__corner:min_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,6
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,0
design__max_cap_violation__count__corner:min_ff_n40C_3v60,0
clock__skew__worst_hold__corner:min_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.0
timing__hold__ws__corner:min_ff_n40C_3v60,9.350666283713727
timing__setup__ws__corner:min_ff_n40C_3v60,6.106202827316239
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,6
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,2
design__max_fanout_violation__count__corner:max_tt_025C_3v30,0
design__max_cap_violation__count__corner:max_tt_025C_3v30,2
clock__skew__worst_hold__corner:max_tt_025C_3v30,0.0
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.0
timing__hold__ws__corner:max_tt_025C_3v30,10.688423781910448
timing__setup__ws__corner:max_tt_025C_3v30,1.2271570773555687
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,6
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,202
design__max_fanout_violation__count__corner:max_ss_125C_3v00,0
design__max_cap_violation__count__corner:max_ss_125C_3v00,2
clock__skew__worst_hold__corner:max_ss_125C_3v00,0.0
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.0
timing__hold__ws__corner:max_ss_125C_3v00,13.3025842995142
timing__setup__ws__corner:max_ss_125C_3v00,-8.69575724928471
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-58.400027799985324
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-8.69575724928471
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,7
timing__setup_r2r__ws__corner:max_ss_125C_3v00,Infinity
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,6
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,0
design__max_cap_violation__count__corner:max_ff_n40C_3v60,2
clock__skew__worst_hold__corner:max_ff_n40C_3v60,0.0
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.0
timing__hold__ws__corner:max_ff_n40C_3v60,9.527006120326641
timing__setup__ws__corner:max_ff_n40C_3v60,5.5009722778413135
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,6
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,6
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.3
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000146199
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000152679
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000035976
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000152679
design_powergrid__voltage__worst,0.0000152679
design_powergrid__voltage__worst__net:VPWR,3.29999
design_powergrid__drop__worst,0.0000152679
design_powergrid__drop__worst__net:VPWR,0.0000146199
design_powergrid__voltage__worst__net:VGND,0.0000152679
design_powergrid__drop__worst__net:VGND,0.0000152679
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000003549999999999999892295356185289989525699638761579990386962890625
ir__drop__worst,0.000014600000000000000821630090352964970179527881555259227752685546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
