#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 21 19:28:46 2019
# Process ID: 9556
# Current directory: E:/vivado/tictactoe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8032 E:\vivado\tictactoe\tictactoe.xpr
# Log file: E:/vivado/tictactoe/vivado.log
# Journal file: E:/vivado/tictactoe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/tictactoe/tictactoe.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 752.379 ; gain = 158.266
update_compile_order -fileset sources_1
close [ open E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/nospace_detector.v w ]
add_files E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/nospace_detector.v
update_compile_order -fileset sources_1
close [ open E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/illegal_move_detector.v w ]
add_files E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/illegal_move_detector.v
update_compile_order -fileset sources_1
close [ open E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v w ]
add_files E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v
update_compile_order -fileset sources_1
close [ open E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detector.v w ]
add_files E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detector.v
update_compile_order -fileset sources_1
close [ open E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detect_3.v w ]
add_files E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detect_3.v
update_compile_order -fileset sources_1
file mkdir E:/vivado/tictactoe/tictactoe.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v w ]
add_files -fileset sim_1 E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: tic_tac_toe_game
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 866.512 ; gain = 60.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tic_tac_toe_game' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/tic_tac_toe_game.v:23]
INFO: [Synth 8-6157] synthesizing module 'position_registers' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'position_registers' (1#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'winner_detector' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'winner_detect_3' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detect_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'winner_detect_3' (2#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detect_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'winner_detector' (3#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'position_decoder' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v:31]
INFO: [Synth 8-6155] done synthesizing module 'position_decoder' (4#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'illegal_move_detector' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/illegal_move_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'illegal_move_detector' (5#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/illegal_move_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'nospace_detector' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/nospace_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nospace_detector' (6#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/nospace_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/fsm_controller.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter PLAYER bound to: 2'b01 
	Parameter COMPUTER bound to: 2'b10 
	Parameter GAME_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/fsm_controller.v:42]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (7#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/fsm_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tic_tac_toe_game' (8#1) [E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/tic_tac_toe_game.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 921.961 ; gain = 115.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 921.961 ; gain = 115.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 921.961 ; gain = 115.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1318.508 ; gain = 512.340
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1318.508 ; gain = 512.340
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tic_tac_toe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tic_tac_toe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/fsm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/illegal_move_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module illegal_move_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/nospace_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nospace_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module position_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module position_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/tic_tac_toe_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tic_tac_toe_game
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detect_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module winner_detect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module winner_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tic_tac_toe
INFO: [VRFC 10-2458] undeclared symbol pos1, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos2, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos3, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos4, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos5, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos6, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos7, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos8, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2458] undeclared symbol pos9, assumed default net type wire [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 811a0f59fb784b21b46cc9d990a08b44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tic_tac_toe_behav xil_defaultlib.tb_tic_tac_toe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'pos1' [E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.position_registers
Compiling module xil_defaultlib.winner_detect_3
Compiling module xil_defaultlib.winner_detector
Compiling module xil_defaultlib.position_decoder
Compiling module xil_defaultlib.illegal_move_detector
Compiling module xil_defaultlib.nospace_detector
Compiling module xil_defaultlib.fsm_controller
Compiling module xil_defaultlib.tic_tac_toe_game
Compiling module xil_defaultlib.tb_tic_tac_toe
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tic_tac_toe_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim/xsim.dir/tb_tic_tac_toe_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 21 23:21:47 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tic_tac_toe_behav -key {Behavioral:sim_1:Functional:tb_tic_tac_toe} -tclbatch {tb_tic_tac_toe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_tic_tac_toe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tic_tac_toe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1320.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.566 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tic_tac_toe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tic_tac_toe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/fsm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/illegal_move_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module illegal_move_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/nospace_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nospace_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module position_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/position_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module position_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/tic_tac_toe_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tic_tac_toe_game
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detect_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module winner_detect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sources_1/new/winner_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module winner_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/tictactoe/tictactoe.srcs/sim_1/new/tb_tic_tac_toe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tic_tac_toe
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 811a0f59fb784b21b46cc9d990a08b44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tic_tac_toe_behav xil_defaultlib.tb_tic_tac_toe xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.position_registers
Compiling module xil_defaultlib.winner_detect_3
Compiling module xil_defaultlib.winner_detector
Compiling module xil_defaultlib.position_decoder
Compiling module xil_defaultlib.illegal_move_detector
Compiling module xil_defaultlib.nospace_detector
Compiling module xil_defaultlib.fsm_controller
Compiling module xil_defaultlib.tic_tac_toe_game
Compiling module xil_defaultlib.tb_tic_tac_toe
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tic_tac_toe_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/tictactoe/tictactoe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tic_tac_toe_behav -key {Behavioral:sim_1:Functional:tb_tic_tac_toe} -tclbatch {tb_tic_tac_toe.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_tic_tac_toe.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.566 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tic_tac_toe_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1320.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1359.594 ; gain = 39.027
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 23:27:09 2019...
