                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.2.0 #13081 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module gpio
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _gpio_init
                                     12 ;--------------------------------------------------------
                                     13 ; ram data
                                     14 ;--------------------------------------------------------
                                     15 	.area DATA
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area INITIALIZED
                                     20 ;--------------------------------------------------------
                                     21 ; absolute external ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area DABS (ABS)
                                     24 
                                     25 ; default segment ordering for linker
                                     26 	.area HOME
                                     27 	.area GSINIT
                                     28 	.area GSFINAL
                                     29 	.area CONST
                                     30 	.area INITIALIZER
                                     31 	.area CODE
                                     32 
                                     33 ;--------------------------------------------------------
                                     34 ; global & static initialisations
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
                                     37 	.area GSINIT
                                     38 	.area GSFINAL
                                     39 	.area GSINIT
                                     40 ;--------------------------------------------------------
                                     41 ; Home
                                     42 ;--------------------------------------------------------
                                     43 	.area HOME
                                     44 	.area HOME
                                     45 ;--------------------------------------------------------
                                     46 ; code
                                     47 ;--------------------------------------------------------
                                     48 	.area CODE
                                     49 ;	./src/gpio.c: 3: void gpio_init() {
                                     50 ;	-----------------------------------------
                                     51 ;	 function gpio_init
                                     52 ;	-----------------------------------------
      0081D1                         53 _gpio_init:
                                     54 ;	./src/gpio.c: 6: PB_DDR |= (1 << 5);
      0081D1 72 1A 50 07      [ 1]   55 	bset	0x5007, #5
                                     56 ;	./src/gpio.c: 7: PB_CR1 |= (1 << 5);
      0081D5 72 1A 50 08      [ 1]   57 	bset	0x5008, #5
                                     58 ;	./src/gpio.c: 8: PB_CR2 &= ~(1 << 5);
      0081D9 72 1B 50 09      [ 1]   59 	bres	0x5009, #5
                                     60 ;	./src/gpio.c: 9: PB_ODR |= (1 << 5);
      0081DD 72 1A 50 05      [ 1]   61 	bset	0x5005, #5
                                     62 ;	./src/gpio.c: 13: PD_DDR |= (1 << 4);
      0081E1 72 18 50 11      [ 1]   63 	bset	0x5011, #4
                                     64 ;	./src/gpio.c: 14: PD_CR1 |= (1 << 4);
      0081E5 72 18 50 12      [ 1]   65 	bset	0x5012, #4
                                     66 ;	./src/gpio.c: 15: PD_CR2 &= ~(1 << 4);
      0081E9 72 19 50 13      [ 1]   67 	bres	0x5013, #4
                                     68 ;	./src/gpio.c: 16: PD_ODR &= ~(1 << 4);
      0081ED 72 19 50 0F      [ 1]   69 	bres	0x500f, #4
                                     70 ;	./src/gpio.c: 20: PD_DDR |= (1 << 3);
      0081F1 72 16 50 11      [ 1]   71 	bset	0x5011, #3
                                     72 ;	./src/gpio.c: 21: PD_CR1 |= (1 << 3);
      0081F5 72 16 50 12      [ 1]   73 	bset	0x5012, #3
                                     74 ;	./src/gpio.c: 22: PD_CR2 &= ~(1 << 3);
      0081F9 72 17 50 13      [ 1]   75 	bres	0x5013, #3
                                     76 ;	./src/gpio.c: 23: PD_ODR &= ~(1 << 3);
      0081FD 72 17 50 0F      [ 1]   77 	bres	0x500f, #3
                                     78 ;	./src/gpio.c: 27: PA_DDR |= (1 << 3);
      008201 72 16 50 02      [ 1]   79 	bset	0x5002, #3
                                     80 ;	./src/gpio.c: 28: PA_CR1 |= (1 << 3);
      008205 72 16 50 03      [ 1]   81 	bset	0x5003, #3
                                     82 ;	./src/gpio.c: 29: PA_CR2 &= ~(1 << 3);
      008209 72 17 50 04      [ 1]   83 	bres	0x5004, #3
                                     84 ;	./src/gpio.c: 30: PA_ODR &= ~(1 << 3);
      00820D 72 17 50 00      [ 1]   85 	bres	0x5000, #3
                                     86 ;	./src/gpio.c: 44: PD_DDR &= ~(1 << 2); // Input 
      008211 72 15 50 11      [ 1]   87 	bres	0x5011, #2
                                     88 ;	./src/gpio.c: 45: PD_CR1 |= (1 << 2); // Pull-Up
      008215 72 14 50 12      [ 1]   89 	bset	0x5012, #2
                                     90 ;	./src/gpio.c: 46: PD_CR2 &= ~(1 << 2); // Interrupt disabled
      008219 72 15 50 13      [ 1]   91 	bres	0x5013, #2
                                     92 ;	./src/gpio.c: 48: PC_DDR &= ~(1 << 7);
      00821D 72 1F 50 0C      [ 1]   93 	bres	0x500c, #7
                                     94 ;	./src/gpio.c: 49: PC_CR1 |= (1 << 7);
      008221 72 1E 50 0D      [ 1]   95 	bset	0x500d, #7
                                     96 ;	./src/gpio.c: 50: PC_CR2 &= ~(1 << 7);
      008225 72 1F 50 0E      [ 1]   97 	bres	0x500e, #7
                                     98 ;	./src/gpio.c: 52: PC_DDR &= ~(1 << 6);
      008229 72 1D 50 0C      [ 1]   99 	bres	0x500c, #6
                                    100 ;	./src/gpio.c: 53: PC_CR1 |= (1 << 6);
      00822D 72 1C 50 0D      [ 1]  101 	bset	0x500d, #6
                                    102 ;	./src/gpio.c: 54: PC_CR2 &= ~(1 << 6);
      008231 72 1D 50 0E      [ 1]  103 	bres	0x500e, #6
                                    104 ;	./src/gpio.c: 56: PC_DDR &= ~(1 << 5);
      008235 72 1B 50 0C      [ 1]  105 	bres	0x500c, #5
                                    106 ;	./src/gpio.c: 57: PC_CR1 |= (1 << 5);
      008239 72 1A 50 0D      [ 1]  107 	bset	0x500d, #5
                                    108 ;	./src/gpio.c: 58: PC_CR2 &= ~(1 << 5);
      00823D 72 1B 50 0E      [ 1]  109 	bres	0x500e, #5
                                    110 ;	./src/gpio.c: 60: PC_DDR &= ~(1 << 4);
      008241 72 19 50 0C      [ 1]  111 	bres	0x500c, #4
                                    112 ;	./src/gpio.c: 61: PC_CR1 |= (1 << 4);
      008245 72 18 50 0D      [ 1]  113 	bset	0x500d, #4
                                    114 ;	./src/gpio.c: 62: PC_CR2 &= ~(1 << 4);
      008249 72 19 50 0E      [ 1]  115 	bres	0x500e, #4
                                    116 ;	./src/gpio.c: 64: PC_DDR &= ~(1 << 3);
      00824D 72 17 50 0C      [ 1]  117 	bres	0x500c, #3
                                    118 ;	./src/gpio.c: 65: PC_CR1 |= (1 << 3);
      008251 72 16 50 0D      [ 1]  119 	bset	0x500d, #3
                                    120 ;	./src/gpio.c: 66: PC_CR2 &= ~(1 << 3);
      008255 72 17 50 0E      [ 1]  121 	bres	0x500e, #3
                                    122 ;	./src/gpio.c: 69: PB_DDR &= ~(1 << 4);
      008259 72 19 50 07      [ 1]  123 	bres	0x5007, #4
                                    124 ;	./src/gpio.c: 70: PB_CR1 |= (1 << 4);
      00825D 72 18 50 08      [ 1]  125 	bset	0x5008, #4
                                    126 ;	./src/gpio.c: 71: PB_CR2 &= ~(1 << 4);
      008261 72 19 50 09      [ 1]  127 	bres	0x5009, #4
                                    128 ;	./src/gpio.c: 73: PB_DDR &= ~(1 << 5);
      008265 72 1B 50 07      [ 1]  129 	bres	0x5007, #5
                                    130 ;	./src/gpio.c: 74: PB_CR1 |= (1 << 5);
      008269 72 1A 50 08      [ 1]  131 	bset	0x5008, #5
                                    132 ;	./src/gpio.c: 75: PB_CR2 &= ~(1 << 5);
      00826D 72 1B 50 09      [ 1]  133 	bres	0x5009, #5
                                    134 ;	./src/gpio.c: 76: }
      008271 81               [ 4]  135 	ret
                                    136 	.area CODE
                                    137 	.area CONST
                                    138 	.area INITIALIZER
                                    139 	.area CABS (ABS)
