

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Thu May  2 10:26:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.703|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  663|  663|  663|  663|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |  110|  110|        11|          -|          -|    10|    no    |
        |- Prediction_Loop  |  530|  530|        53|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 4 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 68 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i32 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %select_ln13, %._crit_edge ]" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 69 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%m_0 = phi i4 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %m, %._crit_edge ]"   --->   Operation 70 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %m_0, -6" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 71 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%m = add i4 %m_0, 1" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 73 'add' 'm' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %1, label %._crit_edge" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %m_0 to i64" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 75 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i32]* %dense_array_V, i64 0, i64 %zext_ln13" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 76 'getelementptr' 'dense_array_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%max_V = load i32* %dense_array_V_addr, align 4" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 77 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %p_Val2_1 to i33" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 78 'sext' 'rhs_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 79 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%max_V = load i32* %dense_array_V_addr, align 4" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 80 'load' 'max_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln1495 = icmp slt i32 %p_Val2_1, %max_V" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 81 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln13 = select i1 %icmp_ln1495, i32 %max_V, i32 %p_Val2_1" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 82 'select' 'select_ln13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i32 [ 0, %1 ], [ %sum_V, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 84 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 85 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -6" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 86 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 87 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 88 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_0 to i64" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 90 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%dense_array_V_addr_1 = getelementptr [10 x i32]* %dense_array_V, i64 0, i64 %zext_ln22" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 91 'getelementptr' 'dense_array_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%p_Val2_s = load i32* %dense_array_V_addr_1, align 4" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 92 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i32 %p_Val2_3 to i48" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 93 'sext' 'sext_ln1148' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 94 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.87>
ST_5 : Operation 95 [1/2] (2.32ns)   --->   "%p_Val2_s = load i32* %dense_array_V_addr_1, align 4" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 95 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %p_Val2_s to i33" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 96 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (2.55ns)   --->   "%ret_V = sub nsw i33 %lhs_V, %rhs_V" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 97 'sub' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 4.40>
ST_6 : Operation 98 [8/8] (4.40ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 98 'call' 'p_Val2_2' <Predicate = true> <Delay = 4.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 8.62>
ST_7 : Operation 99 [7/8] (8.62ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 99 'call' 'p_Val2_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 8.62>
ST_8 : Operation 100 [6/8] (8.62ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 100 'call' 'p_Val2_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 8.62>
ST_9 : Operation 101 [5/8] (8.62ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 101 'call' 'p_Val2_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 8.62>
ST_10 : Operation 102 [4/8] (8.62ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 102 'call' 'p_Val2_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 8.62>
ST_11 : Operation 103 [3/8] (8.62ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 103 'call' 'p_Val2_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 8.62>
ST_12 : Operation 104 [2/8] (8.62ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 104 'call' 'p_Val2_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 8.70>
ST_13 : Operation 105 [1/8] (6.38ns)   --->   "%p_Val2_2 = call fastcc i33 @"exp<33, 17>"(i33 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 105 'call' 'p_Val2_2' <Predicate = true> <Delay = 6.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i33 %p_Val2_2 to i32" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 106 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (2.32ns)   --->   "store i32 %p_Val2_4, i32* %dense_array_V_addr_1, align 4" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 12> <Delay = 2.55>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [cnn_ap_type/dense_out.cpp:21]   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (2.55ns)   --->   "%sum_V = add i32 %p_Val2_4, %p_Val2_3" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 109 'add' 'sum_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.32>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 111 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %j_0, -6" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 112 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 113 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 114 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %j_0 to i64" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 116 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%dense_array_V_addr_2 = getelementptr [10 x i32]* %dense_array_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 117 'getelementptr' 'dense_array_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 118 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i32* %dense_array_V_addr_2, align 4" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 118 'load' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/dense_out.cpp:32]   --->   Operation 119 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 6.87>
ST_16 : Operation 120 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i32* %dense_array_V_addr_2, align 4" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 120 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%t_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_5, i16 0)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 121 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [52/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 122 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 4.55>
ST_17 : Operation 123 [51/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 123 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 4.55>
ST_18 : Operation 124 [50/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 124 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 4.55>
ST_19 : Operation 125 [49/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 125 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 4.55>
ST_20 : Operation 126 [48/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 126 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 4.55>
ST_21 : Operation 127 [47/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 127 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 4.55>
ST_22 : Operation 128 [46/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 128 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 4.55>
ST_23 : Operation 129 [45/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 129 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 4.55>
ST_24 : Operation 130 [44/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 130 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 4.55>
ST_25 : Operation 131 [43/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 131 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 4.55>
ST_26 : Operation 132 [42/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 132 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 4.55>
ST_27 : Operation 133 [41/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 133 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 4.55>
ST_28 : Operation 134 [40/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 134 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 4.55>
ST_29 : Operation 135 [39/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 135 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 4.55>
ST_30 : Operation 136 [38/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 136 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 4.55>
ST_31 : Operation 137 [37/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 137 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 4.55>
ST_32 : Operation 138 [36/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 138 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 4.55>
ST_33 : Operation 139 [35/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 139 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 4.55>
ST_34 : Operation 140 [34/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 140 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 4.55>
ST_35 : Operation 141 [33/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 141 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 4.55>
ST_36 : Operation 142 [32/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 142 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 4.55>
ST_37 : Operation 143 [31/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 143 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 4.55>
ST_38 : Operation 144 [30/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 144 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 4.55>
ST_39 : Operation 145 [29/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 145 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 4.55>
ST_40 : Operation 146 [28/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 146 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 4.55>
ST_41 : Operation 147 [27/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 147 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 4.55>
ST_42 : Operation 148 [26/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 148 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 4.55>
ST_43 : Operation 149 [25/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 149 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 32> <Delay = 4.55>
ST_44 : Operation 150 [24/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 150 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 4.55>
ST_45 : Operation 151 [23/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 151 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 34> <Delay = 4.55>
ST_46 : Operation 152 [22/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 152 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 35> <Delay = 4.55>
ST_47 : Operation 153 [21/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 153 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 36> <Delay = 4.55>
ST_48 : Operation 154 [20/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 154 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 37> <Delay = 4.55>
ST_49 : Operation 155 [19/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 155 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 38> <Delay = 4.55>
ST_50 : Operation 156 [18/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 156 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 39> <Delay = 4.55>
ST_51 : Operation 157 [17/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 40> <Delay = 4.55>
ST_52 : Operation 158 [16/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 158 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 41> <Delay = 4.55>
ST_53 : Operation 159 [15/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 159 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 42> <Delay = 4.55>
ST_54 : Operation 160 [14/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 43> <Delay = 4.55>
ST_55 : Operation 161 [13/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 161 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 44> <Delay = 4.55>
ST_56 : Operation 162 [12/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 45> <Delay = 4.55>
ST_57 : Operation 163 [11/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 46> <Delay = 4.55>
ST_58 : Operation 164 [10/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 47> <Delay = 4.55>
ST_59 : Operation 165 [9/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 48> <Delay = 4.55>
ST_60 : Operation 166 [8/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 49> <Delay = 4.55>
ST_61 : Operation 167 [7/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 50> <Delay = 4.55>
ST_62 : Operation 168 [6/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 51> <Delay = 4.55>
ST_63 : Operation 169 [5/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 52> <Delay = 4.55>
ST_64 : Operation 170 [4/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 53> <Delay = 4.55>
ST_65 : Operation 171 [3/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 54> <Delay = 4.55>
ST_66 : Operation 172 [2/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 55> <Delay = 6.87>
ST_67 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str214) nounwind" [cnn_ap_type/dense_out.cpp:28]   --->   Operation 173 'specloopname' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 174 [1/52] (4.55ns)   --->   "%sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.55> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 51> <II = 32> <Delay = 4.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i48 %sdiv_ln1148 to i32" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 175 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 176 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i32]* %prediction_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 176 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 177 [1/1] (2.32ns)   --->   "store i32 %trunc_ln703, i32* %prediction_V_addr, align 4" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 177 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_67 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', cnn_ap_type/dense_out.cpp:13) with incoming values : ('select_ln13', cnn_ap_type/dense_out.cpp:13) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', cnn_ap_type/dense_out.cpp:12) [9]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr', cnn_ap_type/dense_out.cpp:13) [16]  (0 ns)
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [17]  (2.32 ns)

 <State 3>: 5.49ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [17]  (2.32 ns)
	'icmp' operation ('icmp_ln1495', cnn_ap_type/dense_out.cpp:13) [18]  (2.47 ns)
	'select' operation ('select_ln13', cnn_ap_type/dense_out.cpp:13) [19]  (0.698 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/dense_out.cpp:20) [26]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_1', cnn_ap_type/dense_out.cpp:22) [34]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [35]  (2.32 ns)

 <State 5>: 4.87ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [35]  (2.32 ns)
	'sub' operation ('ret.V', cnn_ap_type/dense_out.cpp:22) [37]  (2.55 ns)

 <State 6>: 4.4ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (4.4 ns)

 <State 7>: 8.62ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (8.62 ns)

 <State 8>: 8.62ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (8.62 ns)

 <State 9>: 8.62ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (8.62 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (8.62 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (8.62 ns)

 <State 13>: 8.7ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<33, 17>' [38]  (6.38 ns)
	'store' operation ('store_ln22', cnn_ap_type/dense_out.cpp:22) of variable '__Val2__', cnn_ap_type/dense_out.cpp:22 on array 'dense_array_V' [40]  (2.32 ns)

 <State 14>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum.V', cnn_ap_type/dense_out.cpp:23) [41]  (2.55 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_out.cpp:27) [47]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_2', cnn_ap_type/dense_out.cpp:29) [55]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [56]  (2.32 ns)

 <State 16>: 6.87ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [56]  (2.32 ns)
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 17>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 18>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 19>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 21>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 22>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 23>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 24>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 25>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 26>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 27>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 28>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 29>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 30>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 31>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 32>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 33>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 34>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 35>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 36>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 37>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 38>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 39>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 40>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 41>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 42>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 43>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 44>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 45>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 46>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 47>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 48>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 49>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 50>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 51>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 52>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 53>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 54>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 55>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 56>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 57>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 58>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 59>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 60>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 61>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 62>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 63>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 64>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 65>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 66>: 4.55ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)

 <State 67>: 6.87ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [58]  (4.55 ns)
	'store' operation ('store_ln29', cnn_ap_type/dense_out.cpp:29) of variable 'trunc_ln703', cnn_ap_type/dense_out.cpp:29 on array 'prediction_V' [61]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
