// Seed: 1149026603
module module_0 (
    input supply0 id_0,
    input tri1 id_1
    , id_14,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri0 id_11,
    input supply0 id_12
);
  wire id_15;
  tri1 id_16 = 1;
  wire id_17;
  assign id_15 = 1;
  wire id_18;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    output wire id_2
);
  wire id_4, id_5;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_1, id_0
  );
endmodule
