
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003537                       # Number of seconds simulated
sim_ticks                                  3536589927                       # Number of ticks simulated
final_tick                               533100969864                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 348170                       # Simulator instruction rate (inst/s)
host_op_rate                                   440444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303700                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940460                       # Number of bytes of host memory used
host_seconds                                 11645.02                       # Real time elapsed on the host
sim_insts                                  4054450538                       # Number of instructions simulated
sim_ops                                    5128983885                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        85504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       135808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        38272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        31872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               298368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       218880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            218880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          668                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1061                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          299                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          249                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2331                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1710                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1710                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       398124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24176962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       470510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38400833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       506703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10821724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       579089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9012071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                84366015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       398124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       470510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       506703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       579089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1954425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61890127                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61890127                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61890127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       398124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24176962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       470510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38400833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       506703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10821724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       579089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9012071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146256142                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8481032                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112523                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555575                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203101                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250424                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203082                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314143                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8841                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17069821                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112523                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1517225                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085847                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        653564                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565975                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8398313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.340453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4735312     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366687      4.37%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317911      3.79%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342991      4.08%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298836      3.56%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          153577      1.83%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101228      1.21%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271821      3.24%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809950     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8398313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366998                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.012706                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370533                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       610505                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482321                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56095                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507510                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20246641                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539172                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         263743                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71020                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366432                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279088                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19555785                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          578                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175476                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76445                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27161916                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91159993                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91159993                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10354921                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3311                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1714                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           743422                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007196                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26172                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       319078                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18426826                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14778363                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28297                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6150352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18792041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8398313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2979740     35.48%     35.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1783529     21.24%     56.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195510     14.24%     70.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763252      9.09%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       754100      8.98%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442454      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338711      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75014      0.89%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66003      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8398313                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108111     69.44%     69.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21232     13.64%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26336     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12146235     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200842      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580021     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849668      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14778363                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742519                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155684                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010535                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38139018                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24580612                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14362565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934047                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26613                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711022                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227296                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         190031                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16855                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18430135                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940225                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007196                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1711                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12079                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          936                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237882                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14519391                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485284                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258970                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310820                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825536                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711984                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14377187                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14362565                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9363564                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26141143                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693493                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358193                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6191214                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205235                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7519463                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174308                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2994839     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041449     27.15%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834840     11.10%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428499      5.70%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368488      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180448      2.40%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199685      2.66%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101321      1.35%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369894      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7519463                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369894                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25580110                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37740858                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  82719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848103                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848103                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179102                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179102                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65560177                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19692629                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18994442                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8481032                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3084788                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2507728                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212399                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1293350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1199316                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323975                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9098                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3092732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17105982                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3084788                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1523291                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3758495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135070                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        615580                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1514359                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8384835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4626340     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          329962      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266331      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646145      7.71%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175477      2.09%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          226130      2.70%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163607      1.95%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91316      1.09%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1859527     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8384835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363728                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.016969                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3236951                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       597145                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3612910                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24401                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913419                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526315                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4640                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20438701                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10062                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913419                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3475574                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130058                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       117285                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3393133                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355358                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19709056                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2730                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146777                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          155                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27594948                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91995692                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91995692                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16859152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10735791                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4020                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2304                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           977551                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1836931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14846                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       240024                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18621583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14774899                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29369                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6463139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19732335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8384835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762098                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2917796     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1819399     21.70%     56.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1147754     13.69%     70.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876142     10.45%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       763029      9.10%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389634      4.65%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       337271      4.02%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62826      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70984      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8384835                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86624     70.85%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17688     14.47%     85.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17956     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12307656     83.30%     83.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209816      1.42%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1466225      9.92%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       789569      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14774899                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742111                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122272                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008276                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38086274                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25088712                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14393958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14897171                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55041                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727416                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240578                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913419                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56690                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8262                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18625503                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1836931                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934496                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2284                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125481                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245752                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14535784                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375449                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       239115                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2142563                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2050018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            767114                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713917                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14403786                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14393958                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9371942                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26459971                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697194                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354193                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9876458                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12129266                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6496292                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212431                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7471416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2901579     38.84%     38.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2074386     27.76%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       844674     11.31%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       474618      6.35%     84.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       384905      5.15%     89.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155352      2.08%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184388      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93142      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       358372      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7471416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9876458                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12129266                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1803433                       # Number of memory references committed
system.switch_cpus1.commit.loads              1109515                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1742625                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10929027                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246939                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       358372                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25738602                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38165136                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  96197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9876458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12129266                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9876458                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858712                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858712                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65389172                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19892397                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18867225                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8481032                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3144933                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2565042                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211547                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1334255                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1226233                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          337973                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9473                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3144975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17280995                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3144933                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1564206                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3836322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1122008                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        518410                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1552485                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8407604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4571282     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          254035      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          473108      5.63%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470648      5.60%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          291867      3.47%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          232448      2.76%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          146980      1.75%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137635      1.64%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1829601     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8407604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370820                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037605                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3281665                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       512003                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3683418                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22853                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907658                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530639                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20729470                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907658                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3522040                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101078                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        84201                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3461373                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       331248                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19975669                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        137075                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28049291                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93179562                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93179562                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17295861                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10753379                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3546                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           929144                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1852038                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       940735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12152                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       411174                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18826882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14970853                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29107                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6397748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19585961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8407604                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780633                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.891291                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2871307     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1806441     21.49%     55.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1254115     14.92%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       789064      9.39%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       822694      9.79%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       404125      4.81%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       314469      3.74%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72337      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73052      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8407604                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93223     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17982     14.00%     86.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17238     13.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12526981     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201057      1.34%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1704      0.01%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1448688      9.68%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       792423      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14970853                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.765216                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128443                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38506858                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25228078                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14630100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15099296                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47430                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       724102                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       226122                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907658                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          53020                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9234                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18830293                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38094                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1852038                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       940735                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118571                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249651                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14773867                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1382956                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       196984                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2158275                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2094011                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            775319                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741989                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14634991                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14630100                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9324685                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26753228                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725038                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348544                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10073980                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12404473                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6425828                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213885                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7499945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145081                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2841912     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2101498     28.02%     65.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       872120     11.63%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       435405      5.81%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       437083      5.83%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       177773      2.37%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181406      2.42%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95097      1.27%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       357651      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7499945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10073980                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12404473                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1842546                       # Number of memory references committed
system.switch_cpus2.commit.loads              1127933                       # Number of loads committed
system.switch_cpus2.commit.membars               1704                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1790478                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11175532                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       255860                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       357651                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25972595                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38568895                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  73428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10073980                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12404473                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10073980                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841875                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841875                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187825                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187825                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66367998                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20326340                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19040181                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8481032                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3203024                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2613984                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215004                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1359420                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1260219                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330942                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9530                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3320554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17403930                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3203024                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1591161                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3773141                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1119728                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        452470                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1616717                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8449133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.548078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.341767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4675992     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          309951      3.67%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          461307      5.46%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321451      3.80%     68.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          225062      2.66%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219543      2.60%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134278      1.59%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          283889      3.36%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1817660     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8449133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377669                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.052100                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3414517                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       476877                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3602194                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52751                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        902788                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       538554                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20848833                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        902788                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3606783                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51572                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       150308                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3458791                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       278886                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20222560                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        115407                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28363380                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94142984                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94142984                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17425679                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10937618                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3634                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1737                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           833374                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1857363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       947360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11284                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       309699                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18840154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15038802                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29758                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6302445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19293757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8449133                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.779923                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915681                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3002853     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1685264     19.95%     55.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1241010     14.69%     70.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       816542      9.66%     79.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       814741      9.64%     89.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       394562      4.67%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       348984      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65202      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        79975      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8449133                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81873     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16189     14.08%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16885     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12578418     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189614      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1731      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1480689      9.85%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       788350      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15038802                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.773228                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             114947                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38671439                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25146110                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14619664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15153749                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47134                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       724925                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227250                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        902788                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27464                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5046                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18843625                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1857363                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       947360                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1737                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116783                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247462                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14760649                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1382177                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       278150                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2151460                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2096541                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            769283                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740431                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14626244                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14619664                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9471356                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26917107                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.723807                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351871                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10131820                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12489111                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6354502                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216569                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7546345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.654988                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175669                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2871692     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2167659     28.72%     66.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       819380     10.86%     77.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       457726      6.07%     83.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       389663      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174519      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       166733      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       113915      1.51%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385058      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7546345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10131820                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12489111                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1852545                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132435                       # Number of loads committed
system.switch_cpus3.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1812078                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11243400                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258319                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385058                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26004900                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38590632                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  31899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10131820                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12489111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10131820                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837069                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837069                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.194645                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.194645                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66294719                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20337934                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19155692                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3464                       # number of misc regfile writes
system.l2.replacements                           2331                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2574769                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133403                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.300683                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         34276.218844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.970561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    358.077703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967675                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    561.049874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    155.216499                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    127.920750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             67.358411                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          24616.553544                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          34019.122305                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     4                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          21949.104066                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst             93.623381                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14787.876781                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.261507                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.004280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.000976                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000514                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.187809                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.259545                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.167458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000714                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.112823                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9170                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6215                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3710                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3140                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22235                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8218                       # number of Writeback hits
system.l2.Writeback_hits::total                  8218                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3140                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22235                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9170                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6215                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3710                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3140                       # number of overall hits
system.l2.overall_hits::total                   22235                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          668                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1061                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          299                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          249                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2331                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          668                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1061                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          249                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2331                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          668                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1061                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          299                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          249                       # number of overall misses
system.l2.overall_misses::total                  2331                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       505795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     30543603                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       554896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     48277855                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       610988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     14397785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       739626                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     11873925                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       107504473                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       505795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     30543603                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       554896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     48277855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       610988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     14397785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       739626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     11873925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        107504473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       505795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     30543603                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       554896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     48277855                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       610988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     14397785                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       739626                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     11873925                       # number of overall miss cycles
system.l2.overall_miss_latency::total       107504473                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24566                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8218                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8218                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24566                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24566                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.067900                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.145822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.074582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.073473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.094887                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.067900                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.145822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.074582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.073473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094887                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.067900                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.145822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.074582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.073473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094887                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45981.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45723.956587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42684.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45502.219604                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        43642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 48153.127090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46226.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 47686.445783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46119.465036                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45981.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45723.956587                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42684.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45502.219604                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        43642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 48153.127090                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46226.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 47686.445783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46119.465036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45981.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45723.956587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42684.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45502.219604                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        43642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 48153.127090                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46226.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 47686.445783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46119.465036                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1710                       # number of writebacks
system.l2.writebacks::total                      1710                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          668                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1061                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2331                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2331                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2331                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       442178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     26667609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       481441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     42122938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       528745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     12678508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       648457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10434599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     94004475                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       442178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     26667609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       481441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     42122938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       528745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     12678508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       648457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10434599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     94004475                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       442178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     26667609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       481441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     42122938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       528745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     12678508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       648457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10434599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     94004475                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067900                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.145822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.074582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.073473                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.094887                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.067900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.145822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.074582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.073473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.094887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.067900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.145822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.074582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.073473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094887                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        40198                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39921.570359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37033.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39701.166824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37767.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 42403.036789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40528.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41906.020080                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40327.960103                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        40198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39921.570359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37033.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39701.166824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37767.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 42403.036789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40528.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 41906.020080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40327.960103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        40198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39921.570359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37033.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39701.166824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37767.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 42403.036789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40528.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 41906.020080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40327.960103                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.970543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573625                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.976407                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.970543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017581                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882966                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565964                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565964                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565964                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565964                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565964                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565964                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       557165                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       557165                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       557165                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       557165                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       557165                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       557165                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565975                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565975                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565975                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565975                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565975                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565975                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50651.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50651.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50651.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50651.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50651.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50651.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       517465                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       517465                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       517465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       517465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       517465                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       517465                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47042.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47042.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9838                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468971                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10094                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17284.423519                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.919758                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.080242                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898124                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101876                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167223                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167223                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1641                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1641                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943910                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943910                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943910                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943910                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37798                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37803                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37803                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37803                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37803                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    973005783                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    973005783                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       121331                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       121331                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    973127114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    973127114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    973127114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    973127114                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981713                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981713                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981713                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981713                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031367                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031367                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019076                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019076                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019076                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019076                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25742.255754                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25742.255754                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 24266.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24266.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25742.060524                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25742.060524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25742.060524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25742.060524                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3346                       # number of writebacks
system.cpu0.dcache.writebacks::total             3346                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27960                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27965                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27965                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27965                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27965                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9838                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9838                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9838                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9838                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    130385078                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    130385078                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    130385078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    130385078                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    130385078                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    130385078                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004964                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004964                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13253.209799                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13253.209799                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13253.209799                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13253.209799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13253.209799                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13253.209799                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967654                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006595097                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029425.598790                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967654                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1514342                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1514342                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1514342                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1514342                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1514342                       # number of overall hits
system.cpu1.icache.overall_hits::total        1514342                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       756623                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       756623                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       756623                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       756623                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       756623                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       756623                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1514359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1514359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1514359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1514359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1514359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1514359                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44507.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44507.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44507.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44507.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44507.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44507.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       569791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       569791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       569791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       569791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       569791                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       569791                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43830.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43830.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7276                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165473142                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7532                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21969.349708                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.984279                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.015721                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878845                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121155                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045112                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045112                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       690651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        690651                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2185                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2185                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1735763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1735763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1735763                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1735763                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15654                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15654                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15654                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15654                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    433566557                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    433566557                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    433566557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    433566557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    433566557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    433566557                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1060766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1060766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       690651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       690651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1751417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1751417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1751417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1751417                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014757                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008938                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008938                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27696.854286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27696.854286                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27696.854286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27696.854286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27696.854286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27696.854286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2660                       # number of writebacks
system.cpu1.dcache.writebacks::total             2660                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8378                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8378                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8378                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8378                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7276                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7276                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7276                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    107203460                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    107203460                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    107203460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    107203460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    107203460                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    107203460                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006859                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004154                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004154                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004154                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004154                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14733.845520                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14733.845520                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14733.845520                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14733.845520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14733.845520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14733.845520                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977115                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004512342                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169573.092873                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977115                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1552468                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1552468                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1552468                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1552468                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1552468                       # number of overall hits
system.cpu2.icache.overall_hits::total        1552468                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       809721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       809721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       809721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       809721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1552485                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1552485                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1552485                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1552485                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1552485                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1552485                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       655757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       655757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       655757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       655757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       655757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       655757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46839.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46839.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4009                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153869056                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4265                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36077.152638                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.907785                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.092215                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862921                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137079                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1054616                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1054616                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       711268                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        711268                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1704                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1704                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1765884                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1765884                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1765884                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1765884                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10524                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10524                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10524                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10524                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10524                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10524                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    289394653                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    289394653                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    289394653                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    289394653                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    289394653                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    289394653                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1065140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1065140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       711268                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       711268                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1776408                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1776408                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1776408                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1776408                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009880                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009880                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005924                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005924                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005924                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005924                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27498.541714                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27498.541714                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27498.541714                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27498.541714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27498.541714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27498.541714                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1080                       # number of writebacks
system.cpu2.dcache.writebacks::total             1080                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6515                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6515                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6515                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6515                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6515                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6515                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4009                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4009                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4009                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4009                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4009                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     44838778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     44838778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     44838778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     44838778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     44838778                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     44838778                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003764                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11184.529309                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11184.529309                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11184.529309                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11184.529309                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11184.529309                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11184.529309                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962428                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007967264                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181747.324675                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962428                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1616699                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1616699                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1616699                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1616699                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1616699                       # number of overall hits
system.cpu3.icache.overall_hits::total        1616699                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       903790                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       903790                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       903790                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       903790                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       903790                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       903790                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1616717                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1616717                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1616717                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1616717                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1616717                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1616717                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50210.555556                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50210.555556                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50210.555556                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50210.555556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50210.555556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50210.555556                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       781297                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       781297                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       781297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       781297                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       781297                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       781297                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 48831.062500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48831.062500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 48831.062500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48831.062500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 48831.062500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48831.062500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3389                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148913136                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3645                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40854.083951                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.421145                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.578855                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837583                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162417                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1052321                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1052321                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716647                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716647                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1732                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1768968                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1768968                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1768968                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1768968                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7026                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7026                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7026                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7026                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7026                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7026                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    170004239                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    170004239                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    170004239                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    170004239                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    170004239                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    170004239                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716647                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716647                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1775994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1775994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1775994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1775994                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006632                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006632                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003956                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003956                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003956                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003956                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 24196.447338                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24196.447338                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 24196.447338                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24196.447338                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 24196.447338                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24196.447338                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1132                       # number of writebacks
system.cpu3.dcache.writebacks::total             1132                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3637                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3637                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3637                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3637                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3637                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3637                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3389                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3389                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3389                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3389                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3389                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3389                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     42663873                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     42663873                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     42663873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     42663873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     42663873                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     42663873                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001908                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001908                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001908                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001908                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12588.926822                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12588.926822                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12588.926822                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12588.926822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12588.926822                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12588.926822                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
