<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `ostd/src/arch/x86/io.rs`."><title>io.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-cf3c48c1.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="ostd" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0-nightly (854f22563 2025-01-31)" data-channel="nightly" data-search-js="search-2d513d54.js" data-settings-js="settings-6dad6058.js" ><script src="../../../../static.files/storage-302de22f.js"></script><script defer src="../../../../static.files/src-script-8fee9dc5.js"></script><script defer src="../../../../src-files.js"></script><script defer src="../../../../static.files/main-9b5d7e41.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ostd/arch/x86/</div>io.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a></pre></div><pre class="rust"><code><span class="comment">// SPDX-License-Identifier: MPL-2.0

</span><span class="kw">use </span>alloc::vec::Vec;

<span class="kw">use </span>align_ext::AlignExt;

<span class="kw">use crate</span>::{boot::memory_region::MemoryRegionType, io::IoMemAllocatorBuilder};

<span class="doccomment">/// Initializes the allocatable MMIO area based on the x86-64 memory distribution map.
///
/// In x86-64, the available physical memory area is divided into two regions below 32 bits (Low memory)
/// and above (High memory). The area from the top of low memory to 0xffff_ffff and the area after the
/// top of high memory are available MMIO areas.
///
/// This memory layout is documented in Intel's datasheets. The MMIO area is defined by specific
/// registers that are configured by the BIOS and locked down, preventing the OS from reconfiguring
/// them. For the details, one can read the "Processor Configuration Register Definitions and
/// Address Ranges" section in the "10th Generation Intel(R) Processor Families" datasheet
/// (&lt;https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/10th-gen-core-families-datasheet-vol-2-datasheet.pdf&gt;).
/// However, note that these specifics may differ between CPU generations and those manufactured by
/// other vendors.
///
/// # Safety
///
/// 1. This function must be called only once in the boot context of the
///    bootstrapping processor.
/// 2. This function must be called after the kernel page table is activated on
///    the bootstrapping processor.
</span><span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">unsafe fn </span>construct_io_mem_allocator_builder() -&gt; IoMemAllocatorBuilder {
    <span class="comment">// TODO: Add MMIO regions below 1MB (e.g., VGA framebuffer).
    </span><span class="kw">let </span>regions = <span class="kw-2">&amp;</span><span class="kw">crate</span>::boot::EARLY_INFO.get().unwrap().memory_regions;
    <span class="kw">let </span><span class="kw-2">mut </span>ranges = Vec::with_capacity(<span class="number">2</span>);

    <span class="kw">let </span>reserved_filter = regions.iter().filter(|r| {
        r.typ() != MemoryRegionType::Unknown
            &amp;&amp; r.typ() != MemoryRegionType::Reserved
            &amp;&amp; r.typ() != MemoryRegionType::Framebuffer
    });

    <span class="comment">// Find the TOLM (Top of Low Memory) and initialize Low MMIO region (TOLM ~ LOW_MMIO_TOP).
    // Align start address to LOW_MMIO_ALIGN (according to Intel's datasheets, the lower 20 bits
    // are zeroed).
    </span><span class="kw">const </span>LOW_MMIO_TOP: usize = <span class="number">0x1_0000_0000</span>; <span class="comment">// 4 GiB, 32 bits
    </span><span class="kw">const </span>LOW_MMIO_ALIGN: usize = <span class="number">0x10_0000</span>; <span class="comment">// 1 MiB, 20 bits
    </span><span class="kw">let </span>(lower_half_base, lower_half_len) = reserved_filter
        .clone()
        .filter(|r| r.base() &lt; LOW_MMIO_TOP)
        .max_by(|a, b| a.base().cmp(<span class="kw-2">&amp;</span>b.base()))
        .map(|reg| (reg.base(), reg.len()))
        .unwrap();

    <span class="kw">let </span>mmio_start_addr = (lower_half_base + lower_half_len).align_up(LOW_MMIO_ALIGN);
    <span class="macro">assert!</span>(mmio_start_addr &lt; LOW_MMIO_TOP);
    ranges.push(mmio_start_addr..LOW_MMIO_TOP);

    <span class="comment">// Find the TOHM (Top of High Memory) and initialize High MMIO region (TOHM ~ HIGH_MMIO_TOP).
    // Align start address to HIGH_MMIO_ALIGN (according to Intel's datasheets, the lower 20 bits
    // are zeroed).
    //
    // TODO: Use the CPUID instruction to determine the maximum number of bits in physical
    // addresses. We use 52 bits here, which is the architectural limit for physical addresses.
    </span><span class="kw">const </span>HIGH_MMIO_TOP: usize = <span class="number">0x10_0000_0000_0000</span>; <span class="comment">// 4 PiB, 52 bits
    </span><span class="kw">const </span>HIGH_MMIO_ALIGN: usize = <span class="number">0x10_0000</span>; <span class="comment">// 1 MiB, 20 bits
    </span><span class="kw">let </span>(upper_half_base, upper_half_len) = reserved_filter
        .filter(|r| r.base() &gt;= LOW_MMIO_TOP)
        .max_by(|a, b| a.base().cmp(<span class="kw-2">&amp;</span>b.base()))
        .map(|reg| (reg.base(), reg.len()))
        .unwrap_or((LOW_MMIO_TOP, <span class="number">0</span>));

    <span class="kw">let </span>mmio_start_addr = (upper_half_base + upper_half_len).align_up(HIGH_MMIO_ALIGN);
    <span class="macro">assert!</span>(mmio_start_addr &lt; HIGH_MMIO_TOP);
    ranges.push(mmio_start_addr..HIGH_MMIO_TOP);

    <span class="comment">// SAFETY:
    // 1. This is the only place that creates an `IoMemAllocatorBuilder`. The
    //    caller ensures that the function is only called once.
    // 2. The caller ensures that the kernel page table is already activated.
    // 3. The range is guaranteed not to access physical memory.
    </span><span class="kw">unsafe </span>{ IoMemAllocatorBuilder::new(ranges) }
}

<span class="doccomment">/// Port I/O definition reference: &lt;https://bochs.sourceforge.io/techspec/PORTS.LST&gt;.
</span><span class="kw">pub const </span>MAX_IO_PORT: u16 = u16::MAX;
</code></pre></div></section></main></body></html>