MODULE axi_fourchan_tier1_a32_d32_packet

// PHY and AIB Configuration
NUM_CHAN                1
CHAN_TYPE               Tiered // Gen1Only, Gen2Only, Gen2, AIBO

// Packetization
TX_ENABLE_PACKETIZATION True
RX_ENABLE_PACKETIZATION True
TX_PACKET_MAX_SIZE      74      // Number of bits to packetize to.
RX_PACKET_MAX_SIZE      74      // Number of bits to packetize to.

PACKETIZATION_PACKING_EN True   // If True, enable packing which makes better use of the BW



llink AR
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  output user_arid    4
  output user_arsize  2
  output user_arlen   8
  output user_arburst 2
  output user_araddr  48
  output user_arvalid valid
  input  user_arready ready
}

llink AW
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  output user_awid    4
  output user_awsize  2
  output user_awlen   8
  output user_awburst 2
  output user_awaddr  48
  output user_awvalid valid
  input  user_awready ready
}

llink W
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        128

  output user_wid     4
  output user_wdata   64
  output user_wlast
  output user_wvalid valid
  input  user_wready ready
}

llink R
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        128

  input  user_rid     4
  input  user_rdata   64
  input  user_rlast
  input  user_rresp   2
  input  user_rvalid valid
  output user_rready ready
}

llink B
{
  TX_FIFO_DEPTH        1
  RX_FIFO_DEPTH        8

  input  user_bid     4
  input  user_bresp   2
  input  user_bvalid valid
  output user_bready ready
}

