/** @author joelai */

#ifndef _H_MKR4000_CMSIS_PM
#define _H_MKR4000_CMSIS_PM

#include "mkr4000.h"

#ifdef __cplusplus
extern "C" {
#endif

/** @defgroup MKR4000_CMSIS_PM Power Manager
 *
 * @ingroup MKR4000_CMSIS
 *
 * @{
 */

/** Power manager register map. */
typedef struct {
	__IOM uint8_t CTRL, SLEEP; // 0..0x1
	__IM uint8_t RESERVED1[6]; // 0x2..0x7
	__IOM uint8_t CPUSEL, APBASEL, APBBSEL, APBCSEL; // 0x8..0xb
	__IM uint8_t RESERVED2[8]; // 0xc..0x13
	__IOM uint32_t AHBMASK, APBAMASK, APBBMASK, APBCMASK; // 0x14..0x23
	__IM uint8_t RESERVED3[16]; // 0x24..0x33
	__IOM uint8_t INTENCLR, INTENSET, INTFLAG; // 0x34..0x36
	__IM uint8_t RESERVED4[1]; // 0x37
	__IOM uint8_t RCAUSE; // 0x38
} MKR4000_PM_T;

#define MKR4000_PM ((MKR4000_PM_T*)MKR4000_PM_BASE)

#define MKR4000_PM_SLEEP_IDLE_SHIFT 0
#define MKR4000_PM_SLEEP_IDLE_BITS 2

#define MKR4000_PM_CPUSEL_CPUDIV_SHIFT 0
#define MKR4000_PM_CPUSEL_CPUDIV_BITS 3

#define MKR4000_PM_APBASEL_APBADIV_SHIFT 0
#define MKR4000_PM_APBASEL_APBADIV_BITS 3

#define MKR4000_PM_APBBSEL_APBBDIV_SHIFT 0
#define MKR4000_PM_APBBSEL_APBBDIV_BITS 3

#define MKR4000_PM_APBCSEL_APBCDIV_SHIFT 0
#define MKR4000_PM_APBCSEL_APBCDIV_BITS 3

#define MKR4000_PM_AHBMASK_HPB0_SHIFT 0
#define MKR4000_PM_AHBMASK_HPB1_SHIFT 1
#define MKR4000_PM_AHBMASK_HPB2_SHIFT 2
#define MKR4000_PM_AHBMASK_DSU_SHIFT 3
#define MKR4000_PM_AHBMASK_NVMCTRL_SHIFT 4
#define MKR4000_PM_AHBMASK_DMAC_SHIFT 5
#define MKR4000_PM_AHBMASK_USB_SHIFT 6

#define MKR4000_PM_APBAMASK_PAC0_SHIFT 0
#define MKR4000_PM_APBAMASK_PM_SHIFT 1
#define MKR4000_PM_APBAMASK_SYSCTRL_SHIFT 2
#define MKR4000_PM_APBAMASK_GCLK_SHIFT 3
#define MKR4000_PM_APBAMASK_WDT_SHIFT 4
#define MKR4000_PM_APBAMASK_RTC_SHIFT 5
#define MKR4000_PM_APBAMASK_EIC_SHIFT 6

#define MKR4000_PM_APBBMASK_PAC1_SHIFT 0
#define MKR4000_PM_APBBMASK_DSU_SHIFT 1
#define MKR4000_PM_APBBMASK_NVMCTRL_SHIFT 2
#define MKR4000_PM_APBBMASK_PORT_SHIFT 3
#define MKR4000_PM_APBBMASK_DMAC_SHIFT 4
#define MKR4000_PM_APBBMASK_USB_SHIFT 5

#define MKR4000_PM_APBCMASK_PAC2_SHIFT 0
#define MKR4000_PM_APBCMASK_EVSYS_SHIFT 1
#define MKR4000_PM_APBCMASK_SERCOM0_SHIFT 2
#define MKR4000_PM_APBCMASK_SERCOM1_SHIFT 3
#define MKR4000_PM_APBCMASK_SERCOM2_SHIFT 4
#define MKR4000_PM_APBCMASK_SERCOM3_SHIFT 5
#define MKR4000_PM_APBCMASK_SERCOM4_SHIFT 6
#define MKR4000_PM_APBCMASK_SERCOM5_SHIFT 7
#define MKR4000_PM_APBCMASK_TCC0_SHIFT 8
#define MKR4000_PM_APBCMASK_TCC1_SHIFT 9
#define MKR4000_PM_APBCMASK_TCC2_SHIFT 10
#define MKR4000_PM_APBCMASK_TC3_SHIFT 11
#define MKR4000_PM_APBCMASK_TC4_SHIFT 12
#define MKR4000_PM_APBCMASK_TC5_SHIFT 13
#define MKR4000_PM_APBCMASK_TC6_SHIFT 14
#define MKR4000_PM_APBCMASK_TC7_SHIFT 15
#define MKR4000_PM_APBCMASK_ADC_SHIFT 16
#define MKR4000_PM_APBCMASK_AC_SHIFT 17
#define MKR4000_PM_APBCMASK_DAC_SHIFT 18
#define MKR4000_PM_APBCMASK_PTC_SHIFT 19
#define MKR4000_PM_APBCMASK_I2S_SHIFT 20
#define MKR4000_PM_APBCMASK_AC1_SHIFT 21
#define MKR4000_PM_APBCMASK_TCC3_SHIFT 24

#define MKR4000_PM_INTENCLR_CKRDY_SHIFT 0

#define MKR4000_PM_INTENSET_CKRDY_SHIFT 0

#define MKR4000_PM_INTFLAG_CKRDY_SHIFT 0

#define MKR4000_PM_RCAUSE_POR_SHIFT 0
#define MKR4000_PM_RCAUSE_BOD12_SHIFT 1
#define MKR4000_PM_RCAUSE_BOD33_SHIFT 2
#define MKR4000_PM_RCAUSE_EXT_SHIFT 4
#define MKR4000_PM_RCAUSE_WDT_SHIFT 5
#define MKR4000_PM_RCAUSE_SYST_SHIFT 6

/** @} MKR4000_CMSIS_PM */

#ifdef __cplusplus
} // extern "C"
#endif

#endif /* _H_MKR4000_CMSIS_PM */
