0.6
2018.2
Jun 14 2018
20:41:02
D:/VLSI Projects/par_gen/par_gen.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/VLSI Projects/par_gen/par_gen.srcs/sim_1/new/par_check_tb.v,1693234978,verilog,,,,par_check_tb,,,,,,,,
D:/VLSI Projects/par_gen/par_gen.srcs/sources_1/new/par_check.v,1693233251,verilog,,D:/VLSI Projects/par_gen/par_gen.srcs/sources_1/new/par_gen.v,,par_check,,,,,,,,
D:/VLSI Projects/par_gen/par_gen.srcs/sources_1/new/par_gen.v,1693233215,verilog,,D:/VLSI Projects/par_gen/par_gen.srcs/sim_1/new/par_check_tb.v,,par_gen,,,,,,,,
