
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.010251    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000308    0.000154    0.000154 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018306    0.040401    0.107999    0.108153 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.040404    0.000631    0.108784 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.006614    0.030278    0.110777    0.219560 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.030278    0.000148    0.219708 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.020250    0.195011    0.407429    0.627137 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net5 (net)
                      0.195011    0.000334    0.627471 ^ output5/A (sky130_fd_sc_hd__buf_1)
     1    0.001945    0.037019    0.104873    0.732344 ^ output5/X (sky130_fd_sc_hd__buf_1)
                                                         counter[1] (net)
                      0.037019    0.000040    0.732385 ^ counter[1] (out)
                                              0.732385   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -2.000000    8.000000   output external delay
                                              8.000000   data required time
---------------------------------------------------------------------------------------------
                                              8.000000   data required time
                                             -0.732385   data arrival time
---------------------------------------------------------------------------------------------
                                              7.267615   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
