-- VHDL for IBM SMS ALD page 13.60.05.1
-- Title: MOVE AND LOAD CYCLES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/30/2020 1:53:04 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_60_05_1_MOVE_AND_LOAD_CYCLES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_E_CH_MOVE_MODE:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_F_CH_MOVE_MODE:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_E_CH_LOAD_MODE:	 in STD_LOGIC;
		MS_E_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_F_CH_LOAD_MODE:	 in STD_LOGIC;
		MS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_MOVE_CYCLE:	 out STD_LOGIC;
		PS_LOAD_CYCLE:	 out STD_LOGIC;
		MS_LOAD_CYCLE:	 out STD_LOGIC);
end ALD_13_60_05_1_MOVE_AND_LOAD_CYCLES;

architecture behavioral of ALD_13_60_05_1_MOVE_AND_LOAD_CYCLES is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_3A_P: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_1D_R: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PS_E_CH_2ND_ADDR_TRF AND PS_E_CYCLE );
	OUT_3A_P <= NOT(OUT_4A_G AND OUT_4B_C );
	OUT_4B_C <= NOT(PS_F_CH_2ND_ADDR_TRF AND PS_F_CYCLE );
	OUT_3B_C <= NOT(OUT_4C_G AND OUT_4D_G );
	OUT_4C_G <= NOT(PS_E_CH_MOVE_MODE AND PS_E_CYCLE );
	OUT_4D_G <= NOT(PS_F_CH_MOVE_MODE AND PS_F_CYCLE );
	OUT_1D_R <= NOT OUT_2E_D;
	OUT_4E_E <= NOT(PS_E_CH_LOAD_MODE AND PS_E_CYCLE AND MS_E_CH_2ND_ADDR_TRF );
	OUT_3E_NoPin <= NOT(OUT_4E_E AND OUT_4F_D );
	OUT_2E_D <= NOT OUT_3E_NoPin;
	OUT_4F_D <= NOT(PS_F_CH_LOAD_MODE AND PS_F_CYCLE AND MS_F_CH_2ND_ADDR_TRF );
	OUT_DOT_1A <= OUT_3A_P OR OUT_3B_C;

	PS_LOAD_CYCLE <= OUT_1D_R;
	MS_LOAD_CYCLE <= OUT_2E_D;
	PS_MOVE_CYCLE <= OUT_DOT_1A;


end;
