
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116503                       # Number of seconds simulated
sim_ticks                                116502576988                       # Number of ticks simulated
final_tick                               1171333195067                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92363                       # Simulator instruction rate (inst/s)
host_op_rate                                   116743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3271232                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906624                       # Number of bytes of host memory used
host_seconds                                 35614.28                       # Real time elapsed on the host
sim_insts                                  3289435102                       # Number of instructions simulated
sim_ops                                    4157706652                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2128768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       973568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3686016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1607808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1607808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7606                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28797                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12561                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12561                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4968268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18272283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8356622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31638922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13800622                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13800622                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13800622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4968268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18272283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8356622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45439544                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139859037                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23409201                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18990815                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1996968                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9677162                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9018088                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522056                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92477                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102326553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127993007                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23409201                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11540144                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28192766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6502444                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2632263                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11951376                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1569314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137631527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109438761     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985908      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648927      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3289898      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2100860      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716220      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997336      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039075      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13414542      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137631527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167377                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915157                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101280830                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3994537                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27828525                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47905                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479722                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4047869                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154949711                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479722                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102097611                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1071681                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1758977                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27041827                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181701                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153253827                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225800                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       510113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216756736                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713687916                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713687916                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45052167                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4244248                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14551489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83367                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608109                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150386180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139753430                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       155646                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26332384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57856370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137631527                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015417                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560566                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79086733     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24100211     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12668456      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7319017      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8104644      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3011112      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2666378      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512956      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162020      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137631527                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         558642     68.67%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116889     14.37%     83.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137931     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117688886     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978247      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12896209      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173182      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139753430                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999245                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             813462                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418107495                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176752583                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136692578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140566892                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271660                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3358054                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118975                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479722                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         691742                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107192                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150419992                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14551489                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210017                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         92941                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1115185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1118412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233597                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137451512                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387515                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2301918                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19560354                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19562243                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172839                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982786                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136818401                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136692578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79783404                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224066856                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977360                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356070                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27290987                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2022105                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133151805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82503516     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23465193     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11654548      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959710      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4885304      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707738      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206647      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       996983      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772166      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133151805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772166                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280800042                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305320696                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2227510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.398590                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.398590                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715006                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715006                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618904309                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191340173                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144337962                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139859037                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22470935                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18521878                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1866718                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8677998                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8374969                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2356136                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84169                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    100937193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124019230                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22470935                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10731105                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26344997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6033641                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5660076                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11698708                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1521673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137081126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110736129     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2697831      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2308864      1.68%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2306602      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2187646      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1068673      0.78%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          742874      0.54%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1917075      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13115432      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137081126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160668                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886744                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        99829825                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7002711                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26007955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       108038                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4132594                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3605289                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149670079                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49579                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4132594                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       100330643                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4619269                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1256560                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25602152                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1139905                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148281840                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          653                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        403910                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       598270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5067                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    207512863                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    691071588                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    691071588                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163147877                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44364956                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31536                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15999                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3722334                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14725600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7646949                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       301025                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1683607                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144508461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31537                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134746702                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       102204                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24388097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     55911668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137081126                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.982970                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582637                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81571644     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22946755     16.74%     76.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11539305      8.42%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7556668      5.51%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6698746      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2623550      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2966204      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1084657      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        93597      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137081126                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         949325     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        154571     12.17%     86.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165925     13.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111316371     82.61%     82.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1942774      1.44%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15537      0.01%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13873135     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7598885      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134746702                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963447                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1269821                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009424                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407946553                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168928760                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130775022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136016523                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       188735                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2889159                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       143816                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4132594                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3936597                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       268869                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144539998                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1174953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14725600                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7646949                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15999                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        219565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12759                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1103570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1056073                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2159643                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132459798                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13640629                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2286902                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21238294                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18683741                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7597665                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947095                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130780433                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130775022                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78878629                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214242336                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935049                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368175                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96956250                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118696921                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25851879                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1887987                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    132948532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.892804                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85349036     64.20%     64.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21825292     16.42%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10468503      7.87%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4667427      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3659636      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1482099      1.11%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1516447      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1056115      0.79%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2923977      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    132948532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96956250                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118696921                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19339574                       # Number of memory references committed
system.switch_cpus1.commit.loads             11836441                       # Number of loads committed
system.switch_cpus1.commit.membars              15538                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17039618                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106794886                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2340261                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2923977                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           274573355                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293230543                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2777911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96956250                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118696921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96956250                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.442496                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.442496                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693243                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693243                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598424851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180463020                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141205158                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31076                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139859037                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21680289                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17874020                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926717                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8771492                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8306773                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2269580                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        84813                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105425606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119099031                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21680289                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10576353                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24879491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5718638                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3246439                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12229258                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1594265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137311205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.485278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112431714     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1289716      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1831925      1.33%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2396620      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2694467      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2006457      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1160901      0.85%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1692418      1.23%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11806987      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137311205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155015                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.851565                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104258467                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4802929                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24432894                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57480                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3759434                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3461551                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143688434                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3759434                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104982656                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1034467                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2464583                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23768822                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1301237                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142745492                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1274                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        261219                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       538163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1138                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    199028648                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    666882145                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    666882145                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162540744                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36487904                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37658                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21791                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3909806                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13561815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7048718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116631                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1537129                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138782601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129790848                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25948                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20103915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47544832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5888                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137311205                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945231                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82409281     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22100243     16.10%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12237462      8.91%     85.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7905927      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7265127      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2904261      2.12%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1746399      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       502347      0.37%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       240158      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137311205                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62370     22.60%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93223     33.77%     56.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120434     43.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108967245     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1984248      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15867      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11828855      9.11%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6994633      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129790848                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.928012                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             276027                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002127                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397194876                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158924469                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127335904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130066875                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       319369                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2835857                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       173724                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3759434                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         783669                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105268                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138820225                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1294812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13561815                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7048718                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21756                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79860                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1127909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095900                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2223809                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128057308                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11668865                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1733540                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18662036                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17940004                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6993171                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.915617                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127336169                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127335904                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74595856                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        202683426                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.910459                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368041                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95192177                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116994966                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21832242                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1958362                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133551771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876027                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86133455     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22800633     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8951190      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4605597      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4022904      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1928235      1.44%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1674164      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       787357      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2648236      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133551771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95192177                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116994966                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17600952                       # Number of memory references committed
system.switch_cpus2.commit.loads             10725958                       # Number of loads committed
system.switch_cpus2.commit.membars              15868                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16779591                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105455285                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2387176                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2648236                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269730743                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281413885                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2547832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95192177                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116994966                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95192177                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469228                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469228                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680629                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680629                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       577016751                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      176667150                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      134616360                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31736                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370960                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.103878                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.763016                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702281                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.741192                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.793510                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207494                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760429                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34323                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34323                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34323                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34323                       # number of overall hits
system.l20.overall_hits::total                  34323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3435554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1280821910                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1284257464                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3435554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1280821910                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1284257464                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3435554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1280821910                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1284257464                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38845                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38859                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38845                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38859                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38845                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38859                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116411                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116730                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116730                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116730                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 283242.350730                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 283125.543210                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 283242.350730                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 283125.543210                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 283242.350730                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 283125.543210                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2568717                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1000804257                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1003372974                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2568717                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1000804257                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1003372974                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2568717                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1000804257                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1003372974                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116411                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116730                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116730                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116730                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183479.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 221318.942282                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 221202.154762                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183479.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 221318.942282                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 221202.154762                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183479.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 221318.942282                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 221202.154762                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16641                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673049                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26881                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.038094                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           14.352565                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.099323                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5820.354933                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4401.193179                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001402                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000400                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.568394                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.429804                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        77865                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  77865                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17373                       # number of Writeback hits
system.l21.Writeback_hits::total                17373                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        77865                       # number of demand (read+write) hits
system.l21.demand_hits::total                   77865                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        77865                       # number of overall hits
system.l21.overall_hits::total                  77865                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16631                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16641                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16631                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16641                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16631                       # number of overall misses
system.l21.overall_misses::total                16641                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2744864                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4762610506                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4765355370                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2744864                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4762610506                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4765355370                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2744864                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4762610506                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4765355370                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        94496                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              94506                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17373                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17373                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        94496                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               94506                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        94496                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              94506                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175997                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176084                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175997                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176084                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175997                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176084                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 274486.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 286369.461007                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 286362.320173                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 274486.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 286369.461007                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 286362.320173                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 274486.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 286369.461007                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 286362.320173                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4128                       # number of writebacks
system.l21.writebacks::total                     4128                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16631                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16641                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16631                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16641                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16631                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16641                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2125348                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3732909096                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3735034444                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2125348                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3732909096                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3735034444                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2125348                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3732909096                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3735034444                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175997                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176084                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175997                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176084                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175997                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176084                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 212534.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 224454.879201                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 224447.716123                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 212534.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 224454.879201                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 224447.716123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 212534.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 224454.879201                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 224447.716123                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7620                       # number of replacements
system.l22.tagsinuse                     12287.988586                       # Cycle average of tags in use
system.l22.total_refs                          590604                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19908                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.666667                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          954.164540                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.223462                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3555.711891                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7766.888692                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077650                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000913                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.289365                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.632071                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42314                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42314                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24700                       # number of Writeback hits
system.l22.Writeback_hits::total                24700                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42314                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42314                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42314                       # number of overall hits
system.l22.overall_hits::total                  42314                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7604                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7618                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7606                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7620                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7606                       # number of overall misses
system.l22.overall_misses::total                 7620                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3179553                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2096809083                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2099988636                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       379491                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       379491                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3179553                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2097188574                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2100368127                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3179553                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2097188574                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2100368127                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        49918                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              49932                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24700                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24700                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        49920                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               49934                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        49920                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              49934                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152330                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152567                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152364                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152601                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152364                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152601                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 227110.928571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275750.799974                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275661.411919                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 189745.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 189745.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 227110.928571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275728.184854                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275638.861811                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 227110.928571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275728.184854                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275638.861811                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5186                       # number of writebacks
system.l22.writebacks::total                     5186                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7604                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7618                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7606                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7620                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7606                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7620                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2312947                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1625786484                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1628099431                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       255891                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       255891                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2312947                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1626042375                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1628355322                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2312947                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1626042375                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1628355322                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152330                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152567                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152364                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152601                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152364                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152601                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165210.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213806.744345                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213717.436466                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 127945.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 127945.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165210.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213784.167105                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213694.924147                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165210.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213784.167105                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213694.924147                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011959009                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185656.606911                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11951360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11951360                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11951360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11951360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11951360                       # number of overall hits
system.cpu0.icache.overall_hits::total       11951360                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4127096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4127096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4127096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4127096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4127096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4127096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11951376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11951376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11951376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11951376                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11951376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11951376                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257943.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257943.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257943.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3551754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3551754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3551754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253696.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38845                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168056862                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39101                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.019539                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607493                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392507                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9314986                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9314986                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16372763                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16372763                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16372763                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16372763                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117680                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117680                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117680                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117680                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117680                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117680                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13885821383                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13885821383                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13885821383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13885821383                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13885821383                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13885821383                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9432666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9432666                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16490443                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16490443                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16490443                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16490443                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012476                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007136                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007136                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 117996.442752                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 117996.442752                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 117996.442752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 117996.442752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 117996.442752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 117996.442752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78835                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78835                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38845                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38845                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3550505756                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3550505756                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3550505756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3550505756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3550505756                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3550505756                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91401.872982                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91401.872982                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91401.872982                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91401.872982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91401.872982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91401.872982                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.851905                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008735260                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834064.109091                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.851905                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015788                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881173                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11698697                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11698697                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11698697                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11698697                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11698697                       # number of overall hits
system.cpu1.icache.overall_hits::total       11698697                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3095352                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3095352                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3095352                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3095352                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3095352                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3095352                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11698708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11698708                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11698708                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11698708                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11698708                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11698708                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 281395.636364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 281395.636364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 281395.636364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 281395.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 281395.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 281395.636364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2827864                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2827864                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2827864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2827864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2827864                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2827864                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 282786.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 282786.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 282786.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94496                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190136642                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94752                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2006.676819                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.872418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.127582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917470                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082530                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10587789                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10587789                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7471879                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7471879                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15844                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15538                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15538                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18059668                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18059668                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18059668                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18059668                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       397501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       397501                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           80                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       397581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        397581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       397581                       # number of overall misses
system.cpu1.dcache.overall_misses::total       397581                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44055857641                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44055857641                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10224919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10224919                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44066082560                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44066082560                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44066082560                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44066082560                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10985290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10985290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7471959                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7471959                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15538                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15538                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18457249                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18457249                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18457249                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18457249                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036185                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036185                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021541                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021541                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021541                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021541                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110832.067444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110832.067444                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 127811.487500                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 127811.487500                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110835.483989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110835.483989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110835.483989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110835.483989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17373                       # number of writebacks
system.cpu1.dcache.writebacks::total            17373                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       303005                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       303005                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           80                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       303085                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       303085                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       303085                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       303085                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94496                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94496                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94496                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94496                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10110141713                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10110141713                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10110141713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10110141713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10110141713                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10110141713                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005120                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005120                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005120                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005120                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106990.155276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106990.155276                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106990.155276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106990.155276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106990.155276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106990.155276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996436                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012494628                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037212.531187                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996436                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12229241                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12229241                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12229241                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12229241                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12229241                       # number of overall hits
system.cpu2.icache.overall_hits::total       12229241                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4111517                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4111517                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4111517                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4111517                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4111517                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4111517                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12229258                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12229258                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12229258                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12229258                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12229258                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12229258                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 241853.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 241853.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 241853.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 241853.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 241853.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 241853.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3295753                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3295753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3295753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3295753                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3295753                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235410.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 235410.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 235410.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 235410.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 235410.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 235410.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 49920                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171570674                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50176                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3419.377272                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.278610                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.721390                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911245                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088755                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8686008                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8686008                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6839184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6839184                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16725                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16725                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15868                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15868                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15525192                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15525192                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15525192                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15525192                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       144260                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       144260                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3111                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3111                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       147371                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        147371                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       147371                       # number of overall misses
system.cpu2.dcache.overall_misses::total       147371                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17158044740                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17158044740                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    673179503                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    673179503                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17831224243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17831224243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17831224243                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17831224243                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8830268                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8830268                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6842295                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6842295                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15868                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15868                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15672563                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15672563                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15672563                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15672563                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016337                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016337                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000455                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000455                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009403                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009403                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009403                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118938.338694                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118938.338694                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 216386.854066                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 216386.854066                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120995.475657                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120995.475657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120995.475657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120995.475657                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1678245                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 139853.750000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24700                       # number of writebacks
system.cpu2.dcache.writebacks::total            24700                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        94342                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94342                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3109                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3109                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        97451                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        97451                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        97451                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        97451                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        49918                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        49918                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        49920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        49920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        49920                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        49920                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4929058183                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4929058183                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       396091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       396091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4929454274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4929454274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4929454274                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4929454274                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003185                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003185                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98743.102348                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98743.102348                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 198045.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 198045.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98747.080809                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98747.080809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98747.080809                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98747.080809                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
