version 3
H:/6S/add_lab/fsm_1/fsm_1.vhd
fsm_1
VHDL
VHDL
tb.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
button
clk
lights
clk
rset
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
lights_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
rset
button
lights
SIGNAL_ORDER_END
-X-X-X-

