#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 22 20:10:26 2018
# Process ID: 30328
# Current directory: C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1
# Command line: vivado.exe -log centroid.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source centroid.tcl
# Log file: C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/centroid.vds
# Journal file: C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source centroid.tcl -notrace
Command: synth_design -top centroid -part xc7z010clg400-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'divider_20_20_11' is locked:
* IP 'divider_20_20_11' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 368.375 ; gain = 99.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'centroid' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.srcs/sources_1/new/centroid.v:23]
	Parameter IMG_H bound to: 64 - type: integer 
	Parameter IMG_W bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'c_accum_1' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/realtime/c_accum_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_accum_1' (1#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/realtime/c_accum_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_accum_0' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/realtime/c_accum_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_accum_0' (2#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/realtime/c_accum_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'B' does not match port width (11) of module 'c_accum_0' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.srcs/sources_1/new/centroid.v:101]
WARNING: [Synth 8-689] width (1) of port connection 'B' does not match port width (11) of module 'c_accum_0' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.srcs/sources_1/new/centroid.v:111]
INFO: [Synth 8-638] synthesizing module 'divider_20_20_11' [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/realtime/divider_20_20_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'divider_20_20_11' (3#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/realtime/divider_20_20_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'centroid' (4#1) [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-3331] design centroid has unconnected port ce
WARNING: [Synth 8-3331] design centroid has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.477 ; gain = 151.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 420.477 ; gain = 151.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp3/c_accum_0_in_context.xdc] for cell 'moment_m_10'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp3/c_accum_0_in_context.xdc] for cell 'moment_m_10'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp3/c_accum_0_in_context.xdc] for cell 'moment_m_01'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp3/c_accum_0_in_context.xdc] for cell 'moment_m_01'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp4/divider_20_20_11_in_context.xdc] for cell 'divide_x_sc'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp4/divider_20_20_11_in_context.xdc] for cell 'divide_x_sc'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp4/divider_20_20_11_in_context.xdc] for cell 'divide_y_sc'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp4/divider_20_20_11_in_context.xdc] for cell 'divide_y_sc'
Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp5/c_accum_1_in_context.xdc] for cell 'moment_m_00'
Finished Parsing XDC File [C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/.Xil/Vivado-30328-asus/dcp5/c_accum_1_in_context.xdc] for cell 'moment_m_00'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 740.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 740.039 ; gain = 470.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 740.039 ; gain = 470.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for divide_x_sc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for divide_y_sc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for moment_m_00. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for moment_m_01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for moment_m_10. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 740.039 ; gain = 470.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 740.039 ; gain = 470.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module centroid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design centroid has unconnected port ce
WARNING: [Synth 8-3331] design centroid has unconnected port rst
INFO: [Synth 8-3333] propagating constant 0 across sequential element (y_pos_reg)
WARNING: [Synth 8-3332] Sequential element (y_pos_reg) is unused and will be removed from module centroid.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 740.039 ; gain = 470.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 750.500 ; gain = 481.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 750.574 ; gain = 481.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |c_accum_1        |         1|
|2     |c_accum_0        |         2|
|3     |divider_20_20_11 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |c_accum_0           |     1|
|2     |c_accum_0__1        |     1|
|3     |c_accum_1           |     1|
|4     |divider_20_20_11    |     1|
|5     |divider_20_20_11__1 |     1|
|6     |BUFG                |     1|
|7     |LUT2                |     1|
|8     |LUT3                |     1|
|9     |FDRE                |    24|
|10    |IBUF                |     5|
|11    |OBUF                |    21|
+------+--------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   203|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 769.777 ; gain = 181.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 769.777 ; gain = 500.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 772.129 ; gain = 514.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/Krasnal/Desktop/Wegrzyn/lab7/centroid/centroid.runs/synth_1/centroid.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file centroid_utilization_synth.rpt -pb centroid_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 772.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 22 20:11:05 2018...
