 
****************************************
Report : clock tree
Design : picorv32
Version: H-2013.03-ICC-SP2
Date   : Sun Dec 13 20:36:52 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 2.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 3
Number of Sinks                : 1830
Number of CT Buffers           : 18
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 18
Total Area of CT Buffers       : 164.68532      
Total Area of CT cells         : 164.68532      
Max Global Skew                : 0.01043   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.010
Longest path delay                0.072
Shortest path delay               0.062

The longest path delay end pin: cpuregs_reg_17__22_/CLK
The shortest path delay end pin: reg_sh_reg_0_/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         85.262           3  0.000     0.000     0.000     r
CTSINVX32_RVT_G1B2I3/A                      85.262           1  0.023     0.006     0.006     r
CTSINVX32_RVT_G1B2I3/Y                      139.633          6  0.039     0.025     0.031     f
CTSINVX32_RVT_G1B1I4/A                      139.633          1  0.040     0.003     0.033     f
CTSINVX32_RVT_G1B1I4/Y                      132.056        131  0.041     0.034     0.067     r
cpuregs_reg_17__22_/CLK                     132.056          0  0.042     0.005     0.072     r
[clock delay]                                                                       0.072
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         85.262           3  0.000     0.000     0.000     r
CTSINVX32_RVT_G1B2I2/A                      85.262           1  0.032     0.020     0.020     r
CTSINVX32_RVT_G1B2I2/Y                      99.177           4  0.032     0.017     0.036     f
CTSINVX32_RVT_G1B1I14/A                     99.177           1  0.033     0.003     0.040     f
CTSINVX32_RVT_G1B1I14/Y                     123.564        119  0.033     0.021     0.061     r
reg_sh_reg_0_/CLK                           123.564          0  0.033     0.001     0.062     r
[clock delay]                                                                       0.062
----------------------------------------------------------------------------------------------------

1
