Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 31 16:48:51 2020
| Host         : DESKTOP-11DC5S0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab_13_control_sets_placed.rpt
| Design       : Lab_13
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             165 |           58 |
| No           | No                    | Yes                    |             119 |           36 |
| No           | Yes                   | No                     |              42 |           18 |
| Yes          | No                    | No                     |              36 |           10 |
| Yes          | No                    | Yes                    |             278 |           80 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal     |               Enable Signal               |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out2 | U5/rx_data_temp_r[1]_i_1_n_0              | U1/restart_reg_0                                                              |                1 |              1 |
|  clk_10/inst/clk_out2 | U5/rx_data_temp_r[0]_i_1_n_0              | U1/restart_reg_0                                                              |                1 |              1 |
|  clk_10/inst/clk_out1 |                                           | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  U3/snake0            |                                           |                                                                               |                1 |              2 |
|  clk_10/inst/clk_out2 | U5/num[3]_i_1_n_0                         | U1/restart_reg_0                                                              |                2 |              4 |
|  clk_10/inst/clk_out1 |                                           | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_10/inst/clk_out1 |                                           | U7/FSM_onehot_status[2]_i_2_n_0                                               |                4 |              6 |
|  clk_10/inst/clk_out1 | U1/FSM_sequential_game_status_reg[0]_2[0] | U7/game_en_reg_0                                                              |                2 |              6 |
|  clk_10/inst/clk_out1 | U1/FSM_sequential_game_status_reg[0]_1[0] | U7/game_en_reg_0                                                              |                4 |              6 |
|  clk_10/inst/clk_out1 | U3/cube_num[6]_i_1_n_0                    | U7/game_en_reg_0                                                              |                3 |              7 |
|  clk_10/inst/clk_out1 |                                           | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  U3/E[0]              |                                           |                                                                               |                4 |             10 |
|  clk_10/inst/clk_out1 | U3/cube_y_reg[0][0]_4[0]                  | U7/game_en_reg_0                                                              |                5 |             11 |
|  clk_10/inst/clk_out1 | Driver_HDMI0/inst/Set_Y0_carry__0_n_2     |                                                                               |                3 |             12 |
|  clk_10/inst/clk_out1 | Driver_HDMI0/inst/Set_X0_carry__0_n_2     |                                                                               |                4 |             12 |
|  clk_10/inst/clk_out1 | Driver_HDMI0/inst/VSync_Cnt0              |                                                                               |                3 |             12 |
|  clk_10/inst/clk_out2 |                                           | U1/restart_reg_0                                                              |                5 |             18 |
|  U7/E[0]              |                                           |                                                                               |               13 |             24 |
|  clk_10/inst/clk_out1 | U7/clk_cnt[29]_i_1__0_n_0                 | U7/FSM_onehot_status[2]_i_2_n_0                                               |                5 |             30 |
|  clk_10/inst/clk_out1 |                                           | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               14 |             32 |
|  clk_10/inst/clk_out1 | U1/clk_cnt                                | U7/game_en_reg_0                                                              |                8 |             32 |
|  clk_10/inst/clk_out1 |                                           | U7/game_en_reg_0                                                              |               25 |             89 |
|  clk_10/inst/clk_out1 |                                           |                                                                               |               40 |            129 |
|  clk_10/inst/clk_out1 | U1/E[0]                                   | U7/game_en_reg_0                                                              |               49 |            180 |
+-----------------------+-------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


