Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun May 18 18:48:02 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    804         
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (804)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2285)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (804)
--------------------------
 There are 804 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2285)
---------------------------------------------------
 There are 2285 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.278        0.000                      0                   44        0.308        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          6.278        0.000                      0                   44        0.308        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk_pin                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.890ns (24.078%)  route 2.806ns (75.922%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  sevenseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  sevenseg/counter_reg[14]/Q
                         net (fo=2, routed)           1.384     7.043    sevenseg/counter_reg[14]
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.954     8.120    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.244 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.469     8.714    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.838 r  sevenseg/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     8.838    sevenseg/digit_sel[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507    14.848    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.029    15.116    sevenseg/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.884ns (23.954%)  route 2.806ns (76.046%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  sevenseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  sevenseg/counter_reg[14]/Q
                         net (fo=2, routed)           1.384     7.043    sevenseg/counter_reg[14]
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.167 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.954     8.120    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I0_O)        0.124     8.244 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.469     8.714    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.118     8.832 r  sevenseg/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     8.832    sevenseg/digit_sel[1]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.507    14.848    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.075    15.162    sevenseg/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.732ns (64.622%)  route 0.948ns (35.378%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  sevenseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.948     6.611    sevenseg/counter_reg[5]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.268 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.385    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.825 r  sevenseg/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.825    sevenseg/counter_reg[16]_i_1__0_n_6
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.503    14.844    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[17]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.109    15.192    sevenseg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 1.724ns (64.516%)  route 0.948ns (35.484%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  sevenseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.948     6.611    sevenseg/counter_reg[5]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.268 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.385    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.817 r  sevenseg/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.817    sevenseg/counter_reg[16]_i_1__0_n_4
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.503    14.844    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.109    15.192    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 1.862ns (70.829%)  route 0.767ns (29.171%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.767     6.369    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.026 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.494    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.713 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.713    div/counter_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.849ns (70.684%)  route 0.767ns (29.316%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.767     6.369    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.026 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.700 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.700    div/counter_reg[16]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.841ns (70.594%)  route 0.767ns (29.406%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.767     6.369    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.026 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.260    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.692 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.692    div/counter_reg[16]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.648ns (63.477%)  route 0.948ns (36.523%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  sevenseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.948     6.611    sevenseg/counter_reg[5]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.268 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.385    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.741 r  sevenseg/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.741    sevenseg/counter_reg[16]_i_1__0_n_5
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.503    14.844    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[18]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.109    15.192    sevenseg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 1.628ns (63.194%)  route 0.948ns (36.806%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  sevenseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.948     6.611    sevenseg/counter_reg[5]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.268 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.385    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.502 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.502    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.721 r  sevenseg/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.721    sevenseg/counter_reg[16]_i_1__0_n_7
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.503    14.844    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  sevenseg/counter_reg[16]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.109    15.192    sevenseg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.484ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 1.615ns (63.007%)  route 0.948ns (36.993%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  sevenseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.948     6.611    sevenseg/counter_reg[5]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.268 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.268    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.385 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.385    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.708 r  sevenseg/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.708    sevenseg/counter_reg[12]_i_1__0_n_6
    SLICE_X60Y22         FDRE                                         r  sevenseg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.845    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  sevenseg/counter_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)        0.109    15.193    sevenseg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  div/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    div/counter_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  div/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    div/counter[0]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  div/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    div/counter_reg[0]_i_1_n_7
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[11]/Q
                         net (fo=1, routed)           0.173     1.782    div/counter_reg_n_0_[11]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    div/counter_reg[8]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[3]/Q
                         net (fo=1, routed)           0.173     1.781    div/counter_reg_n_0_[3]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  div/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    div/counter_reg[0]_i_1_n_4
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.585     1.468    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  sevenseg/counter_reg[7]/Q
                         net (fo=2, routed)           0.176     1.808    sevenseg/counter_reg[7]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.917 r  sevenseg/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.917    sevenseg/counter_reg[4]_i_1__0_n_4
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.853     1.980    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  sevenseg/counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    sevenseg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.780    div/counter_reg_n_0_[12]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    div/counter_reg[12]_i_1_n_7
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.780    div/counter_reg_n_0_[16]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    div/counter_reg[16]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 div/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.779    div/counter_reg_n_0_[4]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  div/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    div/counter_reg[4]_i_1_n_7
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.808    sevenseg/counter_reg[0]
    SLICE_X60Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  sevenseg/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.853    sevenseg/counter[0]_i_2__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  sevenseg/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    sevenseg/counter_reg[0]_i_1__0_n_7
    SLICE_X60Y19         FDRE                                         r  sevenseg/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.854     1.981    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  sevenseg/counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    sevenseg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/ClockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.653%)  route 0.239ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[20]/Q
                         net (fo=2, routed)           0.239     1.849    div/counter_reg[20]
    SLICE_X35Y46         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  div/ClockOut_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070     1.528    div/ClockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.720%)  route 0.184ns (40.280%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  sevenseg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  sevenseg/counter_reg[3]/Q
                         net (fo=2, routed)           0.184     1.817    sevenseg/counter_reg[3]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.926 r  sevenseg/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.926    sevenseg/counter_reg[0]_i_1__0_n_4
    SLICE_X60Y19         FDRE                                         r  sevenseg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.854     1.981    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  sevenseg/counter_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    sevenseg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2308 Endpoints
Min Delay          2308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.579ns  (logic 8.531ns (41.454%)  route 12.048ns (58.546%))
  Logic Levels:           31  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=21, routed)          1.806     2.324    u_diex/EXC[4]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.448 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.529     2.977    u_diex/i___7_carry_i_9_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          1.200     4.301    u_diex/OUTC_reg[5]_0[1]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.152     4.453 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.503     4.956    u_alu/OUTB[5]_i_10[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.687 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.958 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.071     7.029    u_diex/OUTB_reg[6]_1[1]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.373     7.402 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     7.402    u_diex/OUTB[5]_i_13_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.778 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.787    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.061 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.359     9.420    u_diex/data6[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332     9.752 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.752    u_diex/OUTB[4]_i_14_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.150 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.150    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.009    10.273    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.430 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.093    11.522    u_diex/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    11.851 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.851    u_diex/i___211_carry_i_22_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.227 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_diex/i___211_carry_i_14_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.353    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.510 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.273    13.784    u_diex/data6[3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.332    14.116 r  u_diex/i___211_carry_i_19/O
                         net (fo=1, routed)           0.000    14.116    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.492 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.492    u_diex/i___211_carry_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.609 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.609    u_diex/i___211_carry_i_7_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.766 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.509    16.275    u_diex/data6[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.332    16.607 r  u_diex/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    16.607    u_diex/i___211_carry_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.987 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.987    u_diex/i___211_carry_i_2_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.104 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.104    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.261 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.104    18.365    u_diex/OUTC_reg[5]_0[0]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    18.697 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    18.697    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.247 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.247    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.361 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.361    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.632 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.575    20.206    u_diex/OUTB_reg[6]_1[0]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.373    20.579 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    20.579    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X53Y21         FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.609ns  (logic 7.223ns (38.815%)  route 11.386ns (61.185%))
  Logic Levels:           27  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=21, routed)          1.806     2.324    u_diex/EXC[4]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.448 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.529     2.977    u_diex/i___7_carry_i_9_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          1.200     4.301    u_diex/OUTC_reg[5]_0[1]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.152     4.453 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.503     4.956    u_alu/OUTB[5]_i_10[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.687 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.958 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.071     7.029    u_diex/OUTB_reg[6]_1[1]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.373     7.402 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     7.402    u_diex/OUTB[5]_i_13_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.778 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.787    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.061 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.359     9.420    u_diex/data6[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332     9.752 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.752    u_diex/OUTB[4]_i_14_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.150 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.150    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.009    10.273    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.430 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.093    11.522    u_diex/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    11.851 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.851    u_diex/i___211_carry_i_22_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.227 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_diex/i___211_carry_i_14_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.353    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.510 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.273    13.784    u_diex/data6[3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.332    14.116 r  u_diex/i___211_carry_i_19/O
                         net (fo=1, routed)           0.000    14.116    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.492 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.492    u_diex/i___211_carry_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.609 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.609    u_diex/i___211_carry_i_7_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.766 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.509    16.275    u_diex/data6[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.332    16.607 r  u_diex/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    16.607    u_diex/i___211_carry_i_12_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.987 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.987    u_diex/i___211_carry_i_2_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.104 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.104    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.261 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.016    18.277    u_diex/OUTC_reg[5]_0[0]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.332    18.609 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.609    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X53Y23         FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.391ns  (logic 6.237ns (38.051%)  route 10.154ns (61.949%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=21, routed)          1.806     2.324    u_diex/EXC[4]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.448 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.529     2.977    u_diex/i___7_carry_i_9_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          1.200     4.301    u_diex/OUTC_reg[5]_0[1]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.152     4.453 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.503     4.956    u_alu/OUTB[5]_i_10[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.687 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.958 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.071     7.029    u_diex/OUTB_reg[6]_1[1]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.373     7.402 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     7.402    u_diex/OUTB[5]_i_13_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.778 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.787    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.061 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.359     9.420    u_diex/data6[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332     9.752 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.752    u_diex/OUTB[4]_i_14_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.150 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.150    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.009    10.273    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.430 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.093    11.522    u_diex/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    11.851 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.851    u_diex/i___211_carry_i_22_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.227 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_diex/i___211_carry_i_14_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.353    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.510 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.273    13.784    u_diex/data6[3]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.332    14.116 r  u_diex/i___211_carry_i_19/O
                         net (fo=1, routed)           0.000    14.116    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.492 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.492    u_diex/i___211_carry_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.609 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.609    u_diex/i___211_carry_i_7_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.766 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.293    16.059    u_diex/data6[2]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.332    16.391 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.391    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X53Y23         FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.947ns  (logic 5.255ns (37.679%)  route 8.692ns (62.321%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=21, routed)          1.806     2.324    u_diex/EXC[4]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.448 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.529     2.977    u_diex/i___7_carry_i_9_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          1.200     4.301    u_diex/OUTC_reg[5]_0[1]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.152     4.453 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.503     4.956    u_alu/OUTB[5]_i_10[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.687 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.958 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.071     7.029    u_diex/OUTB_reg[6]_1[1]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.373     7.402 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     7.402    u_diex/OUTB[5]_i_13_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.778 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.787    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.061 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.359     9.420    u_diex/data6[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332     9.752 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.752    u_diex/OUTB[4]_i_14_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.150 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.150    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.009    10.273    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.430 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.093    11.522    u_diex/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    11.851 r  u_diex/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    11.851    u_diex/i___211_carry_i_22_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.227 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_diex/i___211_carry_i_14_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.344 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.009    12.353    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.510 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.105    13.615    u_diex/data6[3]
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.332    13.947 r  u_diex/OUTB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.947    u_exmem/POST_ALU_CALC_B[3]
    SLICE_X55Y20         FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.877ns  (logic 4.273ns (35.977%)  route 7.604ns (64.023%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=21, routed)          1.806     2.324    u_diex/EXC[4]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.448 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.529     2.977    u_diex/i___7_carry_i_9_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          1.200     4.301    u_diex/OUTC_reg[5]_0[1]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.152     4.453 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.503     4.956    u_alu/OUTB[5]_i_10[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.687 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.958 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.071     7.029    u_diex/OUTB_reg[6]_1[1]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.373     7.402 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     7.402    u_diex/OUTB[5]_i_13_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.778 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.787    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.061 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          1.359     9.420    u_diex/data6[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332     9.752 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.752    u_diex/OUTB[4]_i_14_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.150 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.150    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.009    10.273    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.430 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.118    11.548    u_diex/data6[4]
    SLICE_X55Y21         LUT6 (Prop_lut6_I2_O)        0.329    11.877 r  u_diex/OUTB[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.877    u_exmem/POST_ALU_CALC_B[4]
    SLICE_X55Y21         FDRE                                         r  u_exmem/OUTB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 3.275ns (34.889%)  route 6.112ns (65.111%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_diex/OUTC_reg[4]/Q
                         net (fo=21, routed)          1.806     2.324    u_diex/EXC[4]
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.448 f  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.529     2.977    u_diex/i___7_carry_i_9_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  u_diex/i___7_carry_i_1/O
                         net (fo=13, routed)          1.200     4.301    u_diex/OUTC_reg[5]_0[1]
    SLICE_X52Y23         LUT2 (Prop_lut2_I1_O)        0.152     4.453 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.503     4.956    u_alu/OUTB[5]_i_10[1]
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731     5.687 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.687    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.958 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.071     7.029    u_diex/OUTB_reg[6]_1[1]
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.373     7.402 r  u_diex/OUTB[5]_i_13/O
                         net (fo=1, routed)           0.000     7.402    u_diex/OUTB[5]_i_13_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.778 r  u_diex/OUTB_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.009     7.787    u_diex/OUTB_reg[5]_i_8_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  u_diex/OUTB_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.904    u_diex/OUTB_reg[5]_i_4_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.061 r  u_diex/OUTB_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.994     9.055    u_diex/data6[5]
    SLICE_X55Y21         LUT6 (Prop_lut6_I2_O)        0.332     9.387 r  u_diex/OUTB[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.387    u_exmem/POST_ALU_CALC_B[5]
    SLICE_X55Y21         FDRE                                         r  u_exmem/OUTB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTOP_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 1.512ns (16.798%)  route 7.489ns (83.202%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE                         0.000     0.000 r  u_exmem/OUTOP_reg[0]/C
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_exmem/OUTOP_reg[0]/Q
                         net (fo=72, routed)          1.282     1.800    u_exmem/MEMOP[0]
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.924 r  u_exmem/mem[1][7]_i_4/O
                         net (fo=168, routed)         4.103     6.027    u_data_memory/Dout_reg[7]_i_14_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.151 r  u_data_memory/Dout[3]_i_25/O
                         net (fo=1, routed)           0.000     6.151    u_data_memory/Dout[3]_i_25_n_0
    SLICE_X59Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     6.363 r  u_data_memory/Dout_reg[3]_i_12/O
                         net (fo=1, routed)           0.000     6.363    u_data_memory/Dout_reg[3]_i_12_n_0
    SLICE_X59Y6          MUXF8 (Prop_muxf8_I1_O)      0.094     6.457 r  u_data_memory/Dout_reg[3]_i_5/O
                         net (fo=1, routed)           0.927     7.385    u_data_memory/Dout_reg[3]_i_5_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I3_O)        0.316     7.701 r  u_data_memory/Dout[3]_i_2/O
                         net (fo=1, routed)           1.176     8.877    u_exmem/Dout_reg[3]
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.124     9.001 r  u_exmem/Dout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.001    u_data_memory/D[3]
    SLICE_X56Y13         FDRE                                         r  u_data_memory/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[9][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 0.828ns (9.540%)  route 7.851ns (90.460%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[4]/C
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTB_reg[4]/Q
                         net (fo=80, routed)          2.770     3.226    u_exmem/MEMB[4]
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.350 f  u_exmem/mem[18][7]_i_2/O
                         net (fo=27, routed)          2.389     5.739    u_exmem/OUTOP_reg[2]_6
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.124     5.863 r  u_exmem/mem[0][7]_i_2__0/O
                         net (fo=16, routed)          1.145     7.008    u_exmem/mem[0][7]_i_2__0_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.132 r  u_exmem/mem[9][7]_i_1__0/O
                         net (fo=8, routed)           1.547     8.679    u_data_memory/mem_reg[9][7]_0[0]
    SLICE_X55Y10         FDRE                                         r  u_data_memory/mem_reg[9][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[9][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 0.828ns (9.540%)  route 7.851ns (90.460%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[4]/C
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTB_reg[4]/Q
                         net (fo=80, routed)          2.770     3.226    u_exmem/MEMB[4]
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.350 f  u_exmem/mem[18][7]_i_2/O
                         net (fo=27, routed)          2.389     5.739    u_exmem/OUTOP_reg[2]_6
    SLICE_X59Y8          LUT3 (Prop_lut3_I1_O)        0.124     5.863 r  u_exmem/mem[0][7]_i_2__0/O
                         net (fo=16, routed)          1.145     7.008    u_exmem/mem[0][7]_i_2__0_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.132 r  u_exmem/mem[9][7]_i_1__0/O
                         net (fo=8, routed)           1.547     8.679    u_data_memory/mem_reg[9][7]_0[0]
    SLICE_X55Y10         FDRE                                         r  u_data_memory/mem_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/Dout_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.669ns  (logic 1.455ns (16.783%)  route 7.214ns (83.217%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE                         0.000     0.000 r  u_exmem/OUTA_reg[0]/C
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_exmem/OUTA_reg[0]/Q
                         net (fo=13, routed)          1.334     1.790    u_exmem/MEMA[0]
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     1.914 r  u_exmem/mem[1][7]_i_3/O
                         net (fo=170, routed)         4.093     6.007    u_data_memory/Dout_reg[7]_i_14_1
    SLICE_X55Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.131 r  u_data_memory/Dout[6]_i_26/O
                         net (fo=1, routed)           0.000     6.131    u_data_memory/Dout[6]_i_26_n_0
    SLICE_X55Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     6.348 r  u_data_memory/Dout_reg[6]_i_12/O
                         net (fo=1, routed)           0.000     6.348    u_data_memory/Dout_reg[6]_i_12_n_0
    SLICE_X55Y8          MUXF8 (Prop_muxf8_I1_O)      0.094     6.442 r  u_data_memory/Dout_reg[6]_i_5/O
                         net (fo=1, routed)           0.705     7.148    u_data_memory/Dout_reg[6]_i_5_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.316     7.464 r  u_data_memory/Dout[6]_i_2/O
                         net (fo=1, routed)           1.082     8.545    u_exmem/Dout_reg[6]
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.124     8.669 r  u_exmem/Dout[6]_i_1/O
                         net (fo=1, routed)           0.000     8.669    u_data_memory/D[6]
    SLICE_X56Y13         FDRE                                         r  u_data_memory/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  u_diex/OUTA_reg[1]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_diex/OUTA_reg[1]/Q
                         net (fo=1, routed)           0.082     0.246    u_exmem/EXA[1]
    SLICE_X51Y19         FDRE                                         r  u_exmem/OUTA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  u_register_file/QB_reg[5]/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QB_reg[5]/Q
                         net (fo=1, routed)           0.110     0.256    u_diex/Q[5]
    SLICE_X52Y16         FDRE                                         r  u_diex/OUTC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/mem_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/QB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.191ns (73.677%)  route 0.068ns (26.323%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  u_register_file/mem_reg[2][2]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/mem_reg[2][2]/Q
                         net (fo=2, routed)           0.068     0.214    u_memre/Q[2]
    SLICE_X52Y15         LUT5 (Prop_lut5_I1_O)        0.045     0.259 r  u_memre/QB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.259    u_register_file/QB_reg[7]_1[2]
    SLICE_X52Y15         FDRE                                         r  u_register_file/QB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  u_memre/OUTB_reg[7]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[7]/Q
                         net (fo=18, routed)          0.128     0.269    u_register_file/D[7]
    SLICE_X54Y14         FDRE                                         r  u_register_file/mem_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.720%)  route 0.132ns (48.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  u_memre/OUTB_reg[2]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[2]/Q
                         net (fo=18, routed)          0.132     0.273    u_register_file/D[2]
    SLICE_X55Y15         FDRE                                         r  u_register_file/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/mem1_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            stdout/output1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDSE                         0.000     0.000 r  stdout/mem1_reg[0]/C
    SLICE_X58Y18         FDSE (Prop_fdse_C_Q)         0.146     0.146 r  stdout/mem1_reg[0]/Q
                         net (fo=1, routed)           0.086     0.232    u_exmem/mem1[0]
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.045     0.277 r  u_exmem/output1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.277    stdout/output1_reg[7]_0[0]
    SLICE_X59Y18         FDRE                                         r  stdout/output1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  u_register_file/QB_reg[3]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[3]/Q
                         net (fo=1, routed)           0.110     0.277    u_diex/Q[3]
    SLICE_X55Y16         FDRE                                         r  u_diex/OUTC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.167ns (60.251%)  route 0.110ns (39.749%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE                         0.000     0.000 r  u_register_file/QB_reg[4]/C
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[4]/Q
                         net (fo=1, routed)           0.110     0.277    u_diex/Q[4]
    SLICE_X52Y16         FDRE                                         r  u_diex/OUTC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE                         0.000     0.000 r  u_pc/cnt_reg[3]/C
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_pc/cnt_reg[3]/Q
                         net (fo=3, routed)           0.113     0.277    u_pc/cnt_reg[3]
    SLICE_X45Y19         FDRE                                         r  u_pc/aleasFreeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stdout/mem2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stdout/output2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.195ns (67.236%)  route 0.095ns (32.764%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  stdout/mem2_reg[4]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  stdout/mem2_reg[4]/Q
                         net (fo=1, routed)           0.095     0.241    u_exmem/mem2[4]
    SLICE_X62Y20         LUT3 (Prop_lut3_I2_O)        0.049     0.290 r  u_exmem/output2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.290    stdout/output2_reg[7]_0[4]
    SLICE_X62Y20         FDRE                                         r  stdout/output2_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 4.630ns (49.768%)  route 4.673ns (50.232%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.798     7.364    stdout/digit_sel[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.663 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.969     8.632    stdout/sel0[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.152     8.784 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.905    10.689    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    14.449 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.449    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.599ns (49.542%)  route 4.685ns (50.458%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.798     7.364    stdout/digit_sel[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.663 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.977     8.640    stdout/sel0[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.146     8.786 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.909    10.695    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    14.430 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.430    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.601ns (50.276%)  route 4.551ns (49.724%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.798     7.364    stdout/digit_sel[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.663 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.036     8.698    stdout/sel0[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.150     8.848 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.717    10.565    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.733    14.298 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.298    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 4.377ns (48.249%)  route 4.695ns (51.751%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.798     7.364    stdout/digit_sel[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.663 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.036     8.698    stdout/sel0[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.822 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.861    10.683    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.218 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.218    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.362ns (49.584%)  route 4.435ns (50.416%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.798     7.364    stdout/digit_sel[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.663 f  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.969     8.632    stdout/sel0[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.124     8.756 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.423    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.943 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.943    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.788ns  (logic 4.346ns (49.461%)  route 4.441ns (50.539%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.798     7.364    stdout/digit_sel[1]
    SLICE_X61Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.663 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.977     8.640    stdout/sel0[1]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.764 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    10.429    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.934 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.934    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.307ns  (logic 4.353ns (52.399%)  route 3.954ns (47.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.630     7.196    stdout/digit_sel[1]
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.299     7.495 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.603     8.097    stdout/sel0[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.221 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.721     9.942    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.453 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.453    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.030ns  (logic 4.449ns (55.405%)  route 3.581ns (44.595%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.653     7.219    sevenseg/digit_sel[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.325     7.544 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.928     9.471    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.176 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.176    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.945ns  (logic 4.464ns (56.193%)  route 3.480ns (43.807%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.645     7.211    sevenseg/digit_sel[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.327     7.538 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.835     9.373    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.091 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.091    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.241ns (55.511%)  route 3.399ns (44.489%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.146    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.645     7.211    sevenseg/digit_sel[1]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.299     7.510 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.754     9.263    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.786 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.786    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.443ns (63.767%)  route 0.820ns (36.233%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.321     1.931    stdout/digit_sel[0]
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.976 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.136     2.112    stdout/sel0[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.045     2.157 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.520    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.732 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.732    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.410ns (61.844%)  route 0.870ns (38.156%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.491     2.101    sevenseg/digit_sel[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.525    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.749 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.749    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.386ns (60.583%)  route 0.902ns (39.417%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.502     2.112    sevenseg/digit_sel[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.557    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.757 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.757    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.464ns (61.797%)  route 0.905ns (38.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.491     2.101    sevenseg/digit_sel[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.560    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.839 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.839    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.437ns (60.602%)  route 0.934ns (39.398%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.320     1.930    stdout/digit_sel[0]
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.282     2.256    stdout/sel0[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.045     2.301 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.634    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.840 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.840    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.452ns (60.779%)  route 0.937ns (39.221%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.320     1.930    stdout/digit_sel[0]
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.281     2.255    stdout/sel0[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.045     2.300 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.637    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.858 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.858    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.467ns (61.118%)  route 0.933ns (38.882%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.314     1.924    stdout/digit_sel[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.969 f  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.206     2.175    stdout/sel0[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.045     2.220 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.633    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.869 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.869    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.528ns (63.426%)  route 0.881ns (36.574%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.314     1.924    stdout/digit_sel[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.969 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.206     2.175    stdout/sel0[0]
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.046     2.221 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.582    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.296     3.878 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.878    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.451ns (60.104%)  route 0.963ns (39.896%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.502     2.112    sevenseg/digit_sel[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.044     2.156 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.462     2.617    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.883 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.883    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.530ns (59.927%)  route 1.023ns (40.073%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.320     1.930    stdout/digit_sel[0]
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.282     2.256    stdout/sel0[2]
    SLICE_X64Y17         LUT4 (Prop_lut4_I2_O)        0.046     2.302 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.724    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     4.023 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.023    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





