
*** Running vivado
    with args -log FPGA_HERO.vds -m64 -mode batch -messageDb vivado.pb -notrace -source FPGA_HERO.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source FPGA_HERO.tcl -notrace
Command: synth_design -top FPGA_HERO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 263.297 ; gain = 86.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPGA_HERO' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/datapath.sv:2]
INFO: [Synth 8-638] synthesizing module 'PushButton_Debouncer' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/PushButton_Debouncer.sv:1]
INFO: [Synth 8-256] done synthesizing module 'PushButton_Debouncer' (1#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/PushButton_Debouncer.sv:1]
INFO: [Synth 8-638] synthesizing module 'sec1counter' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/counters.sv:30]
INFO: [Synth 8-256] done synthesizing module 'sec1counter' (2#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/counters.sv:30]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/counters.sv:21]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/counters.sv:21]
INFO: [Synth 8-638] synthesizing module 'songData' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/new/songData.sv:1]
INFO: [Synth 8-256] done synthesizing module 'songData' (4#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/new/songData.sv:1]
INFO: [Synth 8-638] synthesizing module 'equalityCheck' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/equalityCheck.sv:1]
INFO: [Synth 8-256] done synthesizing module 'equalityCheck' (5#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/equalityCheck.sv:1]
INFO: [Synth 8-638] synthesizing module 'pointKeeper' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/pointKeeper.sv:1]
INFO: [Synth 8-256] done synthesizing module 'pointKeeper' (6#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/pointKeeper.sv:1]
INFO: [Synth 8-638] synthesizing module 'songProgress' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/songProgress.sv:1]
INFO: [Synth 8-256] done synthesizing module 'songProgress' (7#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/songProgress.sv:1]
INFO: [Synth 8-638] synthesizing module 'seg7' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/seg7.sv:31]
INFO: [Synth 8-226] default block is never used [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/seg7.sv:86]
INFO: [Synth 8-256] done synthesizing module 'seg7' (8#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/seg7.sv:31]
INFO: [Synth 8-638] synthesizing module 'vgaTop' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/NERP_demo/NERP_demo_top.v:21]
INFO: [Synth 8-638] synthesizing module 'clockdiv' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/NERP_demo/clockdiv.v:21]
INFO: [Synth 8-256] done synthesizing module 'clockdiv' (9#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/NERP_demo/clockdiv.v:21]
INFO: [Synth 8-638] synthesizing module 'vga640x480' [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/NERP_demo/vga640x480.v:21]
	Parameter hpixels bound to: 800 - type: integer 
	Parameter vlines bound to: 521 - type: integer 
	Parameter hpulse bound to: 96 - type: integer 
	Parameter vpulse bound to: 2 - type: integer 
	Parameter hbp bound to: 144 - type: integer 
	Parameter hfp bound to: 784 - type: integer 
	Parameter vbp bound to: 31 - type: integer 
	Parameter vfp bound to: 511 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga640x480' (10#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/NERP_demo/vga640x480.v:21]
INFO: [Synth 8-256] done synthesizing module 'vgaTop' (11#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/NERP_demo/NERP_demo_top.v:21]
WARNING: [Synth 8-3848] Net songplay in module/entity FPGA_HERO does not have driver. [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/datapath.sv:4]
INFO: [Synth 8-256] done synthesizing module 'FPGA_HERO' (12#1) [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/sources_1/imports/Desktop/working/datapath.sv:2]
WARNING: [Synth 8-3331] design FPGA_HERO has unconnected port songplay
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 297.574 ; gain = 120.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 297.574 ; gain = 120.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/srhar/Desktop/Combined/VGAHero/VGAHero.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 586.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (50) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "notes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hsync" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vsync" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	  95 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PushButton_Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sec1counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module songData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	  95 Input      5 Bit        Muxes := 1     
Module pointKeeper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module songProgress 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
Module seg7 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module vga640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (50) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "deb1/PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb2/PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb3/PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb4/PB_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb5/PB_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design FPGA_HERO has port dp driven by constant 1
WARNING: [Synth 8-3331] design FPGA_HERO has unconnected port songplay
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 586.305 ; gain = 409.465

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[2] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[3] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[4] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[5] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[6] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[7] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[8] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[9] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[10] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[11] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[12] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[13] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[14] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[15] ) is unused and will be removed from module FPGA_HERO.
WARNING: [Synth 8-3332] Sequential element (\VGA/U1/q_reg[16] ) is unused and will be removed from module FPGA_HERO.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 586.305 ; gain = 409.465

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 586.305 ; gain = 409.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |   153|
|4     |LUT2   |    28|
|5     |LUT3   |    15|
|6     |LUT4   |    35|
|7     |LUT5   |    70|
|8     |LUT6   |    70|
|9     |MUXF7  |     5|
|10    |FDCE   |    72|
|11    |FDRE   |   145|
|12    |IBUF   |     7|
|13    |OBUF   |    42|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------------------+------+
|      |Instance       |Module                 |Cells |
+------+---------------+-----------------------+------+
|1     |top            |                       |   683|
|2     |  VGA          |vgaTop                 |    75|
|3     |    U1         |clockdiv               |     5|
|4     |    U3         |vga640x480             |    70|
|5     |  c            |counter                |    51|
|6     |  deb1         |PushButton_Debouncer   |    44|
|7     |  deb2         |PushButton_Debouncer_0 |    44|
|8     |  deb3         |PushButton_Debouncer_1 |    44|
|9     |  deb4         |PushButton_Debouncer_2 |    44|
|10    |  deb5         |PushButton_Debouncer_3 |    44|
|11    |  display_ctrl |seg7                   |    47|
|12    |  pk           |pointKeeper            |    28|
|13    |  sc           |sec1counter            |   190|
|14    |  sd           |songData               |     7|
|15    |  sp           |songProgress           |    14|
+------+---------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 589.691 ; gain = 91.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 589.691 ; gain = 412.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 589.691 ; gain = 380.570
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 589.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 04 03:58:02 2016...
