INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/db_fsm_early.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_fsm_early
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ncking/Projects/Vivado/ECE-4305_Lab3v2/ECE-4305_Lab3v2.srcs/sim_1/new/test_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
