###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       144130   # Number of WRITE/WRITEP commands
num_reads_done                 =       750563   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       567767   # Number of read row buffer hits
num_read_cmds                  =       750566   # Number of READ/READP commands
num_writes_done                =       144172   # Number of read requests issued
num_write_row_hits             =        97995   # Number of write row buffer hits
num_act_cmds                   =       229994   # Number of ACT commands
num_pre_cmds                   =       229963   # Number of PRE commands
num_ondemand_pres              =       206573   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9407372   # Cyles of rank active rank.0
rank_active_cycles.1           =      9134357   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       592628   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       865643   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       841304   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12831   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9453   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3468   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          743   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          860   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1117   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1151   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1285   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1989   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20585   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          146   # Write cmd latency (cycles)
write_latency[40-59]           =          177   # Write cmd latency (cycles)
write_latency[60-79]           =          325   # Write cmd latency (cycles)
write_latency[80-99]           =          699   # Write cmd latency (cycles)
write_latency[100-119]         =         1358   # Write cmd latency (cycles)
write_latency[120-139]         =         2361   # Write cmd latency (cycles)
write_latency[140-159]         =         3492   # Write cmd latency (cycles)
write_latency[160-179]         =         4434   # Write cmd latency (cycles)
write_latency[180-199]         =         5356   # Write cmd latency (cycles)
write_latency[200-]            =       125771   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       277325   # Read request latency (cycles)
read_latency[40-59]            =        87657   # Read request latency (cycles)
read_latency[60-79]            =       108432   # Read request latency (cycles)
read_latency[80-99]            =        51264   # Read request latency (cycles)
read_latency[100-119]          =        37772   # Read request latency (cycles)
read_latency[120-139]          =        29558   # Read request latency (cycles)
read_latency[140-159]          =        19701   # Read request latency (cycles)
read_latency[160-179]          =        15284   # Read request latency (cycles)
read_latency[180-199]          =        12395   # Read request latency (cycles)
read_latency[200-]             =       111173   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.19497e+08   # Write energy
read_energy                    =  3.02628e+09   # Read energy
act_energy                     =  6.29264e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.84461e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.15509e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8702e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69984e+09   # Active standby energy rank.1
average_read_latency           =      123.759   # Average read request latency (cycles)
average_interarrival           =      11.1756   # Average request interarrival latency (cycles)
total_energy                   =  1.73497e+10   # Total energy (pJ)
average_power                  =      1734.97   # Average power (mW)
average_bandwidth              =      7.63507   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       149716   # Number of WRITE/WRITEP commands
num_reads_done                 =       822084   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       632074   # Number of read row buffer hits
num_read_cmds                  =       822082   # Number of READ/READP commands
num_writes_done                =       149747   # Number of read requests issued
num_write_row_hits             =        98363   # Number of write row buffer hits
num_act_cmds                   =       242541   # Number of ACT commands
num_pre_cmds                   =       242511   # Number of PRE commands
num_ondemand_pres              =       217389   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9302716   # Cyles of rank active rank.0
rank_active_cycles.1           =      9265088   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       697284   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       734912   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       920167   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11535   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9579   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2929   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          722   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          844   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1149   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1151   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1295   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2037   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20428   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          105   # Write cmd latency (cycles)
write_latency[40-59]           =          127   # Write cmd latency (cycles)
write_latency[60-79]           =          221   # Write cmd latency (cycles)
write_latency[80-99]           =          552   # Write cmd latency (cycles)
write_latency[100-119]         =         1063   # Write cmd latency (cycles)
write_latency[120-139]         =         2013   # Write cmd latency (cycles)
write_latency[140-159]         =         3219   # Write cmd latency (cycles)
write_latency[160-179]         =         4252   # Write cmd latency (cycles)
write_latency[180-199]         =         5210   # Write cmd latency (cycles)
write_latency[200-]            =       132943   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       282878   # Read request latency (cycles)
read_latency[40-59]            =        98823   # Read request latency (cycles)
read_latency[60-79]            =       113725   # Read request latency (cycles)
read_latency[80-99]            =        58912   # Read request latency (cycles)
read_latency[100-119]          =        43293   # Read request latency (cycles)
read_latency[120-139]          =        34422   # Read request latency (cycles)
read_latency[140-159]          =        23510   # Read request latency (cycles)
read_latency[160-179]          =        18390   # Read request latency (cycles)
read_latency[180-199]          =        14758   # Read request latency (cycles)
read_latency[200-]             =       133372   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.47382e+08   # Write energy
read_energy                    =  3.31463e+09   # Read energy
act_energy                     =  6.63592e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.34696e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.52758e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80489e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78141e+09   # Active standby energy rank.1
average_read_latency           =      131.655   # Average read request latency (cycles)
average_interarrival           =      10.2896   # Average request interarrival latency (cycles)
total_energy                   =   1.7704e+10   # Total energy (pJ)
average_power                  =       1770.4   # Average power (mW)
average_bandwidth              =      8.29296   # Average bandwidth
