# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../exp_2.5/4位计数器/count_4.v" \
"../../../../../../exp_2.5/4位计数器/test_count_4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
