// Seed: 2408108113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_5;
  if (1) wire id_6;
  else assign id_2 = id_5 << id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0(
      id_3, id_1, id_4, id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9
    , id_13,
    output logic id_10,
    output wire id_11
);
  always id_1 = id_6 ^ 1 - 1;
  module_0(
      id_13, id_13, id_13, id_13
  );
  initial if (1'd0) if (id_6 == "" - id_4) id_10 <= 1'b0;
endmodule
