Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Caras.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Caras.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Caras"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Caras
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\ReconocimientosCaras\Caras.vhd" into library work
Parsing entity <Caras>.
Parsing architecture <CarasArq> of entity <caras>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Caras> (architecture <CarasArq>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Caras>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\ReconocimientosCaras\Caras.vhd".
    Found 26-bit register for signal <cnt>.
    Found 4-bit register for signal <edo_presente>.
    Found 1-bit register for signal <led>.
    Found finite state machine <FSM_0> for signal <edo_presente>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 12                                             |
    | Inputs             | 0                                              |
    | Outputs            | 20                                             |
    | Clock              | led (rising_edge)                              |
    | Power Up State     | d0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <cnt[0]_GND_5_o_add_4_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Caras> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 26-bit register                                       : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Caras>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Caras> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <edo_presente[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 d0    | 000000000001
 d1    | 000000000010
 d2    | 000000000100
 d3    | 000000001000
 d4    | 000000010000
 d5    | 000000100000
 d6    | 000001000000
 d7    | 000010000000
 d8    | 000100000000
 d9    | 001000000000
 d10   | 010000000000
 d11   | 100000000000
-----------------------

Optimizing unit <Caras> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Caras, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Caras> :
	Found 3-bit shift register for signal <edo_presente_FSM_FFd11-In>.
Unit <Caras> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Caras.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 132
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 25
#      LUT2                        : 28
#      LUT3                        : 4
#      LUT4                        : 9
#      LUT5                        : 1
#      LUT6                        : 11
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 37
#      FD                          : 36
#      FDE                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      OBUF                        : 31

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  18224     0%  
 Number of Slice LUTs:                   80  out of   9112     0%  
    Number used as Logic:                79  out of   9112     0%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      51  out of     88    57%  
   Number with an unused LUT:             8  out of     88     9%  
   Number of fully used LUT-FF pairs:    29  out of     88    32%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
led_OBUF                           | NONE(edo_presente_FSM_FFd11)| 11    |
clk                                | BUFGP                       | 27    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.037ns (Maximum Frequency: 247.727MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.167ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_OBUF'
  Clock period: 1.415ns (frequency: 706.714MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               1.415ns (Levels of Logic = 0)
  Source:            Mshreg_edo_presente_FSM_FFd11-In (FF)
  Destination:       edo_presente_FSM_FFd11-In (FF)
  Source Clock:      led_OBUF rising
  Destination Clock: led_OBUF rising

  Data Path: Mshreg_edo_presente_FSM_FFd11-In to edo_presente_FSM_FFd11-In
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.313   0.000  Mshreg_edo_presente_FSM_FFd11-In (Mshreg_edo_presente_FSM_FFd11-In)
     FDE:D                     0.102          edo_presente_FSM_FFd11-In
    ----------------------------------------
    Total                      1.415ns (1.415ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.037ns (frequency: 247.727MHz)
  Total number of paths / destination ports: 1080 / 27
-------------------------------------------------------------------------
Delay:               4.037ns (Levels of Logic = 3)
  Source:            cnt_11 (FF)
  Destination:       cnt_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_11 to cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  cnt_11 (cnt_11)
     LUT6:I0->O            5   0.203   0.962  GND_5_o_GND_5_o_equal_1_o<0>14_SW0 (N8)
     LUT6:I2->O           13   0.203   0.933  GND_5_o_GND_5_o_equal_4_o<0> (GND_5_o_GND_5_o_equal_4_o)
     LUT2:I1->O            1   0.205   0.000  cnt_24_rstpot (cnt_24_rstpot)
     FD:D                      0.102          cnt_24
    ----------------------------------------
    Total                      4.037ns (1.160ns logic, 2.877ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_OBUF'
  Total number of paths / destination ports: 125 / 30
-------------------------------------------------------------------------
Offset:              5.167ns (Levels of Logic = 2)
  Source:            edo_presente_FSM_FFd10 (FF)
  Destination:       b<3> (PAD)
  Source Clock:      led_OBUF rising

  Data Path: edo_presente_FSM_FFd10 to b<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  edo_presente_FSM_FFd10 (edo_presente_FSM_FFd10)
     LUT5:I0->O            9   0.203   0.829  d<1>1 (d_1_OBUF)
     OBUF:I->O                 2.571          b_3_OBUF (b<3>)
    ----------------------------------------
    Total                      5.167ns (3.221ns logic, 1.946ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.950ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.932  led (led_OBUF)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      3.950ns (3.018ns logic, 0.932ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.037|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock led_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
led_OBUF       |    1.415|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.26 secs
 
--> 

Total memory usage is 293820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

