Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sat Jun 26 15:52:07 2021
| Host         : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file S7_wrapper_timing_summary_routed.rpt -pb S7_wrapper_timing_summary_routed.pb -rpx S7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : S7_wrapper
| Device       : 7s100-fgga676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 221 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0               106292        0.011        0.000                      0               105846        0.264        0.000                       0                 39392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
axi_c2c_selio_rx_diff_clk_in_p  {0.000 5.000}        10.000          100.000         
  clk_out                       {2.500 7.500}        10.000          100.000         
  clkfbout                      {0.000 5.000}        10.000          100.000         
clk_200                         {0.000 2.500}        5.000           200.000         
  clk_out1_S7_clk_wiz_1_0       {0.000 5.000}        10.000          100.000         
  clk_out2_S7_clk_wiz_1_0       {0.000 2.500}        5.000           200.000         
  clkfbout_S7_clk_wiz_1_0       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_diff_clk_in_p                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out                             3.006        0.000                      0                 2068        0.037        0.000                      0                 1768        3.750        0.000                       0                   913  
  clkfbout                                                                                                                                                                        7.845        0.000                       0                     3  
clk_200                               4.118        0.000                      0                    1        0.190        0.000                      0                    1        0.264        0.000                       0                     5  
  clk_out1_S7_clk_wiz_1_0             0.260        0.000                      0                49704        0.011        0.000                      0                49613        3.750        0.000                       0                 18660  
  clk_out2_S7_clk_wiz_1_0             0.166        0.000                      0                52433        0.028        0.000                      0                52433        1.250        0.000                       0                 19807  
  clkfbout_S7_clk_wiz_1_0                                                                                                                                                         2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_S7_clk_wiz_1_0  clk_out                        8.474        0.000                      0                   21                                                                        
clk_out                  clk_out1_S7_clk_wiz_1_0        7.301        0.000                      0                   43                                                                        
clk_out2_S7_clk_wiz_1_0  clk_out1_S7_clk_wiz_1_0        1.660        0.000                      0                  710        0.053        0.000                      0                  710  
clk_out1_S7_clk_wiz_1_0  clk_out2_S7_clk_wiz_1_0        0.510        0.000                      0                 2422        0.040        0.000                      0                 2422  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out                  clk_out                       11.023        0.000                      0                   17        0.665        0.000                      0                   17  
**async_default**        clk_out1_S7_clk_wiz_1_0  clk_out1_S7_clk_wiz_1_0        5.324        0.000                      0                  102        0.257        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_diff_clk_in_p
  To Clock:  axi_c2c_selio_rx_diff_clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_diff_clk_in_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { S_c2c_rxclk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        3.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.565ns  (logic 0.580ns (8.835%)  route 5.985ns (91.165%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          1.206     6.565    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X64Y141        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y141        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[12]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.565ns  (logic 0.580ns (8.835%)  route 5.985ns (91.165%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          1.206     6.565    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X64Y141        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y141        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[14]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.565ns  (logic 0.580ns (8.835%)  route 5.985ns (91.165%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          1.206     6.565    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X64Y141        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y141        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[15]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.565ns  (logic 0.580ns (8.835%)  route 5.985ns (91.165%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          1.206     6.565    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X64Y141        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y141        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[9]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.259ns  (logic 0.580ns (9.267%)  route 5.679ns (90.733%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          0.900     6.259    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X66Y140        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y140        FDRE (Setup_fdre_C_R)       -0.524     9.476    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[0]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        6.455ns  (logic 1.699ns (26.321%)  route 4.756ns (73.679%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 10.547 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.380ns = ( 1.120 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.692     1.120    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X77Y144        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y144        FDRE (Prop_fdre_C_Q)         0.456     1.576 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/Q
                         net (fo=110, routed)         2.884     4.460    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[4]
    SLICE_X75Y136        LUT5 (Prop_lut5_I3_O)        0.150     4.610 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          1.872     6.482    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.326     6.808 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.808    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_i_3_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.341 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.341    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.458 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.458    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__0_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.575 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.575    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f0_val0
    SLICE_X80Y135        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    13.391 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    14.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299     7.254 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628     8.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.973 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.574    10.547    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X80Y135        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]/C
                         clock pessimism              0.534    11.081    
                         clock uncertainty           -0.067    11.014    
    SLICE_X80Y135        FDRE (Setup_fdre_C_D)       -0.150    10.864    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[0]
  -------------------------------------------------------------------
                         required time                         10.864    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.259ns  (logic 0.580ns (9.267%)  route 5.679ns (90.733%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          0.900     6.259    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X67Y140        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y140        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[10]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.259ns  (logic 0.580ns (9.267%)  route 5.679ns (90.733%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          0.900     6.259    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X67Y140        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y140        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[19]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.259ns  (logic 0.580ns (9.267%)  route 5.679ns (90.733%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          0.900     6.259    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X67Y140        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y140        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[21]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.259ns  (logic 0.580ns (9.267%)  route 5.679ns (90.733%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         4.779     5.235    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]
    SLICE_X69Y139        LUT2 (Prop_lut2_I0_O)        0.124     5.359 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sio_mast_calib_fsm.timeout[23]_i_1/O
                         net (fo=24, routed)          0.900     6.259    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/SR[0]
    SLICE_X67Y140        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y140        FDRE (Setup_fdre_C_R)       -0.429     9.571    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sio_mast_calib_fsm.timeout_reg[22]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  3.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 2.006 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.551     2.006    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X63Y133        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y133        FDRE (Prop_fdre_C_Q)         0.141     2.147 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056     2.203    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.405     2.019    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.166    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 1.614 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X67Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.056     2.206    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA0
    SLICE_X66Y134        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.822     1.614    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X66Y134        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.407     2.022    
    SLICE_X66Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.169    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMD32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMS32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMS32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 2.009 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363     2.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440     3.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369     0.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.554     2.009    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X64Y134        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.141     2.150 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=35, routed)          0.210     2.359    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X62Y133        RAMS32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397     2.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480     3.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153     0.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.821     1.613    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X62Y133        RAMS32                                       r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.428     2.042    
    SLICE_X62Y133        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.282    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y24     S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y119    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y138    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y142    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y132    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y145    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y140    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y139    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y109    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y110    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y133    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y134    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y135    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y135    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        4.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 9.464 - 5.000 ) 
    Source Clock Delay      (SCD):    4.735ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.682     4.735    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X85Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.419     5.154 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.157     5.311    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X85Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.565     9.464    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X85Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism              0.270     9.735    
                         clock uncertainty           -0.035     9.699    
    SLICE_X85Y126        FDRE (Setup_fdre_C_D)       -0.270     9.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  4.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.583     1.620    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X85Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.128     1.748 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.054     1.802    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X85Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.851     1.981    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X85Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism             -0.361     1.620    
    SLICE_X85Y126        FDRE (Hold_fdre_C_D)        -0.008     1.612    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X85Y126    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen_us.reset_idelay_Ctrl_cdc_to_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_S7_clk_wiz_1_0
  To Clock:  clk_out1_S7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 0.419ns (4.392%)  route 9.122ns (95.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X55Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.419     5.074 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/Q
                         net (fo=91, routed)          9.122    14.195    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X21Y43         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.682    14.585    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y43         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[21]/C
                         clock pessimism              0.152    14.737    
                         clock uncertainty           -0.066    14.670    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.215    14.455    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[21]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 0.456ns (4.756%)  route 9.132ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 14.568 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X52Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.456     5.111 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/Q
                         net (fo=174, routed)         9.132    14.243    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X22Y24         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.665    14.568    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y24         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[2]/C
                         clock pessimism              0.152    14.720    
                         clock uncertainty           -0.066    14.653    
    SLICE_X22Y24         FDRE (Setup_fdre_C_D)       -0.081    14.572    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[2]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg224_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.456ns (4.764%)  route 9.115ns (95.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 14.566 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X52Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.456     5.111 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/Q
                         net (fo=174, routed)         9.115    14.226    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X28Y25         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg224_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.663    14.566    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y25         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg224_reg[2]/C
                         clock pessimism              0.152    14.718    
                         clock uncertainty           -0.066    14.651    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.093    14.558    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg224_reg[2]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.419ns (4.450%)  route 8.997ns (95.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X55Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.419     5.074 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/Q
                         net (fo=91, routed)          8.997    14.071    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X22Y43         FDSE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.682    14.585    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y43         FDSE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[21]/C
                         clock pessimism              0.152    14.737    
                         clock uncertainty           -0.066    14.670    
    SLICE_X22Y43         FDSE (Setup_fdse_C_D)       -0.237    14.433    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg225_reg[21]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 0.456ns (4.747%)  route 9.150ns (95.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X52Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.456     5.111 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[9]/Q
                         net (fo=150, routed)         9.150    14.261    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X19Y33         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676    14.579    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y33         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[9]/C
                         clock pessimism              0.152    14.731    
                         clock uncertainty           -0.066    14.664    
    SLICE_X19Y33         FDRE (Setup_fdre_C_D)       -0.040    14.624    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[9]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.412ns  (logic 0.419ns (4.452%)  route 8.993ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X55Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.419     5.074 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/Q
                         net (fo=91, routed)          8.993    14.066    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X21Y44         FDSE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.682    14.585    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y44         FDSE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[21]/C
                         clock pessimism              0.152    14.737    
                         clock uncertainty           -0.066    14.670    
    SLICE_X21Y44         FDSE (Setup_fdse_C_D)       -0.237    14.433    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg229_reg[21]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg241_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 0.419ns (4.463%)  route 8.969ns (95.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X55Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.419     5.074 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[21]/Q
                         net (fo=91, routed)          8.969    14.042    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[21]
    SLICE_X29Y41         FDSE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg241_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.679    14.582    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y41         FDSE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg241_reg[21]/C
                         clock pessimism              0.152    14.734    
                         clock uncertainty           -0.066    14.667    
    SLICE_X29Y41         FDSE (Setup_fdse_C_D)       -0.237    14.430    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg241_reg[21]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 0.456ns (4.860%)  route 8.927ns (95.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 14.416 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X55Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.456     5.111 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/Q
                         net (fo=51, routed)          8.927    14.038    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X29Y52         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.513    14.416    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y52         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[22]/C
                         clock pessimism              0.152    14.568    
                         clock uncertainty           -0.066    14.502    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)       -0.067    14.435    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg230_reg[22]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg160_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 0.456ns (4.805%)  route 9.034ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 14.576 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X52Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDRE (Prop_fdre_C_Q)         0.456     5.111 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[2]/Q
                         net (fo=174, routed)         9.034    14.144    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X45Y45         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg160_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.673    14.576    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y45         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg160_reg[2]/C
                         clock pessimism              0.152    14.728    
                         clock uncertainty           -0.066    14.661    
    SLICE_X45Y45         FDRE (Setup_fdre_C_D)       -0.108    14.553    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg160_reg[2]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg192_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 0.456ns (4.872%)  route 8.904ns (95.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.655ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.600     4.655    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X55Y139        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_fdre_C_Q)         0.456     5.111 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[22]/Q
                         net (fo=51, routed)          8.904    14.015    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X31Y54         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg192_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.511    14.414    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y54         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg192_reg[22]/C
                         clock pessimism              0.152    14.566    
                         clock uncertainty           -0.066    14.500    
    SLICE_X31Y54         FDRE (Setup_fdre_C_D)       -0.067    14.433    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg192_reg[22]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.951%)  route 0.157ns (55.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.552     1.591    S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y119        FDRE                                         r  S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.128     1.719 r  S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/Q
                         net (fo=1, routed)           0.157     1.876    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[48]
    SLICE_X49Y118        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.817     1.949    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y118        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]/C
                         clock pessimism             -0.097     1.852    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.013     1.865    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 S7_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.934%)  route 0.193ns (54.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.553     1.592    S7_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y118        FDRE                                         r  S7_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y118        FDRE (Prop_fdre_C_Q)         0.164     1.756 r  S7_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[61]/Q
                         net (fo=1, routed)           0.193     1.949    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[54]
    SLICE_X50Y117        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.818     1.950    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y117        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
                         clock pessimism             -0.097     1.853    
    SLICE_X50Y117        FDRE (Hold_fdre_C_D)         0.076     1.929    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg52_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/res_loc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.292%)  route 0.200ns (58.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.560     1.599    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg52_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg52_reg[1]/Q
                         net (fo=3, routed)           0.200     1.940    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/res[1]
    SLICE_X50Y100        FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/res_loc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.827     1.959    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/aclk
    SLICE_X50Y100        FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/res_loc_reg[1]/C
                         clock pessimism             -0.092     1.867    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.053     1.920    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/res_loc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.092%)  route 0.211ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.552     1.591    S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y119        FDRE                                         r  S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]/Q
                         net (fo=1, routed)           0.211     1.942    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[38]
    SLICE_X49Y118        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.817     1.949    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y118        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                         clock pessimism             -0.097     1.852    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.070     1.922    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/cnt_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.837%)  route 0.213ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.559     1.598    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/aclk
    SLICE_X47Y107        FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/cnt_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     1.739 r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/cnt_i_reg[31]/Q
                         net (fo=1, routed)           0.213     1.952    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM1_cnt_i[31]
    SLICE_X49Y105        FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.826     1.958    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y105        FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[31]/C
                         clock pessimism             -0.097     1.861    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.070     1.931    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.381%)  route 0.208ns (59.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.552     1.591    S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y119        FDRE                                         r  S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  S7_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[43]/Q
                         net (fo=1, routed)           0.208     1.940    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[36]
    SLICE_X49Y117        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.818     1.950    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X49Y117        FDRE                                         r  S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]/C
                         clock pessimism             -0.097     1.853    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.066     1.919    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/irq_mask_loc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.034%)  route 0.220ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.560     1.599    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg62_reg[0]/Q
                         net (fo=3, routed)           0.220     1.960    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/irq_mask
    SLICE_X50Y100        FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/irq_mask_loc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.827     1.959    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/aclk
    SLICE_X50Y100        FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/irq_mask_loc_reg/C
                         clock pessimism             -0.092     1.867    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.063     1.930    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/irq_mask_loc_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/cnt_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.774%)  route 0.223ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.561     1.600    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/aclk
    SLICE_X39Y108        FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/cnt_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/cnt_i_reg[29]/Q
                         net (fo=1, routed)           0.223     1.963    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/SM1_cnt_i[29]
    SLICE_X49Y107        FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.826     1.957    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y107        FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[29]/C
                         clock pessimism             -0.097     1.860    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.071     1.931    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg28_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_loc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.560%)  route 0.225ns (61.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.641     1.680    S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/aclk
    SLICE_X44Y160        FDRE                                         r  S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.141     1.821 r  S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_i_reg/Q
                         net (fo=2, routed)           0.225     2.046    S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_i
    SLICE_X48Y160        FDRE                                         r  S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_loc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.911     2.043    S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/aclk
    SLICE_X48Y160        FDRE                                         r  S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_loc_reg/C
                         clock pessimism             -0.102     1.941    
    SLICE_X48Y160        FDRE (Hold_fdre_C_D)         0.072     2.013    S7_i/PHS_50/PHS_ctrl_37/U0/R.PHS_ctrl/irq1_S2L_loc_reg
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/PHS6_vld_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/vld_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.410%)  route 0.144ns (50.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.640     1.679    S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y150        FDRE                                         r  S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/PHS6_vld_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.141     1.820 r  S7_i/PHS_50/PHS_regs_0/U0/PHS_regs_v1_0_S00_AXI_inst/PHS6_vld_out_reg/Q
                         net (fo=1, routed)           0.144     1.965    S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/vld_out
    SLICE_X49Y149        FDRE                                         r  S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.827     1.959    S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/aclk
    SLICE_X49Y149        FDRE                                         r  S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/vld_reg/C
                         clock pessimism             -0.097     1.862    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.070     1.932    S7_i/PHS_50/PHS_ctrl_6/U0/R.PHS_ctrl/vld_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_S7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y29     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y28     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y29     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y22     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y57     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y31     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y27     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y29     S7_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y107    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y107    S7_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y121    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y122    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_S7_clk_wiz_1_0
  To Clock:  clk_out2_S7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.412ns (34.243%)  route 2.711ns (65.757%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 9.405 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.692     8.886    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.502     9.405    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y73          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[21]/C
                         clock pessimism              0.232     9.637    
                         clock uncertainty           -0.060     9.577    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.524     9.053    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.412ns (34.269%)  route 2.708ns (65.731%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 9.410 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.689     8.883    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.507     9.410    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y68          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[1]/C
                         clock pessimism              0.232     9.642    
                         clock uncertainty           -0.060     9.582    
    SLICE_X8Y68          FDRE (Setup_fdre_C_R)       -0.524     9.058    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.412ns (34.269%)  route 2.708ns (65.731%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 9.410 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.689     8.883    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.507     9.410    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y68          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[3]/C
                         clock pessimism              0.232     9.642    
                         clock uncertainty           -0.060     9.582    
    SLICE_X8Y68          FDRE (Setup_fdre_C_R)       -0.524     9.058    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.412ns (34.269%)  route 2.708ns (65.731%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 9.410 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.689     8.883    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.507     9.410    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y68          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[4]/C
                         clock pessimism              0.232     9.642    
                         clock uncertainty           -0.060     9.582    
    SLICE_X8Y68          FDRE (Setup_fdre_C_R)       -0.524     9.058    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.412ns (34.296%)  route 2.705ns (65.704%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 9.409 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.686     8.880    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.506     9.409    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[5]/C
                         clock pessimism              0.232     9.641    
                         clock uncertainty           -0.060     9.581    
    SLICE_X8Y69          FDRE (Setup_fdre_C_R)       -0.524     9.057    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.412ns (34.296%)  route 2.705ns (65.704%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 9.409 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.686     8.880    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.506     9.409    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[6]/C
                         clock pessimism              0.232     9.641    
                         clock uncertainty           -0.060     9.581    
    SLICE_X8Y69          FDRE (Setup_fdre_C_R)       -0.524     9.057    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.412ns (34.296%)  route 2.705ns (65.704%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 9.409 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.686     8.880    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.506     9.409    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[7]/C
                         clock pessimism              0.232     9.641    
                         clock uncertainty           -0.060     9.581    
    SLICE_X8Y69          FDRE (Setup_fdre_C_R)       -0.524     9.057    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.412ns (34.296%)  route 2.705ns (65.704%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 9.409 - 5.000 ) 
    Source Clock Delay      (SCD):    4.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.708     4.763    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X6Y65          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.518     5.281 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/sm_EC_reg[1]/Q
                         net (fo=9, routed)           1.137     6.418    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/Q[1]
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     6.542 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.542    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.074 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.074    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.882     8.070    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/eqOp
    SLICE_X9Y72          LUT4 (Prop_lut4_I3_O)        0.124     8.194 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.686     8.880    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.506     9.409    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X8Y69          FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[8]/C
                         clock pessimism              0.232     9.641    
                         clock uncertainty           -0.060     9.581    
    SLICE_X8Y69          FDRE (Setup_fdre_C_R)       -0.524     9.057    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/EC_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.350ns (33.455%)  route 2.685ns (66.545%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 9.397 - 5.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.790     4.845    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/clk200
    SLICE_X57Y47         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.301 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[2]/Q
                         net (fo=2, routed)           0.952     6.253    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[2]
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.377    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.909 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.913     7.937    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.061 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.820     8.880    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X56Y50         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.494     9.397    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/clk200
    SLICE_X56Y50         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[17]/C
                         clock pessimism              0.160     9.557    
                         clock uncertainty           -0.060     9.497    
    SLICE_X56Y50         FDRE (Setup_fdre_C_R)       -0.429     9.068    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.350ns (33.455%)  route 2.685ns (66.545%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 9.397 - 5.000 ) 
    Source Clock Delay      (SCD):    4.845ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.790     4.845    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/clk200
    SLICE_X57Y47         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.301 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[2]/Q
                         net (fo=2, routed)           0.952     6.253    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[2]
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.377 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.377    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry_i_4_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.909 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.909    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.023 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp_carry__0/CO[3]
                         net (fo=4, routed)           0.913     7.937    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/eqOp
    SLICE_X57Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.061 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[21]_i_1/O
                         net (fo=20, routed)          0.820     8.880    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt[21]_i_1_n_0
    SLICE_X56Y50         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.494     9.397    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/clk200
    SLICE_X56Y50         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[18]/C
                         clock pessimism              0.160     9.557    
                         clock uncertainty           -0.060     9.497    
    SLICE_X56Y50         FDRE (Setup_fdre_C_R)       -0.429     9.068    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/EC_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_alg_server_1/U0/smc_0_din_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.262%)  route 0.239ns (61.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.623     1.662    S7_i/SM_20/SM_alg_server_1/U0/clk200
    SLICE_X50Y38         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_0_din_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.148     1.810 r  S7_i/SM_20/SM_alg_server_1/U0/smc_0_din_reg[54]/Q
                         net (fo=1, routed)           0.239     2.049    S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA0
    SLICE_X46Y36         RAMD32                                       r  S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.897     2.028    S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X46Y36         RAMD32                                       r  S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.101     1.927    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.021    S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_RM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_1/U0/smc_5_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.057%)  route 0.176ns (57.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.617     1.656    S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/clk200
    SLICE_X45Y23         FDRE                                         r  S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_RM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.128     1.784 r  S7_i/SM_20/SM_ctrl_15/U0/R.SM_ctrl/sm_RM_reg[8]/Q
                         net (fo=1, routed)           0.176     1.961    S7_i/SM_20/SM_alg_server_1/U0/smc_5_din_reg[59]_0[8]
    SLICE_X48Y24         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_5_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.883     2.014    S7_i/SM_20/SM_alg_server_1/U0/clk200
    SLICE_X48Y24         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_5_din_reg[8]/C
                         clock pessimism             -0.101     1.913    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.019     1.932    S7_i/SM_20/SM_alg_server_1/U0/smc_5_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.396%)  route 0.158ns (51.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.623     1.662    S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X46Y32         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.148     1.810 r  S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/Q
                         net (fo=1, routed)           0.158     1.968    S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[44]
    SLICE_X48Y31         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.890     2.021    S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X48Y31         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/C
                         clock pessimism             -0.101     1.920    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.016     1.936    S7_i/SM_20/SM_alg_server_1/U0/smc_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_ACC_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_0/U0/smc_1_din_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.493%)  route 0.235ns (62.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.568     1.607    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/clk200
    SLICE_X9Y104         FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_ACC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     1.748 r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_ACC_reg[16]/Q
                         net (fo=1, routed)           0.235     1.983    S7_i/SM_20/SM_alg_server_0/U0/smc_1_din_reg[59]_0[54]
    SLICE_X11Y98         FDRE                                         r  S7_i/SM_20/SM_alg_server_0/U0/smc_1_din_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.842     1.973    S7_i/SM_20/SM_alg_server_0/U0/clk200
    SLICE_X11Y98         FDRE                                         r  S7_i/SM_20/SM_alg_server_0/U0/smc_1_din_reg[54]/C
                         clock pessimism             -0.092     1.881    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.070     1.951    S7_i/SM_20/SM_alg_server_0/U0/smc_1_din_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.929%)  route 0.202ns (52.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.549     1.588    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/clk200
    SLICE_X49Y72         FDRE                                         r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[19]/Q
                         net (fo=3, routed)           0.202     1.931    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg_n_0_[19]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.976 r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state[20]_i_1/O
                         net (fo=1, routed)           0.000     1.976    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state[20]_i_1_n_0
    SLICE_X47Y73         FDRE                                         r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.817     1.948    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/clk200
    SLICE_X47Y73         FDRE                                         r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[20]/C
                         clock pessimism             -0.097     1.851    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.092     1.943    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/FSM_onehot_sm_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_alg_server_0/U0/smc_3_din_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.566     1.605    S7_i/SM_20/SM_alg_server_0/U0/clk200
    SLICE_X31Y96         FDRE                                         r  S7_i/SM_20/SM_alg_server_0/U0/smc_3_din_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  S7_i/SM_20/SM_alg_server_0/U0/smc_3_din_reg[48]/Q
                         net (fo=1, routed)           0.056     1.802    S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIA0
    SLICE_X30Y96         RAMD32                                       r  S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.838     1.969    S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X30Y96         RAMD32                                       r  S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.351     1.618    
    SLICE_X30Y96         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.765    S7_i/SM_20/SM_alg_server_0/U0/smc_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_alg_server_1/U0/smc_4_din_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.619     1.658    S7_i/SM_20/SM_alg_server_1/U0/clk200
    SLICE_X39Y26         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_4_din_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.799 r  S7_i/SM_20/SM_alg_server_1/U0/smc_4_din_reg[36]/Q
                         net (fo=1, routed)           0.056     1.855    S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X38Y26         RAMD32                                       r  S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.890     2.021    S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X38Y26         RAMD32                                       r  S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.350     1.671    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.818    S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_alg_server_0/U0/smc_0_din_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.571     1.610    S7_i/SM_20/SM_alg_server_0/U0/clk200
    SLICE_X13Y99         FDRE                                         r  S7_i/SM_20/SM_alg_server_0/U0/smc_0_din_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  S7_i/SM_20/SM_alg_server_0/U0/smc_0_din_reg[30]/Q
                         net (fo=1, routed)           0.056     1.807    S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X12Y99         RAMD32                                       r  S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.842     1.973    S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X12Y99         RAMD32                                       r  S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.350     1.623    
    SLICE_X12Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.770    S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_alg_server_1/U0/smc_4_din_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.623     1.662    S7_i/SM_20/SM_alg_server_1/U0/clk200
    SLICE_X35Y29         FDRE                                         r  S7_i/SM_20/SM_alg_server_1/U0/smc_4_din_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  S7_i/SM_20/SM_alg_server_1/U0/smc_4_din_reg[18]/Q
                         net (fo=1, routed)           0.056     1.859    S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X34Y29         RAMD32                                       r  S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.896     2.027    S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X34Y29         RAMD32                                       r  S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.352     1.675    
    SLICE_X34Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.822    S7_i/SM_20/SM_alg_server_1/U0/smc_4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.937%)  route 0.256ns (55.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.559     1.598    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X50Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.762 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_msb_reg/Q
                         net (fo=1, routed)           0.256     2.018    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_msb
    SLICE_X51Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.063 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_i_1/O
                         net (fo=1, routed)           0.000     2.063    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_i_1_n_0
    SLICE_X51Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.900     2.031    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X51Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_reg/C
                         clock pessimism             -0.097     1.934    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.092     2.026    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_S7_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y3      S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/FCLKxEC/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_bram.dpg2.bmem/dp_mem.m0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y2      S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/FCLKxEC/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_bram.dpg2.bmem/dp_mem.m0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y8      S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/FCLKxEC/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[2].use_bram.dpg2.bmem/sp_mem.sp_bram.m0/SP_RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y8      S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/FCLKxEC/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[2].use_bram.dpg2.bmem/sp_mem.sp_bram.m0/SP_RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y6      S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/FCLKxEC/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[2].use_bram.dpg2.bmem/sp_mem.sp_bram.m0/SP_RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y6      S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/FCLKxEC/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[2].use_bram.dpg2.bmem/sp_mem.sp_bram.m0/SP_RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y1      S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/ACCx2elv41_dvFclk/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_bram.dpg2.bmem/dp_mem.m0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y1      S7_i/SM_20/SM_alg_server_1/U0/nxt_ec/ACCx2elv41_dvFclk/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_bram.dpg2.bmem/dp_mem.m0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y0      S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y0      S7_i/SM_20/SM_alg_server_0/U0/nxt_ec/NEXT_EC_div/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y37     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X46Y37     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y89     S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y89     S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y89     S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y89     S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y89     S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y89     S7_i/SM_20/SM_alg_server_0/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X50Y28     S7_i/SM_20/SM_alg_server_1/U0/smc_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_S7_clk_wiz_1_0
  To Clock:  clkfbout_S7_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_S7_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    S7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_S7_clk_wiz_1_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        8.474ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.246ns  (logic 0.419ns (33.630%)  route 0.827ns (66.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.827     1.246    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y137        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y137        FDRE (Setup_fdre_C_D)       -0.280     9.720    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.400ns  (logic 0.518ns (37.003%)  route 0.882ns (62.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.882     1.400    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y135        FDRE                                         r  S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y135        FDRE (Setup_fdre_C_D)       -0.095     9.905    S7_i/axi_c2c_s/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.662%)  route 0.592ns (55.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.592     1.070    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X82Y125        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y125        FDRE (Setup_fdre_C_D)       -0.272     9.728    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.212ns  (logic 0.456ns (37.628%)  route 0.756ns (62.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.756     1.212    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X79Y122        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)       -0.095     9.905    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.083ns  (logic 0.478ns (44.148%)  route 0.605ns (55.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.605     1.083    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X80Y126        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y126        FDRE (Setup_fdre_C_D)       -0.218     9.782    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.034%)  route 0.578ns (57.966%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.578     0.997    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X79Y122        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)       -0.268     9.732    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.925%)  route 0.605ns (59.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.605     1.024    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y128        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y128        FDRE (Setup_fdre_C_D)       -0.222     9.778    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.518ns (43.074%)  route 0.685ns (56.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.685     1.203    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X80Y124        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y124        FDRE (Setup_fdre_C_D)       -0.031     9.969    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.924ns  (logic 0.419ns (45.339%)  route 0.505ns (54.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y123                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X79Y123        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.505     0.924    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X79Y124        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X79Y124        FDRE (Setup_fdre_C_D)       -0.268     9.732    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.555%)  route 0.616ns (57.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.616     1.072    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X59Y130        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)       -0.093     9.907    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.835    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out1_S7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.301ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.880%)  route 1.838ns (80.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.838     2.294    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X82Y121        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y121        FDCE (Recov_fdce_C_CLR)     -0.405     9.595    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.880%)  route 1.838ns (80.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.838     2.294    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X82Y121        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y121        FDCE (Recov_fdce_C_CLR)     -0.405     9.595    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.294ns  (logic 0.456ns (19.880%)  route 1.838ns (80.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.838     2.294    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X82Y121        FDPE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y121        FDPE (Recov_fdpe_C_PRE)     -0.359     9.641    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.641    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.295%)  route 1.685ns (78.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.685     2.141    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X80Y121        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y121        FDCE (Recov_fdce_C_CLR)     -0.319     9.681    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -2.141    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.295%)  route 1.685ns (78.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.685     2.141    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X80Y121        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y121        FDCE (Recov_fdce_C_CLR)     -0.319     9.681    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -2.141    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.295%)  route 1.685ns (78.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.685     2.141    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X80Y121        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y121        FDCE (Recov_fdce_C_CLR)     -0.319     9.681    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -2.141    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.295%)  route 1.685ns (78.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.685     2.141    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X80Y121        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y121        FDCE (Recov_fdce_C_CLR)     -0.319     9.681    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -2.141    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.782ns  (logic 0.456ns (25.583%)  route 1.326ns (74.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.326     1.782    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X82Y131        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y131        FDCE (Recov_fdce_C_CLR)     -0.405     9.595    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.645%)  route 1.322ns (74.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.322     1.778    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X83Y131        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405     9.595    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.645%)  route 1.322ns (74.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129                                     0.000     0.000 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X85Y129        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         1.322     1.778    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X83Y131        FDCE                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y131        FDCE (Recov_fdce_C_CLR)     -0.405     9.595    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                  7.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_S7_clk_wiz_1_0
  To Clock:  clk_out1_S7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.770%)  route 2.436ns (84.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    4.856ns = ( 9.856 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.801     9.856    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/clk200
    SLICE_X22Y31         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.456    10.312 r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[24]/Q
                         net (fo=6, routed)           2.436    12.748    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg_n_0_[24]
    SLICE_X23Y44         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.682    14.585    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/aclk
    SLICE_X23Y44         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[24]/C
                         clock pessimism              0.052    14.636    
                         clock uncertainty           -0.186    14.450    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)       -0.043    14.407    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_run_stp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/running_loc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.837ns  (logic 0.456ns (16.075%)  route 2.381ns (83.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.688ns = ( 9.688 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.633     9.688    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/clk200
    SLICE_X36Y50         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_run_stp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456    10.144 r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_run_stp_reg/Q
                         net (fo=56, routed)          2.381    12.525    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/sm_run_stp_reg_n_0
    SLICE_X36Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/running_loc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.510    14.413    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/aclk
    SLICE_X36Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/running_loc_reg[0]/C
                         clock pessimism              0.052    14.465    
                         clock uncertainty           -0.186    14.278    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)       -0.061    14.217    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/running_loc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.799ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_loc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.730ns  (logic 0.518ns (18.978%)  route 2.212ns (81.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 14.391 - 10.000 ) 
    Source Clock Delay      (SCD):    4.666ns = ( 9.666 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.611     9.666    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/clk200
    SLICE_X58Y64         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.518    10.184 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_reg[26]/Q
                         net (fo=6, routed)           2.212    12.395    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_reg_n_0_[26]
    SLICE_X59Y64         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_loc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.488    14.391    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/aclk
    SLICE_X59Y64         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_loc_reg[26]/C
                         clock pessimism              0.052    14.443    
                         clock uncertainty           -0.186    14.256    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)       -0.062    14.194    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/steps_loc_reg[26]
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.743ns  (logic 0.456ns (16.622%)  route 2.287ns (83.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    4.855ns = ( 9.855 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.800     9.855    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/clk200
    SLICE_X22Y30         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456    10.311 r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[20]/Q
                         net (fo=6, routed)           2.287    12.598    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg_n_0_[20]
    SLICE_X21Y35         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.677    14.580    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/aclk
    SLICE_X21Y35         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[20]/C
                         clock pessimism              0.052    14.631    
                         clock uncertainty           -0.186    14.445    
    SLICE_X21Y35         FDRE (Setup_fdre_C_D)       -0.043    14.402    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[20]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.730ns  (logic 0.456ns (16.701%)  route 2.274ns (83.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 14.410 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns = ( 9.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.632     9.687    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/clk200
    SLICE_X37Y54         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.456    10.143 r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg[16]/Q
                         net (fo=6, routed)           2.274    12.417    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg_n_0_[16]
    SLICE_X43Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.507    14.410    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/aclk
    SLICE_X43Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[16]/C
                         clock pessimism              0.052    14.462    
                         clock uncertainty           -0.186    14.275    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)       -0.047    14.228    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[16]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.929%)  route 2.238ns (83.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    4.856ns = ( 9.856 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.801     9.856    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/clk200
    SLICE_X22Y31         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.456    10.312 r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg[22]/Q
                         net (fo=6, routed)           2.238    12.550    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_reg_n_0_[22]
    SLICE_X23Y44         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.682    14.585    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/aclk
    SLICE_X23Y44         FDRE                                         r  S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[22]/C
                         clock pessimism              0.052    14.636    
                         clock uncertainty           -0.186    14.450    
    SLICE_X23Y44         FDRE (Setup_fdre_C_D)       -0.047    14.403    S7_i/SM_20/SM_ctrl_14/U0/R.SM_ctrl/steps_loc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_run_stp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/running_loc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.559ns  (logic 0.518ns (20.245%)  route 2.041ns (79.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.759ns = ( 9.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.704     9.759    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/clk200
    SLICE_X2Y107         FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_run_stp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.518    10.277 r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_run_stp_reg/Q
                         net (fo=56, routed)          2.041    12.317    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/sm_run_stp_reg_n_0
    SLICE_X39Y108        FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/running_loc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.498    14.400    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/aclk
    SLICE_X39Y108        FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/running_loc_reg[0]/C
                         clock pessimism              0.052    14.452    
                         clock uncertainty           -0.186    14.266    
    SLICE_X39Y108        FDRE (Setup_fdre_C_D)       -0.061    14.205    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/running_loc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.851ns  (logic 0.456ns (15.994%)  route 2.395ns (84.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    4.687ns = ( 9.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.632     9.687    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/clk200
    SLICE_X37Y53         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456    10.143 r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg[9]/Q
                         net (fo=6, routed)           2.395    12.538    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_reg_n_0_[9]
    SLICE_X38Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.675    14.578    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/aclk
    SLICE_X38Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[9]/C
                         clock pessimism              0.052    14.629    
                         clock uncertainty           -0.186    14.443    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.013    14.430    S7_i/SM_20/SM_ctrl_11/U0/R.SM_ctrl/steps_loc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_run_stp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/running_loc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.447ns  (logic 0.456ns (18.636%)  route 1.991ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 14.398 - 10.000 ) 
    Source Clock Delay      (SCD):    4.847ns = ( 9.847 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.792     9.847    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/clk200
    SLICE_X65Y48         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_run_stp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456    10.303 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_run_stp_reg/Q
                         net (fo=56, routed)          1.991    12.294    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/sm_run_stp_reg_n_0
    SLICE_X65Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/running_loc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.495    14.398    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/aclk
    SLICE_X65Y55         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/running_loc_reg[0]/C
                         clock pessimism              0.052    14.450    
                         clock uncertainty           -0.186    14.263    
    SLICE_X65Y55         FDRE (Setup_fdre_C_D)       -0.058    14.205    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/running_loc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_run_stp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/running_loc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out2_S7_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        2.504ns  (logic 0.456ns (18.209%)  route 2.048ns (81.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    4.756ns = ( 9.756 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     5.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     7.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     8.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     9.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.912     5.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.016     7.959    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.701     9.756    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/clk200
    SLICE_X7Y110         FDRE                                         r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_run_stp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.456    10.212 r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_run_stp_reg/Q
                         net (fo=56, routed)          2.048    12.260    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/sm_run_stp_reg_n_0
    SLICE_X46Y109        FDRE                                         r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/running_loc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.494    14.396    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/aclk
    SLICE_X46Y109        FDRE                                         r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/running_loc_reg[0]/C
                         clock pessimism              0.052    14.448    
                         clock uncertainty           -0.186    14.262    
    SLICE_X46Y109        FDRE (Setup_fdre_C_D)       -0.045    14.217    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/running_loc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.373%)  route 0.435ns (72.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.597     1.636    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/clk200
    SLICE_X2Y107         FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_reg/Q
                         net (fo=2, routed)           0.435     2.235    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_reg_n_0
    SLICE_X29Y107        FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.836     1.967    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/aclk
    SLICE_X29Y107        FDRE                                         r  S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_d1_reg/C
                         clock pessimism             -0.037     1.930    
                         clock uncertainty            0.186     2.116    
    SLICE_X29Y107        FDRE (Hold_fdre_C_D)         0.066     2.182    S7_i/SM_20/SM_ctrl_1/U0/R.SM_ctrl/irq_loc_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.920%)  route 0.469ns (74.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.661     1.700    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/clk200
    SLICE_X6Y35          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.864 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_reg/Q
                         net (fo=2, routed)           0.469     2.333    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_reg_n_0
    SLICE_X6Y55          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.871     2.002    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/aclk
    SLICE_X6Y55          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_d1_reg/C
                         clock pessimism             -0.037     1.965    
                         clock uncertainty            0.186     2.151    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.059     2.210    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/irq_loc_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/steady_spd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/running_loc_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.777%)  route 0.610ns (81.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.566     1.605    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X11Y64         FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/steady_spd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/steady_spd_reg/Q
                         net (fo=2, routed)           0.610     2.356    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/steady_spd_reg_n_0
    SLICE_X10Y63         FDSE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/running_loc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.836     1.967    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/aclk
    SLICE_X10Y63         FDSE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/running_loc_reg[1]/C
                         clock pessimism             -0.037     1.930    
                         clock uncertainty            0.186     2.116    
    SLICE_X10Y63         FDSE (Hold_fdse_C_D)         0.089     2.205    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/running_loc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.128ns (18.890%)  route 0.550ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.588     1.627    S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/clk200
    SLICE_X5Y129         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.128     1.755 r  S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_reg[1]/Q
                         net (fo=1, routed)           0.550     2.304    S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_reg_n_0_[1]
    SLICE_X3Y129         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.858     1.990    S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/aclk
    SLICE_X3Y129         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]/C
                         clock pessimism             -0.037     1.953    
                         clock uncertainty            0.186     2.139    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)        -0.006     2.133    S7_i/DCM_5/DCM_ctrl_0/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.530%)  route 0.620ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.590     1.629    S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/clk200
    SLICE_X5Y118         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_reg[0]/Q
                         net (fo=1, routed)           0.620     2.390    S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_reg_n_0_[0]
    SLICE_X4Y116         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.861     1.993    S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/aclk
    SLICE_X4Y116         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_d1_reg[0]/C
                         clock pessimism             -0.037     1.956    
                         clock uncertainty            0.186     2.142    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.075     2.217    S7_i/DCM_5/DCM_ctrl_4/U0/R.DCM_ctrl_i/status_loc_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.439%)  route 0.549ns (79.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.626     1.665    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X55Y45         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_reg/Q
                         net (fo=2, routed)           0.549     2.355    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_reg_n_0
    SLICE_X55Y59         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.830     1.961    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/aclk
    SLICE_X55Y59         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_d1_reg/C
                         clock pessimism             -0.037     1.924    
                         clock uncertainty            0.186     2.110    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.070     2.180    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/irq_loc_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/steady_spd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/running_loc_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.610%)  route 0.617ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.547     1.586    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/clk200
    SLICE_X48Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/steady_spd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/steady_spd_reg/Q
                         net (fo=2, routed)           0.617     2.343    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/steady_spd_reg_n_0
    SLICE_X59Y76         FDSE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/running_loc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.817     1.948    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/aclk
    SLICE_X59Y76         FDSE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/running_loc_reg[1]/C
                         clock pessimism             -0.037     1.911    
                         clock uncertainty            0.186     2.097    
    SLICE_X59Y76         FDSE (Hold_fdse_C_D)         0.070     2.167    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/running_loc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.157%)  route 0.595ns (80.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.589     1.628    S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/clk200
    SLICE_X0Y120         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_reg[1]/Q
                         net (fo=1, routed)           0.595     2.364    S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_reg_n_0_[1]
    SLICE_X0Y119         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.859     1.991    S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/aclk
    SLICE_X0Y119         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]/C
                         clock pessimism             -0.037     1.954    
                         clock uncertainty            0.186     2.140    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.047     2.187    S7_i/DCM_5/DCM_ctrl_2/U0/R.DCM_ctrl_i/status_loc_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.162%)  route 0.595ns (80.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.554     1.593    S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/clk200
    SLICE_X40Y71         FDRE                                         r  S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_reg/Q
                         net (fo=2, routed)           0.595     2.328    S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_reg_n_0
    SLICE_X47Y67         FDRE                                         r  S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.824     1.955    S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/aclk
    SLICE_X47Y67         FDRE                                         r  S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_d1_reg/C
                         clock pessimism             -0.037     1.918    
                         clock uncertainty            0.186     2.104    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.047     2.151    S7_i/SM_20/SM_ctrl_8/U0/R.SM_ctrl/irq_loc_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out2_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.497%)  route 0.621ns (81.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.566     1.605    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/clk200
    SLICE_X11Y63         FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_reg/Q
                         net (fo=2, routed)           0.621     2.367    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_reg_n_0
    SLICE_X37Y61         FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.835     1.966    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/aclk
    SLICE_X37Y61         FDRE                                         r  S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_d1_reg/C
                         clock pessimism             -0.037     1.929    
                         clock uncertainty            0.186     2.115    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.072     2.187    S7_i/SM_20/SM_ctrl_9/U0/R.SM_ctrl/irq_loc_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_S7_clk_wiz_1_0
  To Clock:  clk_out2_S7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 2.148ns (54.098%)  route 1.823ns (45.901%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.787     4.842    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/aclk
    SLICE_X49Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456     5.298 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/Q
                         net (fo=3, routed)           1.822     7.120    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[1]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.244 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     7.244    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.794 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.794    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.022    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.136    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.250    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.364    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.478    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.812 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     8.812    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_6
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.492     9.395    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[29]/C
                         clock pessimism              0.052     9.447    
                         clock uncertainty           -0.186     9.260    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.062     9.322    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[29]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.130ns (51.661%)  route 1.993ns (48.339%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 9.465 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.692     4.747    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/aclk
    SLICE_X71Y67         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y67         FDRE (Prop_fdre_C_Q)         0.456     5.203 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/Q
                         net (fo=3, routed)           1.984     7.187    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[0]
    SLICE_X69Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.311 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     7.311    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/i__carry_i_4__8_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.843 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.843    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.957    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.071 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.185 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.185    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.299 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.299    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.413 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.422    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.536    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.870 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     8.870    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_6
    SLICE_X69Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.562     9.465    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/clk200
    SLICE_X69Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[29]/C
                         clock pessimism              0.052     9.517    
                         clock uncertainty           -0.186     9.330    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)        0.062     9.392    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[29]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.127ns (53.854%)  route 1.823ns (46.146%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.787     4.842    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/aclk
    SLICE_X49Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456     5.298 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/Q
                         net (fo=3, routed)           1.822     7.120    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[1]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.244 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     7.244    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.794 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.794    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.022    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.136    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.250    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.364    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.478    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.791 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     8.791    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_4
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.492     9.395    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[31]/C
                         clock pessimism              0.052     9.447    
                         clock uncertainty           -0.186     9.260    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.062     9.322    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[31]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 2.148ns (54.484%)  route 1.794ns (45.516%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.889     4.944    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/aclk
    SLICE_X4Y44          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.400 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg[1]/Q
                         net (fo=3, routed)           1.794     7.194    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[1]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.318 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     7.318    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/i__carry_i_3__9_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.868 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.868    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.096    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.210    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.324    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.438    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.552 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.552    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.886 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     8.886    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_6
    SLICE_X3Y52          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.597     9.500    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/clk200
    SLICE_X3Y52          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[29]/C
                         clock pessimism              0.052     9.552    
                         clock uncertainty           -0.186     9.365    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.062     9.427    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[29]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.109ns (51.413%)  route 1.993ns (48.587%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 9.465 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.692     4.747    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/aclk
    SLICE_X71Y67         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y67         FDRE (Prop_fdre_C_Q)         0.456     5.203 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/Q
                         net (fo=3, routed)           1.984     7.187    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[0]
    SLICE_X69Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.311 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     7.311    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/i__carry_i_4__8_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.843 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.843    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.957    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.071 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.185 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.185    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.299 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.299    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.413 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.422    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.536    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.849 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     8.849    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_4
    SLICE_X69Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.562     9.465    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/clk200
    SLICE_X69Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[31]/C
                         clock pessimism              0.052     9.517    
                         clock uncertainty           -0.186     9.330    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)        0.062     9.392    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[31]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 2.127ns (54.240%)  route 1.794ns (45.760%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.889     4.944    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/aclk
    SLICE_X4Y44          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.400 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg[1]/Q
                         net (fo=3, routed)           1.794     7.194    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[1]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.318 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     7.318    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/i__carry_i_3__9_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.868 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.868    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.982    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.096    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.210    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.324 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.001     8.324    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.438    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.552 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.552    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.865 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     8.865    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_4
    SLICE_X3Y52          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.597     9.500    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/clk200
    SLICE_X3Y52          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[31]/C
                         clock pessimism              0.052     9.552    
                         clock uncertainty           -0.186     9.365    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)        0.062     9.427    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/dec_steps_reg[31]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 S7_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/aresetn_loc_200_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.456ns (11.360%)  route 3.558ns (88.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 9.479 - 5.000 ) 
    Source Clock Delay      (SCD):    4.688ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.633     4.688    S7_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y96         FDRE                                         r  S7_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     5.144 r  S7_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         3.558     8.702    S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/aresetn
    SLICE_X5Y132         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/aresetn_loc_200_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.577     9.479    S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/clk200
    SLICE_X5Y132         FDRE                                         r  S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/aresetn_loc_200_reg/C
                         clock pessimism              0.052     9.531    
                         clock uncertainty           -0.186     9.345    
    SLICE_X5Y132         FDRE (Setup_fdre_C_D)       -0.047     9.298    S7_i/DCM_5/DCM_ctrl_1/U0/R.DCM_ctrl_i/aresetn_loc_200_reg
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.053ns (52.973%)  route 1.823ns (47.027%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.787     4.842    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/aclk
    SLICE_X49Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456     5.298 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/Q
                         net (fo=3, routed)           1.822     7.120    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[1]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.244 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     7.244    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.794 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.794    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.022    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.136    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.250    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.364    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.478    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.717 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     8.717    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_5
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.492     9.395    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[30]/C
                         clock pessimism              0.052     9.447    
                         clock uncertainty           -0.186     9.260    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.062     9.322    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[30]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 2.035ns (50.521%)  route 1.993ns (49.479%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 9.465 - 5.000 ) 
    Source Clock Delay      (SCD):    4.747ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.692     4.747    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/aclk
    SLICE_X71Y67         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y67         FDRE (Prop_fdre_C_Q)         0.456     5.203 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg[0]/Q
                         net (fo=3, routed)           1.984     7.187    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[0]
    SLICE_X69Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.311 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     7.311    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/i__carry_i_4__8_n_0
    SLICE_X69Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.843 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.843    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.957 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.957    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.071 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.185 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.185    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.299 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.299    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.413 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009     8.422    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.536 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.536    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.775 r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     8.775    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_5
    SLICE_X69Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.562     9.465    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/clk200
    SLICE_X69Y76         FDRE                                         r  S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[30]/C
                         clock pessimism              0.052     9.517    
                         clock uncertainty           -0.186     9.330    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)        0.062     9.392    S7_i/SM_20/SM_ctrl_6/U0/R.SM_ctrl/dec_steps_reg[30]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_S7_clk_wiz_1_0 rise@5.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.037ns (52.778%)  route 1.823ns (47.222%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 9.395 - 5.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.787     4.842    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/aclk
    SLICE_X49Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.456     5.298 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg[1]/Q
                         net (fo=3, routed)           1.822     7.120    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[1]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.244 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9/O
                         net (fo=1, routed)           0.000     7.244    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_3__9_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.794 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001     7.794    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.908    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.022    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.136    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.250    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.364 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.364    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.478 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.478    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__5_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.701 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     8.701    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__6_n_7
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    K7                                                0.000     5.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899     5.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909     7.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092     7.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673     9.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.682     5.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.921     7.812    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.903 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       1.492     9.395    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X52Y56         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[28]/C
                         clock pessimism              0.052     9.447    
                         clock uncertainty           -0.186     9.260    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.062     9.322    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/dec_steps_reg[28]
  -------------------------------------------------------------------
                         required time                          9.322    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  0.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_loc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.403ns (58.990%)  route 0.280ns (41.010%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.565     1.604    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/aclk
    SLICE_X28Y108        FDRE                                         r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_loc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141     1.745 f  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_loc_reg[2]/Q
                         net (fo=3, routed)           0.280     2.025    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_loc[2]
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.047     2.072 r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.072    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry_i_3_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     2.183 r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.183    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.223 r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry__0_n_0
    SLICE_X14Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.287 r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.287    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/gtOp
    SLICE_X14Y109        FDRE                                         r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.837     1.969    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/clk200
    SLICE_X14Y109        FDRE                                         r  S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_trig_reg/C
                         clock pessimism             -0.037     1.932    
                         clock uncertainty            0.186     2.118    
    SLICE_X14Y109        FDRE (Hold_fdre_C_D)         0.129     2.247    S7_i/SM_20/SM_ctrl_0/U0/R.SM_ctrl/init_EC_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_loc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.439ns (67.275%)  route 0.214ns (32.725%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.559     1.598    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/aclk
    SLICE_X50Y95         FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_loc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.746 f  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_loc_reg[9]/Q
                         net (fo=3, routed)           0.214     1.959    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_loc[9]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.095     2.054 r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.054    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/gtOp_carry__0_i_4_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.186 r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.186    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/gtOp_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.250 r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/gtOp_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.250    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/gtOp
    SLICE_X49Y96         FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.829     1.960    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/clk200
    SLICE_X49Y96         FDRE                                         r  S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_trig_reg/C
                         clock pessimism             -0.037     1.923    
                         clock uncertainty            0.186     2.109    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.100     2.209    S7_i/SM_20/SM_ctrl_3/U0/R.SM_ctrl/init_EC_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_loc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.438ns (66.057%)  route 0.225ns (33.943%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.551     1.590    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/aclk
    SLICE_X58Y79         FDRE                                         r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_loc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.148     1.738 f  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_loc_reg[6]/Q
                         net (fo=3, routed)           0.225     1.963    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_loc[6]
    SLICE_X56Y79         LUT4 (Prop_lut4_I3_O)        0.095     2.058 r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry_i_1/O
                         net (fo=1, routed)           0.000     2.058    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.150 r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.150    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.189 r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.189    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry__0_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.253 r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.253    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/gtOp
    SLICE_X56Y81         FDRE                                         r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.823     1.954    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/clk200
    SLICE_X56Y81         FDRE                                         r  S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_trig_reg/C
                         clock pessimism             -0.037     1.917    
                         clock uncertainty            0.186     2.103    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.100     2.203    S7_i/SM_20/SM_ctrl_5/U0/R.SM_ctrl/init_EC_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.380ns (63.070%)  route 0.223ns (36.930%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.627     1.666    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/aclk
    SLICE_X63Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.807 f  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_loc_reg[4]/Q
                         net (fo=3, routed)           0.222     2.029    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_loc[4]
    SLICE_X60Y49         LUT4 (Prop_lut4_I3_O)        0.042     2.071 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.071    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry_i_2_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     2.165 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.001     2.166    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.205 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.205    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.269 r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.269    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/gtOp
    SLICE_X60Y51         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.833     1.964    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/clk200
    SLICE_X60Y51         FDRE                                         r  S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_trig_reg/C
                         clock pessimism             -0.037     1.927    
                         clock uncertainty            0.186     2.113    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.100     2.213    S7_i/SM_20/SM_ctrl_16/U0/R.SM_ctrl/init_EC_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_loc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.424ns (63.048%)  route 0.249ns (36.952%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.654     1.693    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/aclk
    SLICE_X69Y48         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_loc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.141     1.834 f  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_loc_reg[0]/Q
                         net (fo=3, routed)           0.249     2.083    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_loc[0]
    SLICE_X68Y43         LUT4 (Prop_lut4_I3_O)        0.048     2.131 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry_i_4/O
                         net (fo=1, routed)           0.000     2.131    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry_i_4_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.263 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.263    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.302 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.302    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry__0_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.366 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.366    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/gtOp
    SLICE_X68Y45         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.929     2.060    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/clk200
    SLICE_X68Y45         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_trig_reg/C
                         clock pessimism             -0.037     2.023    
                         clock uncertainty            0.186     2.209    
    SLICE_X68Y45         FDRE (Hold_fdre_C_D)         0.100     2.309    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/init_EC_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_trig_msb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.385ns (63.686%)  route 0.220ns (36.314%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.666     1.705    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/aclk
    SLICE_X5Y49          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.846 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_reg_reg[20]/Q
                         net (fo=1, routed)           0.220     2.066    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/R1_in[20]
    SLICE_X4Y53          LUT6 (Prop_lut6_I4_O)        0.045     2.111 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     2.111    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/i__carry_i_3__3_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.266 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.266    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/eqOp_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.310 r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/eqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     2.310    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/eqOp2_out
    SLICE_X4Y54          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_trig_msb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.871     2.002    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/clk200
    SLICE_X4Y54          FDRE                                         r  S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_trig_msb_reg/C
                         clock pessimism             -0.037     1.965    
                         clock uncertainty            0.186     2.151    
    SLICE_X4Y54          FDRE (Hold_fdre_C_D)         0.100     2.251    S7_i/SM_20/SM_ctrl_12/U0/R.SM_ctrl/mid_trj_trig_msb_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/end_trj_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/dec_steps_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.275ns (40.432%)  route 0.405ns (59.568%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.589     1.628    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/aclk
    SLICE_X70Y54         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/end_trj_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y54         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/end_trj_reg_reg[6]/Q
                         net (fo=3, routed)           0.405     2.197    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/end_trj_reg_reg_n_0_[6]
    SLICE_X69Y54         LUT2 (Prop_lut2_I0_O)        0.045     2.242 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/i__carry__0_i_2__9/O
                         net (fo=1, routed)           0.000     2.242    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/i__carry__0_i_2__9_n_0
    SLICE_X69Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.308 r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     2.308    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/minusOp_inferred__1/i__carry__0_n_5
    SLICE_X69Y54         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/dec_steps_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.859     1.990    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/clk200
    SLICE_X69Y54         FDRE                                         r  S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/dec_steps_reg[6]/C
                         clock pessimism             -0.037     1.953    
                         clock uncertainty            0.186     2.139    
    SLICE_X69Y54         FDRE (Hold_fdre_C_D)         0.105     2.244    S7_i/SM_20/SM_ctrl_17/U0/R.SM_ctrl/dec_steps_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg113_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.615%)  route 0.488ns (72.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.550     1.589    S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y71         FDRE                                         r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg113_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  S7_i/SM_20/SM_regs_0/U0/SM_regs_v1_0_S00_AXI_inst/slv_reg113_reg[19]/Q
                         net (fo=3, routed)           0.488     2.217    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/tgt_EC[19]
    SLICE_X56Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.262 r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC[19]_i_1/O
                         net (fo=1, routed)           0.000     2.262    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC[19]_i_1_n_0
    SLICE_X56Y72         FDRE                                         r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.819     1.950    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/clk200
    SLICE_X56Y72         FDRE                                         r  S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC_reg[19]/C
                         clock pessimism             -0.037     1.913    
                         clock uncertainty            0.186     2.099    
    SLICE_X56Y72         FDRE (Hold_fdre_C_D)         0.092     2.191    S7_i/SM_20/SM_ctrl_7/U0/R.SM_ctrl/sm_EC_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_trig_lsb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.382ns (61.491%)  route 0.239ns (38.509%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.626     1.665    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/aclk
    SLICE_X48Y49         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_reg_reg[0]/Q
                         net (fo=1, routed)           0.239     2.045    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_reg_reg_n_0_[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.090    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/i__carry_i_4__3_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.242 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.242    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/eqOp_inferred__1/i__carry_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.286 r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/eqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000     2.286    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/eqOp3_out
    SLICE_X47Y51         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_trig_lsb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.833     1.964    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/clk200
    SLICE_X47Y51         FDRE                                         r  S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_trig_lsb_reg/C
                         clock pessimism             -0.037     1.927    
                         clock uncertainty            0.186     2.113    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.100     2.213    S7_i/SM_20/SM_ctrl_10/U0/R.SM_ctrl/mid_trj_trig_lsb_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_loc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_S7_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_S7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.446ns (64.807%)  route 0.242ns (35.193%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.556     1.595    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/aclk
    SLICE_X61Y85         FDRE                                         r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_loc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.128     1.723 f  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_loc_reg[3]/Q
                         net (fo=3, routed)           0.242     1.965    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_loc[3]
    SLICE_X56Y85         LUT4 (Prop_lut4_I1_O)        0.096     2.061 r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.061    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry_i_3_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.180 r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.219 r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.219    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     2.283 r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp_carry__1/CO[2]
                         net (fo=1, routed)           0.000     2.283    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/gtOp
    SLICE_X56Y87         FDRE                                         r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out2_S7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=19805, routed)       0.828     1.959    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/clk200
    SLICE_X56Y87         FDRE                                         r  S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_trig_reg/C
                         clock pessimism             -0.037     1.922    
                         clock uncertainty            0.186     2.108    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.100     2.208    S7_i/SM_20/SM_ctrl_4/U0/R.SM_ctrl/init_EC_trig_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       11.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.023ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.069ns  (logic 0.456ns (14.856%)  route 2.613ns (85.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 5.531 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.613     4.180    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y145        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.558    15.531    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y145        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.065    
                         clock uncertainty           -0.067    15.998    
    ILOGIC_X1Y145        IDDR (Recov_iddr_C_R)       -0.795    15.203    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -4.180    
  -------------------------------------------------------------------
                         slack                                 11.023    

Slack (MET) :             11.152ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.941ns  (logic 0.456ns (15.506%)  route 2.485ns (84.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 5.532 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.485     4.051    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y148        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.559    15.532    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y148        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.066    
                         clock uncertainty           -0.067    15.999    
    ILOGIC_X1Y148        IDDR (Recov_iddr_C_R)       -0.795    15.204    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 11.152    

Slack (MET) :             11.348ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.743ns  (logic 0.456ns (16.623%)  route 2.287ns (83.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.287     3.854    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y144        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y144        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y144        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                 11.348    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.578ns  (logic 0.456ns (17.686%)  route 2.122ns (82.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.122     3.689    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y142        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y142        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y142        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.651ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.440ns  (logic 0.456ns (18.689%)  route 1.984ns (81.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.984     3.551    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y141        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y141        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y141        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 11.651    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.282ns  (logic 0.456ns (19.985%)  route 1.826ns (80.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.826     3.392    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y140        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y140        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y140        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.133ns  (logic 0.456ns (21.375%)  route 1.677ns (78.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.677     3.244    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y139        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y139        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y139        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 11.958    

Slack (MET) :             12.106ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.971%)  route 1.529ns (77.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.529     3.096    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y138        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y138        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y138        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.096    
  -------------------------------------------------------------------
                         slack                                 12.106    

Slack (MET) :             12.108ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.992%)  route 1.527ns (77.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.527     3.094    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y109        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y109        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y109        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                 12.108    

Slack (MET) :             12.197ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.894ns  (logic 0.456ns (24.077%)  route 1.438ns (75.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 5.530 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.389ns = ( 1.111 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    M7                                                0.000     2.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000     2.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.935     3.435 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.233     4.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.044    -2.377 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.708    -0.668    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.572 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.683     1.111    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.456     1.567 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.438     3.005    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y110        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    M7                                                0.000    17.500 f  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    17.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.891    18.391 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           1.162    19.553    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.299    12.254 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.628    13.882    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.973 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         1.557    15.530    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y110        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism              0.534    16.064    
                         clock uncertainty           -0.067    15.997    
    ILOGIC_X1Y110        IDDR (Recov_iddr_C_R)       -0.795    15.202    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                 12.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.551%)  route 0.353ns (71.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 1.647 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.353    12.534    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y131        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.855    11.647    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y131        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.076    
    ILOGIC_X1Y131        IDDR (Remov_iddr_C_R)       -0.207    11.869    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.869    
                         arrival time                          12.534    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.691%)  route 0.368ns (72.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 1.647 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.368    12.549    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y132        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.855    11.647    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y132        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.076    
    ILOGIC_X1Y132        IDDR (Remov_iddr_C_R)       -0.207    11.869    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.869    
                         arrival time                          12.549    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.827%)  route 0.427ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 1.649 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.427    12.608    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y134        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.857    11.649    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y134        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.078    
    ILOGIC_X1Y134        IDDR (Remov_iddr_C_R)       -0.207    11.871    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.871    
                         arrival time                          12.608    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.464%)  route 0.435ns (75.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 1.645 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.435    12.616    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y119        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.853    11.645    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y119        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.074    
    ILOGIC_X1Y119        IDDR (Remov_iddr_C_R)       -0.207    11.867    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.867    
                         arrival time                          12.616    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.337%)  route 0.490ns (77.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 1.649 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.490    12.671    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y135        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.857    11.649    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y135        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.078    
    ILOGIC_X1Y135        IDDR (Remov_iddr_C_R)       -0.207    11.871    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.871    
                         arrival time                          12.671    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.302%)  route 0.554ns (79.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 1.649 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.554    12.734    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y136        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.857    11.649    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y136        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.078    
    ILOGIC_X1Y136        IDDR (Remov_iddr_C_R)       -0.207    11.871    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.871    
                         arrival time                          12.734    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.606%)  route 0.617ns (81.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 1.651 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.617    12.798    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y137        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.859    11.651    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y137        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.080    
    ILOGIC_X1Y137        IDDR (Remov_iddr_C_R)       -0.207    11.873    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.873    
                         arrival time                          12.798    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.313%)  route 0.629ns (81.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 1.651 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.629    12.810    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y110        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.859    11.651    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y110        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.080    
    ILOGIC_X1Y110        IDDR (Remov_iddr_C_R)       -0.207    11.873    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.873    
                         arrival time                          12.810    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.274%)  route 0.675ns (82.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 1.651 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.675    12.856    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y109        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.859    11.651    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y109        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.080    
    ILOGIC_X1Y109        IDDR (Remov_iddr_C_R)       -0.207    11.873    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.873    
                         arrival time                          12.856    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.172%)  route 0.680ns (82.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 1.651 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.460ns = ( 2.040 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.363    12.863 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.440    13.303    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.369    10.934 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    11.429    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.455 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.585    12.040    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X85Y127        FDSE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDSE (Prop_fdse_C_Q)         0.141    12.181 f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.680    12.861    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X1Y138        IDDR                                         f  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    M7                                                0.000    12.500 r  S_c2c_rxclk_in_p (IN)
                         net (fo=0)                   0.000    12.500    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_diff_clk_in_p
    M7                   IBUFDS (Prop_ibufds_I_O)     0.397    12.897 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/diff_clk_input_gen.ibufgds_clk_inst/O
                         net (fo=1, routed)           0.480    13.377    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.153    10.224 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    10.764    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.793 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=911, routed)         0.859    11.651    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X1Y138        IDDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism              0.428    12.080    
    ILOGIC_X1Y138        IDDR (Remov_iddr_C_R)       -0.207    11.873    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -11.873    
                         arrival time                          12.861    
  -------------------------------------------------------------------
                         slack                                  0.988    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_S7_clk_wiz_1_0
  To Clock:  clk_out1_S7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.456ns (10.733%)  route 3.793ns (89.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.702     4.757    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.456     5.213 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          3.793     9.005    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y147        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.562    14.465    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y147        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/C
                         clock pessimism              0.230    14.695    
                         clock uncertainty           -0.066    14.629    
    OLOGIC_X1Y147        ODDR (Recov_oddr_C_R)       -0.300    14.329    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.456ns (10.875%)  route 3.737ns (89.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.702     4.757    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.456     5.213 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          3.737     8.950    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y143        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.560    14.463    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y143        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst/C
                         clock pessimism              0.230    14.693    
                         clock uncertainty           -0.066    14.627    
    OLOGIC_X1Y143        ODDR (Recov_oddr_C_R)       -0.300    14.327    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.456ns (13.643%)  route 2.886ns (86.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 14.452 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.702     4.757    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.456     5.213 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          2.886     8.099    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y128        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.549    14.452    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y128        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/C
                         clock pessimism              0.230    14.682    
                         clock uncertainty           -0.066    14.616    
    OLOGIC_X1Y128        ODDR (Recov_oddr_C_R)       -0.300    14.316    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/R
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.456ns (15.407%)  route 2.504ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 14.453 - 10.000 ) 
    Source Clock Delay      (SCD):    4.757ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.702     4.757    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.456     5.213 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          2.504     7.716    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y120        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.550    14.453    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y120        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/C
                         clock pessimism              0.230    14.683    
                         clock uncertainty           -0.066    14.617    
    OLOGIC_X1Y120        ODDR (Recov_oddr_C_R)       -0.300    14.317    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.773ns (27.304%)  route 2.058ns (72.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676     4.731    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y122        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDPE (Prop_fdpe_C_Q)         0.478     5.209 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.889     6.097    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y123        LUT3 (Prop_lut3_I2_O)        0.295     6.392 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.169     7.562    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y121        FDCE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.557    14.459    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X71Y121        FDCE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    14.690    
                         clock uncertainty           -0.066    14.623    
    SLICE_X71Y121        FDCE (Recov_fdce_C_CLR)     -0.405    14.218    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.218    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.773ns (27.304%)  route 2.058ns (72.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676     4.731    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y122        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDPE (Prop_fdpe_C_Q)         0.478     5.209 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.889     6.097    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y123        LUT3 (Prop_lut3_I2_O)        0.295     6.392 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.169     7.562    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y121        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.557    14.459    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X71Y121        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    14.690    
                         clock uncertainty           -0.066    14.623    
    SLICE_X71Y121        FDPE (Recov_fdpe_C_PRE)     -0.359    14.264    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.773ns (28.708%)  route 1.920ns (71.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676     4.731    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y122        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDPE (Prop_fdpe_C_Q)         0.478     5.209 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.889     6.097    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y123        LUT3 (Prop_lut3_I2_O)        0.295     6.392 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.031     7.423    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y120        FDCE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.558    14.460    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X71Y120        FDCE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    14.691    
                         clock uncertainty           -0.066    14.624    
    SLICE_X71Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.219    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.773ns (28.708%)  route 1.920ns (71.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676     4.731    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y122        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDPE (Prop_fdpe_C_Q)         0.478     5.209 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.889     6.097    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y123        LUT3 (Prop_lut3_I2_O)        0.295     6.392 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.031     7.423    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y120        FDCE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.558    14.460    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X71Y120        FDCE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    14.691    
                         clock uncertainty           -0.066    14.624    
    SLICE_X71Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.219    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.773ns (28.708%)  route 1.920ns (71.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676     4.731    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y122        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDPE (Prop_fdpe_C_Q)         0.478     5.209 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.889     6.097    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y123        LUT3 (Prop_lut3_I2_O)        0.295     6.392 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.031     7.423    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y120        FDCE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.558    14.460    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X71Y120        FDCE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    14.691    
                         clock uncertainty           -0.066    14.624    
    SLICE_X71Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.219    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_S7_clk_wiz_1_0 rise@10.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.773ns (28.936%)  route 1.898ns (71.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.731ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.942     0.942 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.013     2.956    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.097     3.053 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.801     4.854    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.912     0.942 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.016     2.959    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.055 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.676     4.731    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y122        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDPE (Prop_fdpe_C_Q)         0.478     5.209 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.889     6.097    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y123        LUT3 (Prop_lut3_I2_O)        0.295     6.392 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.010     7.402    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X68Y120        FDCE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K7                                                0.000    10.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000    10.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.899    10.899 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.909    12.808    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    12.900 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           1.673    14.573    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.682    10.890 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.921    12.812    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.903 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       1.556    14.458    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X68Y120        FDCE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    14.689    
                         clock uncertainty           -0.066    14.622    
    SLICE_X68Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.217    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  6.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.855%)  route 0.250ns (66.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.599     1.638    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y99         FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.766 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.250     2.016    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X79Y100        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.868     2.000    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X79Y100        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.092     1.908    
    SLICE_X79Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.759    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.855%)  route 0.250ns (66.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.599     1.638    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y99         FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.766 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.250     2.016    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X79Y100        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.868     2.000    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X79Y100        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.092     1.908    
    SLICE_X79Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.759    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.597     1.636    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141     1.777 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.275     2.052    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y106        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.860     1.992    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y106        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/C
                         clock pessimism             -0.326     1.666    
    OLOGIC_X1Y106        ODDR (Remov_oddr_C_R)        0.000     1.666    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.577%)  route 0.336ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.597     1.636    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141     1.777 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.336     2.112    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y104        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.861     1.993    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y104        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst/C
                         clock pessimism             -0.326     1.667    
    OLOGIC_X1Y104        ODDR (Remov_oddr_C_R)        0.000     1.667    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.809%)  route 0.215ns (59.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.582     1.621    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y119        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDPE (Prop_fdpe_C_Q)         0.148     1.769 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.215     1.983    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X76Y119        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.852     1.984    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X76Y119        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.326     1.658    
    SLICE_X76Y119        FDPE (Remov_fdpe_C_PRE)     -0.124     1.534    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.809%)  route 0.215ns (59.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.582     1.621    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y119        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDPE (Prop_fdpe_C_Q)         0.148     1.769 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.215     1.983    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X76Y119        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.852     1.984    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X76Y119        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.326     1.658    
    SLICE_X76Y119        FDPE (Remov_fdpe_C_PRE)     -0.124     1.534    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.394%)  route 0.339ns (70.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.597     1.636    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X85Y106        FDRE                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141     1.777 r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.339     2.115    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X1Y107        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.860     1.992    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X1Y107        ODDR                                         r  S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst/C
                         clock pessimism             -0.326     1.666    
    OLOGIC_X1Y107        ODDR (Remov_oddr_C_R)        0.000     1.666    S7_i/axi_c2c_s/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.638%)  route 0.221ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.596     1.635    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y108        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDPE (Prop_fdpe_C_Q)         0.128     1.763 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.221     1.984    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y108        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.867     1.999    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X84Y108        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.348     1.651    
    SLICE_X84Y108        FDPE (Remov_fdpe_C_PRE)     -0.125     1.526    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.638%)  route 0.221ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.596     1.635    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y108        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDPE (Prop_fdpe_C_Q)         0.128     1.763 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.221     1.984    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y108        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.867     1.999    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X84Y108        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.348     1.651    
    SLICE_X84Y108        FDPE (Remov_fdpe_C_PRE)     -0.125     1.526    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_S7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_S7_clk_wiz_1_0 rise@0.000ns - clk_out1_S7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.638%)  route 0.221ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.010    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.037 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.621     1.658    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.293     0.365 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.013    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.039 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.596     1.635    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y108        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDPE (Prop_fdpe_C_Q)         0.128     1.763 f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.221     1.984    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X84Y108        FDPE                                         f  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_S7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  sys_diff_clock_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    S7_i/ibufgds_200/U0/IBUF_DS_P[0]
    K7                   IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  S7_i/ibufgds_200/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.099    S7_i/bufg_200/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  S7_i/bufg_200/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=4, routed)           0.894     2.023    S7_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.621     0.402 r  S7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.102    S7_i/clk_wiz_1/inst/clk_out1_S7_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.131 r  S7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=18658, routed)       0.867     1.999    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X84Y108        FDPE                                         r  S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.348     1.651    
    SLICE_X84Y108        FDPE (Remov_fdpe_C_PRE)     -0.125     1.526    S7_i/axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.458    





