|top_commutation
start => _rst.DATAIN
shorts[0] => WideOr0.IN0
shorts[1] => WideOr0.IN1
shorts[2] => WideOr0.IN2
DesiredLoad[0] => DesiredLoad[0].IN1
DesiredLoad[1] => DesiredLoad[1].IN1
DesiredLoad[2] => DesiredLoad[2].IN1
DesiredLoad[3] => DesiredLoad[3].IN1
DesiredLoad[4] => DesiredLoad[4].IN1
DesiredLoad[5] => DesiredLoad[5].IN1
Sout[0] << Sout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[1] << Sout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[2] << Sout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[3] << Sout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[4] << Sout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[5] << Sout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[6] << Sout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[7] << Sout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[8] << Sout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[9] << Sout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[10] << Sout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[11] << Sout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[12] << Sout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[13] << Sout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[14] << Sout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[15] << Sout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[16] << Sout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[17] << Sout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shorted << _short.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|InternalClock:u0
clkout <= altera_int_osc:int_osc_0.clkout
oscena => oscena.IN1


|top_commutation|InternalClock:u0|altera_int_osc:int_osc_0
clkout <= oscillator_dut.CLKOUT
oscena => oscillator_dut.OSCENA


|top_commutation|adc_threshold_monitor:T1
clk => clk.IN1
reset_n => reset_n.IN1
threshold_exceeded[0] <= channel_threshold[0].DB_MAX_OUTPUT_PORT_TYPE
threshold_exceeded[1] <= channel_threshold[1].DB_MAX_OUTPUT_PORT_TYPE
threshold_exceeded[2] <= channel_threshold[2].DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll
clk_clk => clk_clk.IN3
modular_adc_0_threshold_valid <= ThresADC_modular_adc_0:modular_adc_0.threshold_valid
modular_adc_0_threshold_channel[0] <= ThresADC_modular_adc_0:modular_adc_0.threshold_channel
modular_adc_0_threshold_channel[1] <= ThresADC_modular_adc_0:modular_adc_0.threshold_channel
modular_adc_0_threshold_channel[2] <= ThresADC_modular_adc_0:modular_adc_0.threshold_channel
modular_adc_0_threshold_channel[3] <= ThresADC_modular_adc_0:modular_adc_0.threshold_channel
modular_adc_0_threshold_channel[4] <= ThresADC_modular_adc_0:modular_adc_0.threshold_channel
modular_adc_0_threshold_data <= ThresADC_modular_adc_0:modular_adc_0.threshold_data
reset_reset_n => _.IN1


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= ThresADC_altpll_0_altpll_4s22:sd1.clk
c1 <= ThresADC_altpll_0_altpll_4s22:sd1.clk
c2 <= ThresADC_altpll_0_altpll_4s22:sd1.clk
c3 <= ThresADC_altpll_0_altpll_4s22:sd1.clk
c4 <= ThresADC_altpll_0_altpll_4s22:sd1.clk
clk => clk.IN2
configupdate => ~NO_FANOUT~
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasedone <= <GND>
phasestep => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scandata => ~NO_FANOUT~
scandataout <= <GND>
scandone <= <GND>
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= ThresADC_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_stdsync_sv6:stdsync2|ThresADC_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_altpll_0:altpll_0|ThresADC_altpll_0_altpll_4s22:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0
clock_clk => clock_clk.IN8
reset_sink_reset_n => reset_sink_reset_n.IN4
adc_pll_clock_clk => adc_pll_clock_clk.IN1
adc_pll_locked_export => adc_pll_locked_export.IN1
sequencer_csr_address => sequencer_csr_address.IN1
sequencer_csr_read => sequencer_csr_read.IN1
sequencer_csr_write => sequencer_csr_write.IN1
sequencer_csr_writedata[0] => sequencer_csr_writedata[0].IN1
sequencer_csr_writedata[1] => sequencer_csr_writedata[1].IN1
sequencer_csr_writedata[2] => sequencer_csr_writedata[2].IN1
sequencer_csr_writedata[3] => sequencer_csr_writedata[3].IN1
sequencer_csr_writedata[4] => sequencer_csr_writedata[4].IN1
sequencer_csr_writedata[5] => sequencer_csr_writedata[5].IN1
sequencer_csr_writedata[6] => sequencer_csr_writedata[6].IN1
sequencer_csr_writedata[7] => sequencer_csr_writedata[7].IN1
sequencer_csr_writedata[8] => sequencer_csr_writedata[8].IN1
sequencer_csr_writedata[9] => sequencer_csr_writedata[9].IN1
sequencer_csr_writedata[10] => sequencer_csr_writedata[10].IN1
sequencer_csr_writedata[11] => sequencer_csr_writedata[11].IN1
sequencer_csr_writedata[12] => sequencer_csr_writedata[12].IN1
sequencer_csr_writedata[13] => sequencer_csr_writedata[13].IN1
sequencer_csr_writedata[14] => sequencer_csr_writedata[14].IN1
sequencer_csr_writedata[15] => sequencer_csr_writedata[15].IN1
sequencer_csr_writedata[16] => sequencer_csr_writedata[16].IN1
sequencer_csr_writedata[17] => sequencer_csr_writedata[17].IN1
sequencer_csr_writedata[18] => sequencer_csr_writedata[18].IN1
sequencer_csr_writedata[19] => sequencer_csr_writedata[19].IN1
sequencer_csr_writedata[20] => sequencer_csr_writedata[20].IN1
sequencer_csr_writedata[21] => sequencer_csr_writedata[21].IN1
sequencer_csr_writedata[22] => sequencer_csr_writedata[22].IN1
sequencer_csr_writedata[23] => sequencer_csr_writedata[23].IN1
sequencer_csr_writedata[24] => sequencer_csr_writedata[24].IN1
sequencer_csr_writedata[25] => sequencer_csr_writedata[25].IN1
sequencer_csr_writedata[26] => sequencer_csr_writedata[26].IN1
sequencer_csr_writedata[27] => sequencer_csr_writedata[27].IN1
sequencer_csr_writedata[28] => sequencer_csr_writedata[28].IN1
sequencer_csr_writedata[29] => sequencer_csr_writedata[29].IN1
sequencer_csr_writedata[30] => sequencer_csr_writedata[30].IN1
sequencer_csr_writedata[31] => sequencer_csr_writedata[31].IN1
sequencer_csr_readdata[0] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[1] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[2] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[3] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[4] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[5] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[6] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[7] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[8] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[9] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[10] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[11] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[12] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[13] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[14] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[15] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[16] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[17] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[18] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[19] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[20] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[21] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[22] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[23] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[24] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[25] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[26] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[27] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[28] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[29] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[30] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sequencer_csr_readdata[31] <= altera_modular_adc_sequencer:sequencer_internal.readdata
sample_store_csr_address[0] => sample_store_csr_address[0].IN1
sample_store_csr_address[1] => sample_store_csr_address[1].IN1
sample_store_csr_address[2] => sample_store_csr_address[2].IN1
sample_store_csr_address[3] => sample_store_csr_address[3].IN1
sample_store_csr_address[4] => sample_store_csr_address[4].IN1
sample_store_csr_address[5] => sample_store_csr_address[5].IN1
sample_store_csr_address[6] => sample_store_csr_address[6].IN1
sample_store_csr_read => sample_store_csr_read.IN1
sample_store_csr_write => sample_store_csr_write.IN1
sample_store_csr_writedata[0] => sample_store_csr_writedata[0].IN1
sample_store_csr_writedata[1] => sample_store_csr_writedata[1].IN1
sample_store_csr_writedata[2] => sample_store_csr_writedata[2].IN1
sample_store_csr_writedata[3] => sample_store_csr_writedata[3].IN1
sample_store_csr_writedata[4] => sample_store_csr_writedata[4].IN1
sample_store_csr_writedata[5] => sample_store_csr_writedata[5].IN1
sample_store_csr_writedata[6] => sample_store_csr_writedata[6].IN1
sample_store_csr_writedata[7] => sample_store_csr_writedata[7].IN1
sample_store_csr_writedata[8] => sample_store_csr_writedata[8].IN1
sample_store_csr_writedata[9] => sample_store_csr_writedata[9].IN1
sample_store_csr_writedata[10] => sample_store_csr_writedata[10].IN1
sample_store_csr_writedata[11] => sample_store_csr_writedata[11].IN1
sample_store_csr_writedata[12] => sample_store_csr_writedata[12].IN1
sample_store_csr_writedata[13] => sample_store_csr_writedata[13].IN1
sample_store_csr_writedata[14] => sample_store_csr_writedata[14].IN1
sample_store_csr_writedata[15] => sample_store_csr_writedata[15].IN1
sample_store_csr_writedata[16] => sample_store_csr_writedata[16].IN1
sample_store_csr_writedata[17] => sample_store_csr_writedata[17].IN1
sample_store_csr_writedata[18] => sample_store_csr_writedata[18].IN1
sample_store_csr_writedata[19] => sample_store_csr_writedata[19].IN1
sample_store_csr_writedata[20] => sample_store_csr_writedata[20].IN1
sample_store_csr_writedata[21] => sample_store_csr_writedata[21].IN1
sample_store_csr_writedata[22] => sample_store_csr_writedata[22].IN1
sample_store_csr_writedata[23] => sample_store_csr_writedata[23].IN1
sample_store_csr_writedata[24] => sample_store_csr_writedata[24].IN1
sample_store_csr_writedata[25] => sample_store_csr_writedata[25].IN1
sample_store_csr_writedata[26] => sample_store_csr_writedata[26].IN1
sample_store_csr_writedata[27] => sample_store_csr_writedata[27].IN1
sample_store_csr_writedata[28] => sample_store_csr_writedata[28].IN1
sample_store_csr_writedata[29] => sample_store_csr_writedata[29].IN1
sample_store_csr_writedata[30] => sample_store_csr_writedata[30].IN1
sample_store_csr_writedata[31] => sample_store_csr_writedata[31].IN1
sample_store_csr_readdata[0] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[1] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[2] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[3] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[4] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[5] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[6] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[7] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[8] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[9] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[10] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[11] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[12] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[13] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[14] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[15] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[16] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[17] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[18] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[19] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[20] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[21] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[22] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[23] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[24] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[25] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[26] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[27] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[28] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[29] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[30] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_csr_readdata[31] <= altera_modular_adc_sample_store:sample_store_internal.readdata
sample_store_irq_irq <= altera_modular_adc_sample_store:sample_store_internal.irq
threshold_valid <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_valid
threshold_channel[0] <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_channel
threshold_channel[1] <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_channel
threshold_channel[2] <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_channel
threshold_channel[3] <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_channel
threshold_channel[4] <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_channel
threshold_data <= altera_modular_adc_threshold_detect:threshold_detect_internal.threshd_data


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
clk => clk.IN1
rst_n => rst_n.IN1
clk_in_pll_c0 => clk_in_pll_c0.IN1
clk_in_pll_locked => clk_in_pll_locked.IN1
cmd_valid => cmd_valid.IN1
cmd_channel[0] => cmd_channel[0].IN1
cmd_channel[1] => cmd_channel[1].IN1
cmd_channel[2] => cmd_channel[2].IN1
cmd_channel[3] => cmd_channel[3].IN1
cmd_channel[4] => cmd_channel[4].IN1
cmd_sop => cmd_sop.IN1
cmd_eop => cmd_eop.IN1
sync_ready => sync_ready.IN1
cmd_ready <= altera_modular_adc_control_fsm:u_control_fsm.cmd_ready
rsp_valid <= altera_modular_adc_control_fsm:u_control_fsm.rsp_valid
rsp_channel[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_channel[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_channel
rsp_data[0] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[1] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[2] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[3] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[4] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[5] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[6] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[7] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[8] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[9] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[10] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_data[11] <= altera_modular_adc_control_fsm:u_control_fsm.rsp_data
rsp_sop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_sop
rsp_eop <= altera_modular_adc_control_fsm:u_control_fsm.rsp_eop
sync_valid <= altera_modular_adc_control_fsm:u_control_fsm.sync_valid


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
clk => clk.IN3
rst_n => rst_n.IN2
clk_in_pll_locked => Selector1.IN5
clk_in_pll_locked => Selector0.IN1
cmd_valid => always3.IN1
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.OUTPUTSELECT
cmd_valid => ctrl_state_nxt.GETCMD_W.DATAB
cmd_valid => Selector7.IN3
cmd_valid => Selector7.IN4
cmd_valid => Selector6.IN2
cmd_valid => Selector6.IN3
cmd_valid => clear_avrg_cnt_done.IN1
cmd_channel[0] => Selector16.IN5
cmd_channel[0] => Equal1.IN4
cmd_channel[0] => Equal2.IN1
cmd_channel[0] => cmd_channel_dly[0].DATAIN
cmd_channel[1] => Selector15.IN5
cmd_channel[1] => Equal1.IN3
cmd_channel[1] => Equal2.IN4
cmd_channel[1] => cmd_channel_dly[1].DATAIN
cmd_channel[2] => Selector14.IN5
cmd_channel[2] => Equal1.IN2
cmd_channel[2] => Equal2.IN3
cmd_channel[2] => cmd_channel_dly[2].DATAIN
cmd_channel[3] => Selector13.IN5
cmd_channel[3] => Equal1.IN1
cmd_channel[3] => Equal2.IN2
cmd_channel[3] => cmd_channel_dly[3].DATAIN
cmd_channel[4] => Selector12.IN5
cmd_channel[4] => Equal1.IN0
cmd_channel[4] => Equal2.IN0
cmd_channel[4] => cmd_channel_dly[4].DATAIN
cmd_sop => cmd_sop_dly.DATAIN
cmd_eop => cmd_eop_dly.DATAIN
clk_dft => clk_dft.IN1
eoc => eoc.IN1
dout[0] => dout_flp.DATAB
dout[1] => dout_flp.DATAB
dout[2] => dout_flp.DATAB
dout[3] => dout_flp.DATAB
dout[4] => dout_flp.DATAB
dout[5] => dout_flp.DATAB
dout[6] => dout_flp.DATAB
dout[7] => dout_flp.DATAB
dout[8] => dout_flp.DATAB
dout[9] => dout_flp.DATAB
dout[10] => dout_flp.DATAB
dout[11] => dout_flp.DATAB
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
sync_ready => ctrl_state_nxt.OUTPUTSELECT
rsp_valid <= rsp_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[0] <= rsp_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[1] <= rsp_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[2] <= rsp_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[3] <= rsp_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_channel[4] <= rsp_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[0] <= rsp_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[1] <= rsp_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[2] <= rsp_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[3] <= rsp_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[4] <= rsp_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[5] <= rsp_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[6] <= rsp_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[7] <= rsp_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[8] <= rsp_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[9] <= rsp_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[10] <= rsp_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_data[11] <= rsp_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_sop <= rsp_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsp_eop <= rsp_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_ready <= cmd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[0] <= chsel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[1] <= chsel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[2] <= chsel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[3] <= chsel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chsel[4] <= chsel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
soc <= soc~reg0.DB_MAX_OUTPUT_PORT_TYPE
usr_pwd <= usr_pwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
tsen <= tsen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync_valid <= sync_valid.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
data[0] => scfifo_ds61:auto_generated.data[0]
data[1] => scfifo_ds61:auto_generated.data[1]
data[2] => scfifo_ds61:auto_generated.data[2]
data[3] => scfifo_ds61:auto_generated.data[3]
data[4] => scfifo_ds61:auto_generated.data[4]
data[5] => scfifo_ds61:auto_generated.data[5]
data[6] => scfifo_ds61:auto_generated.data[6]
data[7] => scfifo_ds61:auto_generated.data[7]
data[8] => scfifo_ds61:auto_generated.data[8]
data[9] => scfifo_ds61:auto_generated.data[9]
data[10] => scfifo_ds61:auto_generated.data[10]
data[11] => scfifo_ds61:auto_generated.data[11]
q[0] <= scfifo_ds61:auto_generated.q[0]
q[1] <= scfifo_ds61:auto_generated.q[1]
q[2] <= scfifo_ds61:auto_generated.q[2]
q[3] <= scfifo_ds61:auto_generated.q[3]
q[4] <= scfifo_ds61:auto_generated.q[4]
q[5] <= scfifo_ds61:auto_generated.q[5]
q[6] <= scfifo_ds61:auto_generated.q[6]
q[7] <= scfifo_ds61:auto_generated.q[7]
q[8] <= scfifo_ds61:auto_generated.q[8]
q[9] <= scfifo_ds61:auto_generated.q[9]
q[10] <= scfifo_ds61:auto_generated.q[10]
q[11] <= scfifo_ds61:auto_generated.q[11]
wrreq => scfifo_ds61:auto_generated.wrreq
rdreq => scfifo_ds61:auto_generated.rdreq
clock => scfifo_ds61:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ds61:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ds61:auto_generated.empty
full <= scfifo_ds61:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated
clock => a_dpfifo_3o41:dpfifo.clock
data[0] => a_dpfifo_3o41:dpfifo.data[0]
data[1] => a_dpfifo_3o41:dpfifo.data[1]
data[2] => a_dpfifo_3o41:dpfifo.data[2]
data[3] => a_dpfifo_3o41:dpfifo.data[3]
data[4] => a_dpfifo_3o41:dpfifo.data[4]
data[5] => a_dpfifo_3o41:dpfifo.data[5]
data[6] => a_dpfifo_3o41:dpfifo.data[6]
data[7] => a_dpfifo_3o41:dpfifo.data[7]
data[8] => a_dpfifo_3o41:dpfifo.data[8]
data[9] => a_dpfifo_3o41:dpfifo.data[9]
data[10] => a_dpfifo_3o41:dpfifo.data[10]
data[11] => a_dpfifo_3o41:dpfifo.data[11]
empty <= a_dpfifo_3o41:dpfifo.empty
full <= a_dpfifo_3o41:dpfifo.full
q[0] <= a_dpfifo_3o41:dpfifo.q[0]
q[1] <= a_dpfifo_3o41:dpfifo.q[1]
q[2] <= a_dpfifo_3o41:dpfifo.q[2]
q[3] <= a_dpfifo_3o41:dpfifo.q[3]
q[4] <= a_dpfifo_3o41:dpfifo.q[4]
q[5] <= a_dpfifo_3o41:dpfifo.q[5]
q[6] <= a_dpfifo_3o41:dpfifo.q[6]
q[7] <= a_dpfifo_3o41:dpfifo.q[7]
q[8] <= a_dpfifo_3o41:dpfifo.q[8]
q[9] <= a_dpfifo_3o41:dpfifo.q[9]
q[10] <= a_dpfifo_3o41:dpfifo.q[10]
q[11] <= a_dpfifo_3o41:dpfifo.q[11]
rdreq => a_dpfifo_3o41:dpfifo.rreq
sclr => a_dpfifo_3o41:dpfifo.sclr
wrreq => a_dpfifo_3o41:dpfifo.wreq


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => altsyncram_rqn1:FIFOram.clock0
clock => altsyncram_rqn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_rqn1:FIFOram.data_a[0]
data[1] => altsyncram_rqn1:FIFOram.data_a[1]
data[2] => altsyncram_rqn1:FIFOram.data_a[2]
data[3] => altsyncram_rqn1:FIFOram.data_a[3]
data[4] => altsyncram_rqn1:FIFOram.data_a[4]
data[5] => altsyncram_rqn1:FIFOram.data_a[5]
data[6] => altsyncram_rqn1:FIFOram.data_a[6]
data[7] => altsyncram_rqn1:FIFOram.data_a[7]
data[8] => altsyncram_rqn1:FIFOram.data_a[8]
data[9] => altsyncram_rqn1:FIFOram.data_a[9]
data[10] => altsyncram_rqn1:FIFOram.data_a[10]
data[11] => altsyncram_rqn1:FIFOram.data_a[11]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= altsyncram_rqn1:FIFOram.q_b[0]
q[1] <= altsyncram_rqn1:FIFOram.q_b[1]
q[2] <= altsyncram_rqn1:FIFOram.q_b[2]
q[3] <= altsyncram_rqn1:FIFOram.q_b[3]
q[4] <= altsyncram_rqn1:FIFOram.q_b[4]
q[5] <= altsyncram_rqn1:FIFOram.q_b[5]
q[6] <= altsyncram_rqn1:FIFOram.q_b[6]
q[7] <= altsyncram_rqn1:FIFOram.q_b[7]
q[8] <= altsyncram_rqn1:FIFOram.q_b[8]
q[9] <= altsyncram_rqn1:FIFOram.q_b[9]
q[10] <= altsyncram_rqn1:FIFOram.q_b[10]
q[11] <= altsyncram_rqn1:FIFOram.q_b[11]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
chsel[0] => chsel[0].IN1
chsel[1] => chsel[1].IN1
chsel[2] => chsel[2].IN1
chsel[3] => chsel[3].IN1
chsel[4] => chsel[4].IN1
soc => soc.IN1
eoc <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.eoc
dout[0] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[1] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[2] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[3] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[4] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[5] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[6] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[7] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[8] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[9] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[10] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
dout[11] <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.dout
usr_pwd => usr_pwd.IN1
tsen => tsen.IN1
clkout_adccore <= fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance.clkout_adccore
clkin_from_pll_c0 => clkin_from_pll_c0.IN1


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
chsel_from_sw[0] => Decoder0.IN4
chsel_from_sw[1] => Decoder0.IN3
chsel_from_sw[2] => Decoder0.IN2
chsel_from_sw[3] => Decoder0.IN1
chsel_from_sw[4] => Decoder0.IN0
chsel_to_hw[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[3] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
chsel_to_hw[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
chsel[0] => primitive_instance.I_CHSEL
chsel[1] => primitive_instance.I_CHSEL1
chsel[2] => primitive_instance.I_CHSEL2
chsel[3] => primitive_instance.I_CHSEL3
chsel[4] => primitive_instance.I_CHSEL4
soc => primitive_instance.I_SOC
eoc <= primitive_instance.O_EOC
dout[0] <= primitive_instance.O_DOUT
dout[1] <= primitive_instance.O_DOUT1
dout[2] <= primitive_instance.O_DOUT2
dout[3] <= primitive_instance.O_DOUT3
dout[4] <= primitive_instance.O_DOUT4
dout[5] <= primitive_instance.O_DOUT5
dout[6] <= primitive_instance.O_DOUT6
dout[7] <= primitive_instance.O_DOUT7
dout[8] <= primitive_instance.O_DOUT8
dout[9] <= primitive_instance.O_DOUT9
dout[10] <= primitive_instance.O_DOUT10
dout[11] <= primitive_instance.O_DOUT11
usr_pwd => primitive_instance.I_USR_PWD
tsen => primitive_instance.I_TSEN
clkout_adccore <= primitive_instance.O_CLK_DFT
clkin_from_pll_c0 => primitive_instance.I_CLKIN_FROM_PLL_C0


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal
clk => clk.IN2
rst_n => rst_n.IN2
addr => addr.IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
cmd_ready => cmd_ready.IN1
cmd_ready_2 => ~NO_FANOUT~
readdata[0] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[1] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[2] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[3] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[4] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[5] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[6] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[7] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[8] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[9] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[10] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[11] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[12] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[13] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[14] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[15] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[16] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[17] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[18] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[19] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[20] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[21] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[22] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[23] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[24] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[25] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[26] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[27] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[28] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[29] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[30] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
readdata[31] <= altera_modular_adc_sequencer_csr:u_seq_csr.readdata
cmd_valid <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_valid
cmd_channel[0] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[1] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[2] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[3] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_channel[4] <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_channel
cmd_sop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_sop
cmd_eop <= altera_modular_adc_sequencer_ctrl:u_seq_ctrl.cmd_eop
cmd_valid_2 <= <GND>
cmd_channel_2[0] <= <GND>
cmd_channel_2[1] <= <GND>
cmd_channel_2[2] <= <GND>
cmd_channel_2[3] <= <GND>
cmd_channel_2[4] <= <GND>
cmd_sop_2 <= <GND>
cmd_eop_2 <= <GND>


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => sw_clr_run~reg0.CLK
clk => run~reg0.CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => mode[2].CLK
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => run~reg0.ACLR
rst_n => sw_clr_run~reg0.ACLR
rst_n => mode[0].ACLR
rst_n => mode[1].ACLR
rst_n => mode[2].ACLR
addr => cmd_wr_en.IN0
addr => cmd_rd_en.IN0
read => cmd_rd_en.IN1
write => cmd_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => always2.IN1
writedata[1] => mode[0].DATAIN
writedata[2] => mode[1].DATAIN
writedata[3] => mode[2].DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
clr_run => run.OUTPUTSELECT
clr_run => sw_clr_run.OUTPUTSELECT
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
run <= run~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_clr_run <= sw_clr_run~reg0.DB_MAX_OUTPUT_PORT_TYPE
con_mode <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
single_mode <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
recab_mode <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
clk => cmd_eop~reg0.CLK
clk => cmd_sop~reg0.CLK
clk => cmd_channel[0]~reg0.CLK
clk => cmd_channel[1]~reg0.CLK
clk => cmd_channel[2]~reg0.CLK
clk => cmd_channel[3]~reg0.CLK
clk => cmd_channel[4]~reg0.CLK
clk => cmd_valid~reg0.CLK
clk => slot_sel[0].CLK
clk => slot_sel[1].CLK
clk => seq_state.CLK
rst_n => cmd_eop~reg0.ACLR
rst_n => cmd_sop~reg0.ACLR
rst_n => cmd_channel[0]~reg0.ACLR
rst_n => cmd_channel[1]~reg0.ACLR
rst_n => cmd_channel[2]~reg0.ACLR
rst_n => cmd_channel[3]~reg0.ACLR
rst_n => cmd_channel[4]~reg0.ACLR
rst_n => cmd_valid~reg0.ACLR
rst_n => seq_state.ACLR
rst_n => slot_sel[0].ACLR
rst_n => slot_sel[1].ACLR
run => always1.IN1
sw_clr_run => done_con.IN1
con_mode => valid_mode.IN0
single_mode => done_single.IN1
single_mode => valid_mode.IN1
recab_mode => always1.IN1
recab_mode => valid_mode.IN1
recab_mode => cmd_channel_nxt[4].OUTPUTSELECT
recab_mode => cmd_channel_nxt[3].OUTPUTSELECT
recab_mode => cmd_channel_nxt[2].OUTPUTSELECT
recab_mode => cmd_channel_nxt[1].OUTPUTSELECT
recab_mode => cmd_channel_nxt[0].OUTPUTSELECT
recab_mode => cmd_sop_nxt.OUTPUTSELECT
recab_mode => cmd_eop_nxt.OUTPUTSELECT
cmd_ready => always1.IN1
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => slot_sel_nxt.OUTPUTSELECT
cmd_ready => cmd_valid.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_channel.OUTPUTSELECT
cmd_ready => cmd_sop.OUTPUTSELECT
cmd_ready => cmd_eop.OUTPUTSELECT
cmd_ready => valid_req.DATAA
cmd_valid <= cmd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[0] <= cmd_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[1] <= cmd_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[2] <= cmd_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[3] <= cmd_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_channel[4] <= cmd_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_sop <= cmd_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_eop <= cmd_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_run <= clr_run.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal
clk => clk.IN1
rst_n => readdata[0]~reg0.ACLR
rst_n => readdata[1]~reg0.ACLR
rst_n => readdata[2]~reg0.ACLR
rst_n => readdata[3]~reg0.ACLR
rst_n => readdata[4]~reg0.ACLR
rst_n => readdata[5]~reg0.ACLR
rst_n => readdata[6]~reg0.ACLR
rst_n => readdata[7]~reg0.ACLR
rst_n => readdata[8]~reg0.ACLR
rst_n => readdata[9]~reg0.ACLR
rst_n => readdata[10]~reg0.ACLR
rst_n => readdata[11]~reg0.ACLR
rst_n => readdata[12]~reg0.ACLR
rst_n => readdata[13]~reg0.ACLR
rst_n => readdata[14]~reg0.ACLR
rst_n => readdata[15]~reg0.ACLR
rst_n => readdata[16]~reg0.ACLR
rst_n => readdata[17]~reg0.ACLR
rst_n => readdata[18]~reg0.ACLR
rst_n => readdata[19]~reg0.ACLR
rst_n => readdata[20]~reg0.ACLR
rst_n => readdata[21]~reg0.ACLR
rst_n => readdata[22]~reg0.ACLR
rst_n => readdata[23]~reg0.ACLR
rst_n => readdata[24]~reg0.ACLR
rst_n => readdata[25]~reg0.ACLR
rst_n => readdata[26]~reg0.ACLR
rst_n => readdata[27]~reg0.ACLR
rst_n => readdata[28]~reg0.ACLR
rst_n => readdata[29]~reg0.ACLR
rst_n => readdata[30]~reg0.ACLR
rst_n => readdata[31]~reg0.ACLR
rst_n => irq~reg0.ACLR
rst_n => e_eop.PRESET
rst_n => s_eop.ACLR
rst_n => csr_readdata[0].ACLR
rst_n => csr_readdata[1].ACLR
rst_n => csr_readdata[2].ACLR
rst_n => csr_readdata[3].ACLR
rst_n => csr_readdata[4].ACLR
rst_n => csr_readdata[5].ACLR
rst_n => csr_readdata[6].ACLR
rst_n => csr_readdata[7].ACLR
rst_n => csr_readdata[8].ACLR
rst_n => csr_readdata[9].ACLR
rst_n => csr_readdata[10].ACLR
rst_n => csr_readdata[11].ACLR
rst_n => csr_readdata[12].ACLR
rst_n => csr_readdata[13].ACLR
rst_n => csr_readdata[14].ACLR
rst_n => csr_readdata[15].ACLR
rst_n => csr_readdata[16].ACLR
rst_n => csr_readdata[17].ACLR
rst_n => csr_readdata[18].ACLR
rst_n => csr_readdata[19].ACLR
rst_n => csr_readdata[20].ACLR
rst_n => csr_readdata[21].ACLR
rst_n => csr_readdata[22].ACLR
rst_n => csr_readdata[23].ACLR
rst_n => csr_readdata[24].ACLR
rst_n => csr_readdata[25].ACLR
rst_n => csr_readdata[26].ACLR
rst_n => csr_readdata[27].ACLR
rst_n => csr_readdata[28].ACLR
rst_n => csr_readdata[29].ACLR
rst_n => csr_readdata[30].ACLR
rst_n => csr_readdata[31].ACLR
rst_n => ram_rd_en_flp.ACLR
rst_n => slot_num[0].ACLR
rst_n => slot_num[1].ACLR
rst_n => slot_num[2].ACLR
rst_n => slot_num[3].ACLR
rst_n => slot_num[4].ACLR
rst_n => slot_num[5].ACLR
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => LessThan0.IN8
addr[6] => Equal0.IN0
addr[6] => Equal1.IN0
read => ier_rd_en.IN1
read => isr_rd_en.IN1
read => ram_rd_en.IN1
write => ier_wr_en.IN1
write => isr_wr_en.IN1
writedata[0] => always1.IN1
writedata[0] => e_eop.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
rsp_valid => rsp_valid.IN1
rsp_channel[0] => ~NO_FANOUT~
rsp_channel[1] => ~NO_FANOUT~
rsp_channel[2] => ~NO_FANOUT~
rsp_channel[3] => ~NO_FANOUT~
rsp_channel[4] => ~NO_FANOUT~
rsp_data[0] => ram_datain[0].IN1
rsp_data[1] => ram_datain[1].IN1
rsp_data[2] => ram_datain[2].IN1
rsp_data[3] => ram_datain[3].IN1
rsp_data[4] => ram_datain[4].IN1
rsp_data[5] => ram_datain[5].IN1
rsp_data[6] => ram_datain[6].IN1
rsp_data[7] => ram_datain[7].IN1
rsp_data[8] => ram_datain[8].IN1
rsp_data[9] => ram_datain[9].IN1
rsp_data[10] => ram_datain[10].IN1
rsp_data[11] => ram_datain[11].IN1
rsp_sop => ~NO_FANOUT~
rsp_eop => set_eop.IN0
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
wren_a => altsyncram_v5s1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_v5s1:auto_generated.rden_b
data_a[0] => altsyncram_v5s1:auto_generated.data_a[0]
data_a[1] => altsyncram_v5s1:auto_generated.data_a[1]
data_a[2] => altsyncram_v5s1:auto_generated.data_a[2]
data_a[3] => altsyncram_v5s1:auto_generated.data_a[3]
data_a[4] => altsyncram_v5s1:auto_generated.data_a[4]
data_a[5] => altsyncram_v5s1:auto_generated.data_a[5]
data_a[6] => altsyncram_v5s1:auto_generated.data_a[6]
data_a[7] => altsyncram_v5s1:auto_generated.data_a[7]
data_a[8] => altsyncram_v5s1:auto_generated.data_a[8]
data_a[9] => altsyncram_v5s1:auto_generated.data_a[9]
data_a[10] => altsyncram_v5s1:auto_generated.data_a[10]
data_a[11] => altsyncram_v5s1:auto_generated.data_a[11]
data_a[12] => altsyncram_v5s1:auto_generated.data_a[12]
data_a[13] => altsyncram_v5s1:auto_generated.data_a[13]
data_a[14] => altsyncram_v5s1:auto_generated.data_a[14]
data_a[15] => altsyncram_v5s1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_v5s1:auto_generated.address_a[0]
address_a[1] => altsyncram_v5s1:auto_generated.address_a[1]
address_a[2] => altsyncram_v5s1:auto_generated.address_a[2]
address_a[3] => altsyncram_v5s1:auto_generated.address_a[3]
address_a[4] => altsyncram_v5s1:auto_generated.address_a[4]
address_a[5] => altsyncram_v5s1:auto_generated.address_a[5]
address_b[0] => altsyncram_v5s1:auto_generated.address_b[0]
address_b[1] => altsyncram_v5s1:auto_generated.address_b[1]
address_b[2] => altsyncram_v5s1:auto_generated.address_b[2]
address_b[3] => altsyncram_v5s1:auto_generated.address_b[3]
address_b[4] => altsyncram_v5s1:auto_generated.address_b[4]
address_b[5] => altsyncram_v5s1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v5s1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_v5s1:auto_generated.q_b[0]
q_b[1] <= altsyncram_v5s1:auto_generated.q_b[1]
q_b[2] <= altsyncram_v5s1:auto_generated.q_b[2]
q_b[3] <= altsyncram_v5s1:auto_generated.q_b[3]
q_b[4] <= altsyncram_v5s1:auto_generated.q_b[4]
q_b[5] <= altsyncram_v5s1:auto_generated.q_b[5]
q_b[6] <= altsyncram_v5s1:auto_generated.q_b[6]
q_b[7] <= altsyncram_v5s1:auto_generated.q_b[7]
q_b[8] <= altsyncram_v5s1:auto_generated.q_b[8]
q_b[9] <= altsyncram_v5s1:auto_generated.q_b[9]
q_b[10] <= altsyncram_v5s1:auto_generated.q_b[10]
q_b[11] <= altsyncram_v5s1:auto_generated.q_b[11]
q_b[12] <= altsyncram_v5s1:auto_generated.q_b[12]
q_b[13] <= altsyncram_v5s1:auto_generated.q_b[13]
q_b[14] <= altsyncram_v5s1:auto_generated.q_b[14]
q_b[15] <= altsyncram_v5s1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal
clk => clk.IN1
rst_n => rst_n.IN1
rsp_valid => always2.IN1
rsp_channel[0] => rsp_channel[0].IN1
rsp_channel[1] => rsp_channel[1].IN1
rsp_channel[2] => rsp_channel[2].IN1
rsp_channel[3] => rsp_channel[3].IN1
rsp_channel[4] => rsp_channel[4].IN1
rsp_data[0] => rsp_data[0].IN1
rsp_data[1] => rsp_data[1].IN1
rsp_data[2] => rsp_data[2].IN1
rsp_data[3] => rsp_data[3].IN1
rsp_data[4] => rsp_data[4].IN1
rsp_data[5] => rsp_data[5].IN1
rsp_data[6] => rsp_data[6].IN1
rsp_data[7] => rsp_data[7].IN1
rsp_data[8] => rsp_data[8].IN1
rsp_data[9] => rsp_data[9].IN1
rsp_data[10] => rsp_data[10].IN1
rsp_data[11] => rsp_data[11].IN1
rsp_sop => ~NO_FANOUT~
rsp_eop => ~NO_FANOUT~
threshd_valid <= threshd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
threshd_channel[0] <= threshd_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
threshd_channel[1] <= threshd_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
threshd_channel[2] <= threshd_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
threshd_channel[3] <= threshd_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
threshd_channel[4] <= threshd_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
threshd_data <= threshd_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_modular_adc_threshold_detect:threshold_detect_internal|altera_modular_adc_threshold_detect_com:u_threshd_com
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
en_low_thd => low_err.OUTPUTSELECT
en_high_thd => high_err.OUTPUTSELECT
rsp_data[0] => LessThan0.IN12
rsp_data[0] => LessThan1.IN12
rsp_data[0] => LessThan2.IN12
rsp_data[0] => LessThan3.IN12
rsp_data[1] => LessThan0.IN11
rsp_data[1] => LessThan1.IN11
rsp_data[1] => LessThan2.IN11
rsp_data[1] => LessThan3.IN11
rsp_data[2] => LessThan0.IN10
rsp_data[2] => LessThan1.IN10
rsp_data[2] => LessThan2.IN10
rsp_data[2] => LessThan3.IN10
rsp_data[3] => LessThan0.IN9
rsp_data[3] => LessThan1.IN9
rsp_data[3] => LessThan2.IN9
rsp_data[3] => LessThan3.IN9
rsp_data[4] => LessThan0.IN8
rsp_data[4] => LessThan1.IN8
rsp_data[4] => LessThan2.IN8
rsp_data[4] => LessThan3.IN8
rsp_data[5] => LessThan0.IN7
rsp_data[5] => LessThan1.IN7
rsp_data[5] => LessThan2.IN7
rsp_data[5] => LessThan3.IN7
rsp_data[6] => LessThan0.IN6
rsp_data[6] => LessThan1.IN6
rsp_data[6] => LessThan2.IN6
rsp_data[6] => LessThan3.IN6
rsp_data[7] => LessThan0.IN5
rsp_data[7] => LessThan1.IN5
rsp_data[7] => LessThan2.IN5
rsp_data[7] => LessThan3.IN5
rsp_data[8] => LessThan0.IN4
rsp_data[8] => LessThan1.IN4
rsp_data[8] => LessThan2.IN4
rsp_data[8] => LessThan3.IN4
rsp_data[9] => LessThan0.IN3
rsp_data[9] => LessThan1.IN3
rsp_data[9] => LessThan2.IN3
rsp_data[9] => LessThan3.IN3
rsp_data[10] => LessThan0.IN2
rsp_data[10] => LessThan1.IN2
rsp_data[10] => LessThan2.IN2
rsp_data[10] => LessThan3.IN2
rsp_data[11] => LessThan0.IN1
rsp_data[11] => LessThan1.IN1
rsp_data[11] => LessThan2.IN1
rsp_data[11] => LessThan3.IN1
rsp_channel[0] => Equal0.IN1
rsp_channel[1] => Equal0.IN4
rsp_channel[2] => Equal0.IN3
rsp_channel[3] => Equal0.IN2
rsp_channel[4] => Equal0.IN0
low_thd_val[0] => LessThan0.IN24
low_thd_val[0] => LessThan1.IN24
low_thd_val[1] => LessThan0.IN23
low_thd_val[1] => LessThan1.IN23
low_thd_val[2] => LessThan0.IN22
low_thd_val[2] => LessThan1.IN22
low_thd_val[3] => LessThan0.IN21
low_thd_val[3] => LessThan1.IN21
low_thd_val[4] => LessThan0.IN20
low_thd_val[4] => LessThan1.IN20
low_thd_val[5] => LessThan0.IN19
low_thd_val[5] => LessThan1.IN19
low_thd_val[6] => LessThan0.IN18
low_thd_val[6] => LessThan1.IN18
low_thd_val[7] => LessThan0.IN17
low_thd_val[7] => LessThan1.IN17
low_thd_val[8] => LessThan0.IN16
low_thd_val[8] => LessThan1.IN16
low_thd_val[9] => LessThan0.IN15
low_thd_val[9] => LessThan1.IN15
low_thd_val[10] => LessThan0.IN14
low_thd_val[10] => LessThan1.IN14
low_thd_val[11] => LessThan0.IN13
low_thd_val[11] => LessThan1.IN13
high_thd_val[0] => LessThan2.IN24
high_thd_val[0] => LessThan3.IN24
high_thd_val[1] => LessThan2.IN23
high_thd_val[1] => LessThan3.IN23
high_thd_val[2] => LessThan2.IN22
high_thd_val[2] => LessThan3.IN22
high_thd_val[3] => LessThan2.IN21
high_thd_val[3] => LessThan3.IN21
high_thd_val[4] => LessThan2.IN20
high_thd_val[4] => LessThan3.IN20
high_thd_val[5] => LessThan2.IN19
high_thd_val[5] => LessThan3.IN19
high_thd_val[6] => LessThan2.IN18
high_thd_val[6] => LessThan3.IN18
high_thd_val[7] => LessThan2.IN17
high_thd_val[7] => LessThan3.IN17
high_thd_val[8] => LessThan2.IN16
high_thd_val[8] => LessThan3.IN16
high_thd_val[9] => LessThan2.IN15
high_thd_val[9] => LessThan3.IN15
high_thd_val[10] => LessThan2.IN14
high_thd_val[10] => LessThan3.IN14
high_thd_val[11] => LessThan2.IN13
high_thd_val[11] => LessThan3.IN13
low_err <= low_err.DB_MAX_OUTPUT_PORT_TYPE
high_err <= high_err.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|altera_avalon_st_splitter:st_splitter_internal
in0_ready <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
in0_valid => out15_valid.DATAIN
in0_valid => out0_valid.DATAIN
in0_valid => out1_valid.DATAIN
in0_valid => out2_valid.DATAIN
in0_valid => out3_valid.DATAIN
in0_valid => out4_valid.DATAIN
in0_valid => out5_valid.DATAIN
in0_valid => out6_valid.DATAIN
in0_valid => out7_valid.DATAIN
in0_valid => out8_valid.DATAIN
in0_valid => out9_valid.DATAIN
in0_valid => out10_valid.DATAIN
in0_valid => out11_valid.DATAIN
in0_valid => out12_valid.DATAIN
in0_valid => out13_valid.DATAIN
in0_valid => out14_valid.DATAIN
in0_data[0] => out1_data[0].DATAIN
in0_data[0] => out0_data[0].DATAIN
in0_data[1] => out1_data[1].DATAIN
in0_data[1] => out0_data[1].DATAIN
in0_data[2] => out1_data[2].DATAIN
in0_data[2] => out0_data[2].DATAIN
in0_data[3] => out1_data[3].DATAIN
in0_data[3] => out0_data[3].DATAIN
in0_data[4] => out1_data[4].DATAIN
in0_data[4] => out0_data[4].DATAIN
in0_data[5] => out1_data[5].DATAIN
in0_data[5] => out0_data[5].DATAIN
in0_data[6] => out1_data[6].DATAIN
in0_data[6] => out0_data[6].DATAIN
in0_data[7] => out1_data[7].DATAIN
in0_data[7] => out0_data[7].DATAIN
in0_data[8] => out1_data[8].DATAIN
in0_data[8] => out0_data[8].DATAIN
in0_data[9] => out1_data[9].DATAIN
in0_data[9] => out0_data[9].DATAIN
in0_data[10] => out1_data[10].DATAIN
in0_data[10] => out0_data[10].DATAIN
in0_data[11] => out1_data[11].DATAIN
in0_data[11] => out0_data[11].DATAIN
in0_channel[0] => out1_channel[0].DATAIN
in0_channel[0] => out0_channel[0].DATAIN
in0_channel[1] => out1_channel[1].DATAIN
in0_channel[1] => out0_channel[1].DATAIN
in0_channel[2] => out1_channel[2].DATAIN
in0_channel[2] => out0_channel[2].DATAIN
in0_channel[3] => out1_channel[3].DATAIN
in0_channel[3] => out0_channel[3].DATAIN
in0_channel[4] => out1_channel[4].DATAIN
in0_channel[4] => out0_channel[4].DATAIN
in0_error[0] => out1_error[0].DATAIN
in0_error[0] => out0_error[0].DATAIN
in0_startofpacket => out1_startofpacket.DATAIN
in0_startofpacket => out0_startofpacket.DATAIN
in0_endofpacket => out1_endofpacket.DATAIN
in0_endofpacket => out0_endofpacket.DATAIN
in0_empty[0] => out1_empty[0].DATAIN
in0_empty[0] => out0_empty[0].DATAIN
out0_ready => WideAnd0.IN0
out0_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out0_data[0] <= in0_data[0].DB_MAX_OUTPUT_PORT_TYPE
out0_data[1] <= in0_data[1].DB_MAX_OUTPUT_PORT_TYPE
out0_data[2] <= in0_data[2].DB_MAX_OUTPUT_PORT_TYPE
out0_data[3] <= in0_data[3].DB_MAX_OUTPUT_PORT_TYPE
out0_data[4] <= in0_data[4].DB_MAX_OUTPUT_PORT_TYPE
out0_data[5] <= in0_data[5].DB_MAX_OUTPUT_PORT_TYPE
out0_data[6] <= in0_data[6].DB_MAX_OUTPUT_PORT_TYPE
out0_data[7] <= in0_data[7].DB_MAX_OUTPUT_PORT_TYPE
out0_data[8] <= in0_data[8].DB_MAX_OUTPUT_PORT_TYPE
out0_data[9] <= in0_data[9].DB_MAX_OUTPUT_PORT_TYPE
out0_data[10] <= in0_data[10].DB_MAX_OUTPUT_PORT_TYPE
out0_data[11] <= in0_data[11].DB_MAX_OUTPUT_PORT_TYPE
out0_channel[0] <= in0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out0_channel[1] <= in0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out0_channel[2] <= in0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out0_channel[3] <= in0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out0_channel[4] <= in0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out0_error[0] <= in0_error[0].DB_MAX_OUTPUT_PORT_TYPE
out0_startofpacket <= in0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out0_endofpacket <= in0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out0_empty[0] <= in0_empty[0].DB_MAX_OUTPUT_PORT_TYPE
out1_ready => WideAnd0.IN1
out1_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out1_data[0] <= in0_data[0].DB_MAX_OUTPUT_PORT_TYPE
out1_data[1] <= in0_data[1].DB_MAX_OUTPUT_PORT_TYPE
out1_data[2] <= in0_data[2].DB_MAX_OUTPUT_PORT_TYPE
out1_data[3] <= in0_data[3].DB_MAX_OUTPUT_PORT_TYPE
out1_data[4] <= in0_data[4].DB_MAX_OUTPUT_PORT_TYPE
out1_data[5] <= in0_data[5].DB_MAX_OUTPUT_PORT_TYPE
out1_data[6] <= in0_data[6].DB_MAX_OUTPUT_PORT_TYPE
out1_data[7] <= in0_data[7].DB_MAX_OUTPUT_PORT_TYPE
out1_data[8] <= in0_data[8].DB_MAX_OUTPUT_PORT_TYPE
out1_data[9] <= in0_data[9].DB_MAX_OUTPUT_PORT_TYPE
out1_data[10] <= in0_data[10].DB_MAX_OUTPUT_PORT_TYPE
out1_data[11] <= in0_data[11].DB_MAX_OUTPUT_PORT_TYPE
out1_channel[0] <= in0_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out1_channel[1] <= in0_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out1_channel[2] <= in0_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out1_channel[3] <= in0_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out1_channel[4] <= in0_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out1_error[0] <= in0_error[0].DB_MAX_OUTPUT_PORT_TYPE
out1_startofpacket <= in0_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out1_endofpacket <= in0_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out1_empty[0] <= in0_empty[0].DB_MAX_OUTPUT_PORT_TYPE
out2_ready => ~NO_FANOUT~
out2_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out2_data[0] <= <GND>
out2_data[1] <= <GND>
out2_data[2] <= <GND>
out2_data[3] <= <GND>
out2_data[4] <= <GND>
out2_data[5] <= <GND>
out2_data[6] <= <GND>
out2_data[7] <= <GND>
out2_data[8] <= <GND>
out2_data[9] <= <GND>
out2_data[10] <= <GND>
out2_data[11] <= <GND>
out2_channel[0] <= <GND>
out2_channel[1] <= <GND>
out2_channel[2] <= <GND>
out2_channel[3] <= <GND>
out2_channel[4] <= <GND>
out2_error[0] <= <GND>
out2_startofpacket <= <GND>
out2_endofpacket <= <GND>
out2_empty[0] <= <GND>
out3_ready => ~NO_FANOUT~
out3_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out3_data[0] <= <GND>
out3_data[1] <= <GND>
out3_data[2] <= <GND>
out3_data[3] <= <GND>
out3_data[4] <= <GND>
out3_data[5] <= <GND>
out3_data[6] <= <GND>
out3_data[7] <= <GND>
out3_data[8] <= <GND>
out3_data[9] <= <GND>
out3_data[10] <= <GND>
out3_data[11] <= <GND>
out3_channel[0] <= <GND>
out3_channel[1] <= <GND>
out3_channel[2] <= <GND>
out3_channel[3] <= <GND>
out3_channel[4] <= <GND>
out3_error[0] <= <GND>
out3_startofpacket <= <GND>
out3_endofpacket <= <GND>
out3_empty[0] <= <GND>
out4_ready => ~NO_FANOUT~
out4_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out4_data[0] <= <GND>
out4_data[1] <= <GND>
out4_data[2] <= <GND>
out4_data[3] <= <GND>
out4_data[4] <= <GND>
out4_data[5] <= <GND>
out4_data[6] <= <GND>
out4_data[7] <= <GND>
out4_data[8] <= <GND>
out4_data[9] <= <GND>
out4_data[10] <= <GND>
out4_data[11] <= <GND>
out4_channel[0] <= <GND>
out4_channel[1] <= <GND>
out4_channel[2] <= <GND>
out4_channel[3] <= <GND>
out4_channel[4] <= <GND>
out4_error[0] <= <GND>
out4_startofpacket <= <GND>
out4_endofpacket <= <GND>
out4_empty[0] <= <GND>
out5_ready => ~NO_FANOUT~
out5_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out5_data[0] <= <GND>
out5_data[1] <= <GND>
out5_data[2] <= <GND>
out5_data[3] <= <GND>
out5_data[4] <= <GND>
out5_data[5] <= <GND>
out5_data[6] <= <GND>
out5_data[7] <= <GND>
out5_data[8] <= <GND>
out5_data[9] <= <GND>
out5_data[10] <= <GND>
out5_data[11] <= <GND>
out5_channel[0] <= <GND>
out5_channel[1] <= <GND>
out5_channel[2] <= <GND>
out5_channel[3] <= <GND>
out5_channel[4] <= <GND>
out5_error[0] <= <GND>
out5_startofpacket <= <GND>
out5_endofpacket <= <GND>
out5_empty[0] <= <GND>
out6_ready => ~NO_FANOUT~
out6_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out6_data[0] <= <GND>
out6_data[1] <= <GND>
out6_data[2] <= <GND>
out6_data[3] <= <GND>
out6_data[4] <= <GND>
out6_data[5] <= <GND>
out6_data[6] <= <GND>
out6_data[7] <= <GND>
out6_data[8] <= <GND>
out6_data[9] <= <GND>
out6_data[10] <= <GND>
out6_data[11] <= <GND>
out6_channel[0] <= <GND>
out6_channel[1] <= <GND>
out6_channel[2] <= <GND>
out6_channel[3] <= <GND>
out6_channel[4] <= <GND>
out6_error[0] <= <GND>
out6_startofpacket <= <GND>
out6_endofpacket <= <GND>
out6_empty[0] <= <GND>
out7_ready => ~NO_FANOUT~
out7_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out7_data[0] <= <GND>
out7_data[1] <= <GND>
out7_data[2] <= <GND>
out7_data[3] <= <GND>
out7_data[4] <= <GND>
out7_data[5] <= <GND>
out7_data[6] <= <GND>
out7_data[7] <= <GND>
out7_data[8] <= <GND>
out7_data[9] <= <GND>
out7_data[10] <= <GND>
out7_data[11] <= <GND>
out7_channel[0] <= <GND>
out7_channel[1] <= <GND>
out7_channel[2] <= <GND>
out7_channel[3] <= <GND>
out7_channel[4] <= <GND>
out7_error[0] <= <GND>
out7_startofpacket <= <GND>
out7_endofpacket <= <GND>
out7_empty[0] <= <GND>
out8_ready => ~NO_FANOUT~
out8_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out8_data[0] <= <GND>
out8_data[1] <= <GND>
out8_data[2] <= <GND>
out8_data[3] <= <GND>
out8_data[4] <= <GND>
out8_data[5] <= <GND>
out8_data[6] <= <GND>
out8_data[7] <= <GND>
out8_data[8] <= <GND>
out8_data[9] <= <GND>
out8_data[10] <= <GND>
out8_data[11] <= <GND>
out8_channel[0] <= <GND>
out8_channel[1] <= <GND>
out8_channel[2] <= <GND>
out8_channel[3] <= <GND>
out8_channel[4] <= <GND>
out8_error[0] <= <GND>
out8_startofpacket <= <GND>
out8_endofpacket <= <GND>
out8_empty[0] <= <GND>
out9_ready => ~NO_FANOUT~
out9_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out9_data[0] <= <GND>
out9_data[1] <= <GND>
out9_data[2] <= <GND>
out9_data[3] <= <GND>
out9_data[4] <= <GND>
out9_data[5] <= <GND>
out9_data[6] <= <GND>
out9_data[7] <= <GND>
out9_data[8] <= <GND>
out9_data[9] <= <GND>
out9_data[10] <= <GND>
out9_data[11] <= <GND>
out9_channel[0] <= <GND>
out9_channel[1] <= <GND>
out9_channel[2] <= <GND>
out9_channel[3] <= <GND>
out9_channel[4] <= <GND>
out9_error[0] <= <GND>
out9_startofpacket <= <GND>
out9_endofpacket <= <GND>
out9_empty[0] <= <GND>
out10_ready => ~NO_FANOUT~
out10_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out10_data[0] <= <GND>
out10_data[1] <= <GND>
out10_data[2] <= <GND>
out10_data[3] <= <GND>
out10_data[4] <= <GND>
out10_data[5] <= <GND>
out10_data[6] <= <GND>
out10_data[7] <= <GND>
out10_data[8] <= <GND>
out10_data[9] <= <GND>
out10_data[10] <= <GND>
out10_data[11] <= <GND>
out10_channel[0] <= <GND>
out10_channel[1] <= <GND>
out10_channel[2] <= <GND>
out10_channel[3] <= <GND>
out10_channel[4] <= <GND>
out10_error[0] <= <GND>
out10_startofpacket <= <GND>
out10_endofpacket <= <GND>
out10_empty[0] <= <GND>
out11_ready => ~NO_FANOUT~
out11_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out11_data[0] <= <GND>
out11_data[1] <= <GND>
out11_data[2] <= <GND>
out11_data[3] <= <GND>
out11_data[4] <= <GND>
out11_data[5] <= <GND>
out11_data[6] <= <GND>
out11_data[7] <= <GND>
out11_data[8] <= <GND>
out11_data[9] <= <GND>
out11_data[10] <= <GND>
out11_data[11] <= <GND>
out11_channel[0] <= <GND>
out11_channel[1] <= <GND>
out11_channel[2] <= <GND>
out11_channel[3] <= <GND>
out11_channel[4] <= <GND>
out11_error[0] <= <GND>
out11_startofpacket <= <GND>
out11_endofpacket <= <GND>
out11_empty[0] <= <GND>
out12_ready => ~NO_FANOUT~
out12_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out12_data[0] <= <GND>
out12_data[1] <= <GND>
out12_data[2] <= <GND>
out12_data[3] <= <GND>
out12_data[4] <= <GND>
out12_data[5] <= <GND>
out12_data[6] <= <GND>
out12_data[7] <= <GND>
out12_data[8] <= <GND>
out12_data[9] <= <GND>
out12_data[10] <= <GND>
out12_data[11] <= <GND>
out12_channel[0] <= <GND>
out12_channel[1] <= <GND>
out12_channel[2] <= <GND>
out12_channel[3] <= <GND>
out12_channel[4] <= <GND>
out12_error[0] <= <GND>
out12_startofpacket <= <GND>
out12_endofpacket <= <GND>
out12_empty[0] <= <GND>
out13_ready => ~NO_FANOUT~
out13_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out13_data[0] <= <GND>
out13_data[1] <= <GND>
out13_data[2] <= <GND>
out13_data[3] <= <GND>
out13_data[4] <= <GND>
out13_data[5] <= <GND>
out13_data[6] <= <GND>
out13_data[7] <= <GND>
out13_data[8] <= <GND>
out13_data[9] <= <GND>
out13_data[10] <= <GND>
out13_data[11] <= <GND>
out13_channel[0] <= <GND>
out13_channel[1] <= <GND>
out13_channel[2] <= <GND>
out13_channel[3] <= <GND>
out13_channel[4] <= <GND>
out13_error[0] <= <GND>
out13_startofpacket <= <GND>
out13_endofpacket <= <GND>
out13_empty[0] <= <GND>
out14_ready => ~NO_FANOUT~
out14_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out14_data[0] <= <GND>
out14_data[1] <= <GND>
out14_data[2] <= <GND>
out14_data[3] <= <GND>
out14_data[4] <= <GND>
out14_data[5] <= <GND>
out14_data[6] <= <GND>
out14_data[7] <= <GND>
out14_data[8] <= <GND>
out14_data[9] <= <GND>
out14_data[10] <= <GND>
out14_data[11] <= <GND>
out14_channel[0] <= <GND>
out14_channel[1] <= <GND>
out14_channel[2] <= <GND>
out14_channel[3] <= <GND>
out14_channel[4] <= <GND>
out14_error[0] <= <GND>
out14_startofpacket <= <GND>
out14_endofpacket <= <GND>
out14_empty[0] <= <GND>
out15_ready => ~NO_FANOUT~
out15_valid <= in0_valid.DB_MAX_OUTPUT_PORT_TYPE
out15_data[0] <= <GND>
out15_data[1] <= <GND>
out15_data[2] <= <GND>
out15_data[3] <= <GND>
out15_data[4] <= <GND>
out15_data[5] <= <GND>
out15_data[6] <= <GND>
out15_data[7] <= <GND>
out15_data[8] <= <GND>
out15_data[9] <= <GND>
out15_data[10] <= <GND>
out15_data[11] <= <GND>
out15_channel[0] <= <GND>
out15_channel[1] <= <GND>
out15_channel[2] <= <GND>
out15_channel[3] <= <GND>
out15_channel[4] <= <GND>
out15_error[0] <= <GND>
out15_startofpacket <= <GND>
out15_endofpacket <= <GND>
out15_empty[0] <= <GND>
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN3
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_valid => in_0_valid.IN1
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_channel[0] => in_0_channel[0].IN1
in_0_channel[1] => in_0_channel[1].IN1
in_0_channel[2] => in_0_channel[2].IN1
in_0_channel[3] => in_0_channel[3].IN1
in_0_channel[4] => in_0_channel[4].IN1
out_0_data[0] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[1] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[2] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[3] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[4] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[5] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[6] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[7] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[8] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[9] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[10] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_data[11] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_data
out_0_valid <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_valid
out_0_startofpacket <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_startofpacket
out_0_endofpacket <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_endofpacket
out_0_empty <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_empty
out_0_channel[0] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[1] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[2] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[3] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[4] <= ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1.out_channel


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_empty <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => ~NO_FANOUT~
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ThresADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1
in_ready <= <VCC>
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty => out_empty.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN3
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_valid => in_0_valid.IN1
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_empty => in_0_empty.IN1
in_0_channel[0] => in_0_channel[0].IN1
in_0_channel[1] => in_0_channel[1].IN1
in_0_channel[2] => in_0_channel[2].IN1
in_0_channel[3] => in_0_channel[3].IN1
in_0_channel[4] => in_0_channel[4].IN1
out_0_data[0] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[1] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[2] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[3] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[4] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[5] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[6] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[7] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[8] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[9] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[10] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[11] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_valid <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_valid
out_0_startofpacket <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_startofpacket
out_0_endofpacket <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_endofpacket
out_0_channel[0] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[1] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[2] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[3] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[4] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty => ~NO_FANOUT~
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty => out_empty.DATAIN
out_ready => ~NO_FANOUT~
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1
in_ready <= <VCC>
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002
in_clk_0_clk => in_clk_0_clk.IN3
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_valid => in_0_valid.IN1
in_0_startofpacket => in_0_startofpacket.IN1
in_0_endofpacket => in_0_endofpacket.IN1
in_0_empty => in_0_empty.IN1
in_0_channel[0] => in_0_channel[0].IN1
in_0_channel[1] => in_0_channel[1].IN1
in_0_channel[2] => in_0_channel[2].IN1
in_0_channel[3] => in_0_channel[3].IN1
in_0_channel[4] => in_0_channel[4].IN1
out_0_data[0] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[1] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[2] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[3] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[4] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[5] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[6] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[7] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[8] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[9] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[10] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_data[11] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_data
out_0_valid <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_valid
out_0_startofpacket <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_startofpacket
out_0_endofpacket <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_endofpacket
out_0_channel[0] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[1] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[2] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[3] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel
out_0_channel[4] <= ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1.out_channel


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002|ThresADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty => ~NO_FANOUT~
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
in_empty => out_empty.DATAIN
out_ready => ~NO_FANOUT~
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_empty <= in_empty.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|ThresADC_modular_adc_0:modular_adc_0|ThresADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_002|ThresADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1
in_ready <= <VCC>
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_channel[2] => out_channel[2].DATAIN
in_channel[3] => out_channel[3].DATAIN
in_channel[4] => out_channel[4].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= in_channel[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= in_channel[3].DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= in_channel[4].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|adc_threshold_monitor:T1|ThresADC:u_adc_pll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|FSM:PhaseA
clk => CntTot[0].CLK
clk => CntTot[1].CLK
clk => CntTot[2].CLK
clk => CntTot[3].CLK
clk => Sout[0]~reg0.CLK
clk => Sout[1]~reg0.CLK
clk => Sout[2]~reg0.CLK
clk => Sout[3]~reg0.CLK
clk => Sout[4]~reg0.CLK
clk => Sout[5]~reg0.CLK
clk => Counter[0].CLK
clk => Counter[1].CLK
clk => Counter[2].CLK
clk => Counter[3].CLK
clk => NextState~1.DATAIN
clk => State~33.DATAIN
rst => State~35.DATAIN
rst => Counter[3].ENA
rst => Counter[2].ENA
rst => Counter[1].ENA
rst => Counter[0].ENA
DesiredLoad[0] => Decoder0.IN1
DesiredLoad[0] => Decoder2.IN0
DesiredLoad[0] => Decoder3.IN1
DesiredLoad[0] => Selector13.IN4
DesiredLoad[1] => Decoder0.IN0
DesiredLoad[1] => Decoder1.IN0
DesiredLoad[1] => Decoder3.IN0
DesiredLoad[1] => Selector4.IN5
DesiredLoad[1] => Selector3.IN5
DesiredLoad[1] => Selector12.IN4
CurrentSign => Decoder1.IN1
CurrentSign => Decoder2.IN1
CurrentSign => Decoder3.IN2
Sout[0] <= Sout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[1] <= Sout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[2] <= Sout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[3] <= Sout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[4] <= Sout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[5] <= Sout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|FSM:PhaseB
clk => CntTot[0].CLK
clk => CntTot[1].CLK
clk => CntTot[2].CLK
clk => CntTot[3].CLK
clk => Sout[0]~reg0.CLK
clk => Sout[1]~reg0.CLK
clk => Sout[2]~reg0.CLK
clk => Sout[3]~reg0.CLK
clk => Sout[4]~reg0.CLK
clk => Sout[5]~reg0.CLK
clk => Counter[0].CLK
clk => Counter[1].CLK
clk => Counter[2].CLK
clk => Counter[3].CLK
clk => NextState~1.DATAIN
clk => State~33.DATAIN
rst => State~35.DATAIN
rst => Counter[3].ENA
rst => Counter[2].ENA
rst => Counter[1].ENA
rst => Counter[0].ENA
DesiredLoad[0] => Decoder0.IN1
DesiredLoad[0] => Decoder2.IN0
DesiredLoad[0] => Decoder3.IN1
DesiredLoad[0] => Selector13.IN4
DesiredLoad[1] => Decoder0.IN0
DesiredLoad[1] => Decoder1.IN0
DesiredLoad[1] => Decoder3.IN0
DesiredLoad[1] => Selector4.IN5
DesiredLoad[1] => Selector3.IN5
DesiredLoad[1] => Selector12.IN4
CurrentSign => Decoder1.IN1
CurrentSign => Decoder2.IN1
CurrentSign => Decoder3.IN2
Sout[0] <= Sout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[1] <= Sout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[2] <= Sout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[3] <= Sout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[4] <= Sout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[5] <= Sout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_commutation|FSM:PhaseC
clk => CntTot[0].CLK
clk => CntTot[1].CLK
clk => CntTot[2].CLK
clk => CntTot[3].CLK
clk => Sout[0]~reg0.CLK
clk => Sout[1]~reg0.CLK
clk => Sout[2]~reg0.CLK
clk => Sout[3]~reg0.CLK
clk => Sout[4]~reg0.CLK
clk => Sout[5]~reg0.CLK
clk => Counter[0].CLK
clk => Counter[1].CLK
clk => Counter[2].CLK
clk => Counter[3].CLK
clk => NextState~1.DATAIN
clk => State~33.DATAIN
rst => State~35.DATAIN
rst => Counter[3].ENA
rst => Counter[2].ENA
rst => Counter[1].ENA
rst => Counter[0].ENA
DesiredLoad[0] => Decoder0.IN1
DesiredLoad[0] => Decoder2.IN0
DesiredLoad[0] => Decoder3.IN1
DesiredLoad[0] => Selector13.IN4
DesiredLoad[1] => Decoder0.IN0
DesiredLoad[1] => Decoder1.IN0
DesiredLoad[1] => Decoder3.IN0
DesiredLoad[1] => Selector4.IN5
DesiredLoad[1] => Selector3.IN5
DesiredLoad[1] => Selector12.IN4
CurrentSign => Decoder1.IN1
CurrentSign => Decoder2.IN1
CurrentSign => Decoder3.IN2
Sout[0] <= Sout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[1] <= Sout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[2] <= Sout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[3] <= Sout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[4] <= Sout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sout[5] <= Sout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


