Release 13.4 Physical Synthesis Report O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc. All rights reserved.

TABLE OF CONTENTS
  1) Physical Synthesis Options Summary
  2) Optimizations statistics and details


=========================================================================
*                 Physical Synthesis Options Summary                    *
=========================================================================
---- Options
Global Optimization                 : OFF
    Retiming                        : OFF
    Equivalent Register Removal     : OFF
Timing-Driven Packing and Placement : ON
    Logic Optimization              : ON
    Register Duplication            : ON

---- Intelligent clock gating       : OFF

---- Target Parameters
Target Device                       : 5vtx240tff1759-2

=========================================================================


=========================================================================
*                        Optimizations                                  *
=========================================================================
---- Statistics
   Number of registers added by Replication                  | 32              
   Number of LUTs added by Replication                       | 1               

   Overall change in number of design objects                | +33              


---- Details

New or modified components                             | Optimization             | Objective           
-------------------------------------------------------|--------------------------|----------------------
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_REPLICA_0| Replication              | Fanout Optimization
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_REPLICA_1| Replication              | Fanout Optimization
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_REPLICA_2| Replication              | Fanout Optimization
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_REPLICA_3| Replication              | Fanout Optimization
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_REPLICA_4| Replication              | Fanout Optimization
nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_REPLICA_5| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_10| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_11| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_12| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_13| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_14| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_15| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_16| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_17| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_18| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_19| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_6| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_7| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_8| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<0>_REPLICA_9| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_20| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_21| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_22| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_23| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_24| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_25| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_26| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_27| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_28| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_29| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_30| Replication              | Fanout Optimization
nf10_input_arbiter_0/nf10_input_arbiter_0/cur_queue<1>_REPLICA_31| Replication              | Fanout Optimization
nf10_switch_output_port_lookup_0/nf10_switch_output_port_lookup_0/output_port_lookup/eth_parser/src_port<0>11_REPLICA_32| Replication              | Fanout Optimization

   Flops added for Enable Generation                       
-------------------------
