
---------- Begin Simulation Statistics ----------
host_inst_rate                                 361636                       # Simulator instruction rate (inst/s)
host_mem_usage                                 364232                       # Number of bytes of host memory used
host_seconds                                    55.31                       # Real time elapsed on the host
host_tick_rate                              446104045                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.024672                       # Number of seconds simulated
sim_ticks                                 24672295000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4695967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 41136.641133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35423.181359                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4272866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    17404954000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               423101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            287573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4800797500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028860                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135527                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 85632.852090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 84282.783463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   17191993917                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              200764                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128564                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   6085216966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46360.371154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.037795                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           93061                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4314342500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6983605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 55455.824444                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 52405.390084                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6359740                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     34596947917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089333                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                623865                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             416137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10886014466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996151                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.058398                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6983605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 55455.824444                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 52405.390084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6359740                       # number of overall hits
system.cpu.dcache.overall_miss_latency    34596947917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089333                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               623865                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            416137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10886014466                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029745                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167835                       # number of replacements
system.cpu.dcache.sampled_refs                 168859                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.058398                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6423024                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525144817500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72161                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13823250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 95880.872483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        91500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13822952                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       28572500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  298                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                67                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     21045000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets       127500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59839.619048                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       765000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13823250                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 95880.872483                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        91500                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13822952                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        28572500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   298                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 67                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     21045000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207657                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.320230                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13823250                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 95880.872483                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        91500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13822952                       # number of overall hits
system.cpu.icache.overall_miss_latency       28572500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  298                       # number of overall misses
system.cpu.icache.overall_mshr_hits                67                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     21045000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.320230                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13822952                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 95871.101564                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     11640765023                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                121421                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     101345.463498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 86310.470805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1853                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3190152500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.944406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      31478                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2716881000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.944406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 31478                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135759                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       93206.263174                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  79896.150520                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          95907                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3714456000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.293550                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        39852                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1689                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3048917000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.281094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   38161                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38869                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    71828.307520                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 56078.648795                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2791894485                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38869                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2179721000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38869                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs           2499                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.435506                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs               2499                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169090                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        96798.100379                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   82795.531240                       # average overall mshr miss latency
system.l2.demand_hits                           97760                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6904608500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.421846                       # miss rate for demand accesses
system.l2.demand_misses                         71330                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1689                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5765798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.411846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    69639                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.569816                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.048073                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9335.872920                       # Average occupied blocks per context
system.l2.occ_blocks::1                    787.628748                       # Average occupied blocks per context
system.l2.overall_accesses                     169090                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       96798.100379                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  91105.218376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          97760                       # number of overall hits
system.l2.overall_miss_latency             6904608500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.421846                       # miss rate for overall accesses
system.l2.overall_misses                        71330                       # number of overall misses
system.l2.overall_mshr_hits                      1689                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       17406563023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.129931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  191060                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.606460                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         73637                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        60956                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted              34                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       184416                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           121421                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2005                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         118729                       # number of replacements
system.l2.sampled_refs                         129376                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10123.501668                       # Cycle average of tags in use
system.l2.total_refs                           185720                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            45684                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32187020                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2062634                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2146153                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50733                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2156698                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2172191                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7540                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       206088                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14596098                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.687720                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.710277                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11652536     79.83%     79.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       739010      5.06%     84.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       585392      4.01%     88.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       488119      3.34%     92.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       401966      2.75%     95.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86694      0.59%     95.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        80216      0.55%     96.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       356077      2.44%     98.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       206088      1.41%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14596098                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50626                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8609925                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.715757                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.715757                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1467865                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7578                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25865422                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8684954                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4386060                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1550611                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        57218                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5249779                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5060723                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189056                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4049956                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3863346                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186610                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199823                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197377                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2446                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2172191                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3818711                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9199499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             33289248                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles       1049321                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.126602                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3818784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2070174                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.940208                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     16146709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.061674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.197552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10765947     66.68%     66.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         583644      3.61%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          50326      0.31%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37669      0.23%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         600425      3.72%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43104      0.27%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         732518      4.54%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1184991      7.34%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2148085     13.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     16146709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1010860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1032102                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73190                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.004511                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6538720                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336452                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7703719                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15476559                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812852                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6261987                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.902025                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15679065                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62335                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        626782                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5428530                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       109515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1853273                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18785934                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5202268                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       306692                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17234966                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1550611                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10418                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1529028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1585                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64765                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2484637                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       556886                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64765                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.582833                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.582833                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      9018459     51.41%     51.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4095      0.02%     51.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867085      4.94%     56.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     56.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.40% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019812      5.81%     62.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          662      0.00%     62.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.22% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5277306     30.08%     92.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350788      7.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17541660                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        54674                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003117                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          787      1.44%      1.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          692      1.27%      2.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42838     78.35%     81.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            7      0.01%     81.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     81.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         9877     18.07%     99.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          473      0.87%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     16146709                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.086392                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.797648                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     10326891     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1711293     10.60%     74.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       731205      4.53%     79.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1306708      8.09%     87.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       910325      5.64%     92.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       253715      1.57%     94.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       814979      5.05%     99.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84660      0.52%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6933      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     16146709                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.022386                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18712744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17541660                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8645515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        12375                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3924729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3818741                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3818711                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985867                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999528                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5428530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1853273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               17157569                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1197810                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21379                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8777493                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247258                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19438                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36156071                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25353681                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17577922                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4348414                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1550611                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       272380                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10538459                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       492411                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 12407                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
