{
  "Top": "Conv",
  "RtlTop": "Conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Conv",
    "Version": "1.0",
    "DisplayName": "Conv",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/conv_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Conv_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/Conv_fadd_32ns_32bkb.vhd",
      "impl\/vhdl\/Conv_fcmp_32ns_32dEe.vhd",
      "impl\/vhdl\/Conv_fmul_32ns_32cud.vhd",
      "impl\/vhdl\/Conv_gmem_m_axi.vhd",
      "impl\/vhdl\/Conv_mac_muladd_1hbi.vhd",
      "impl\/vhdl\/Conv_mul_mul_16nsfYi.vhd",
      "impl\/vhdl\/Conv_mul_mul_16s_g8j.vhd",
      "impl\/vhdl\/Conv_sdiv_19s_9nseOg.vhd",
      "impl\/vhdl\/Conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_AXILiteS_s_axi.v",
      "impl\/verilog\/Conv_fadd_32ns_32bkb.v",
      "impl\/verilog\/Conv_fcmp_32ns_32dEe.v",
      "impl\/verilog\/Conv_fmul_32ns_32cud.v",
      "impl\/verilog\/Conv_gmem_m_axi.v",
      "impl\/verilog\/Conv_mac_muladd_1hbi.v",
      "impl\/verilog\/Conv_mul_mul_16nsfYi.v",
      "impl\/verilog\/Conv_mul_mul_16s_g8j.v",
      "impl\/verilog\/Conv_sdiv_19s_9nseOg.v",
      "impl\/verilog\/Conv.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Conv_v1_0\/data\/Conv.mdd",
      "impl\/misc\/drivers\/Conv_v1_0\/data\/Conv.tcl",
      "impl\/misc\/drivers\/Conv_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Conv_v1_0\/src\/xconv.c",
      "impl\/misc\/drivers\/Conv_v1_0\/src\/xconv.h",
      "impl\/misc\/drivers\/Conv_v1_0\/src\/xconv_hw.h",
      "impl\/misc\/drivers\/Conv_v1_0\/src\/xconv_linux.c",
      "impl\/misc\/drivers\/Conv_v1_0\/src\/xconv_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Conv_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/Conv_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/Conv_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/HLS_Project\/conv_core\/solution1\/.autopilot\/db\/Conv.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "Conv_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Conv_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Conv_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Conv_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "Conv_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Conv_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_AXILiteS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "CHin_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of CHin_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "CHin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of CHin_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "Hin_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Hin_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Hin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Hin_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "Win_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Win_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Win_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Win_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "CHout_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of CHout_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "CHout_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of CHout_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "Kx_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kx_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Kx_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Kx_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "Ky_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Ky_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Ky_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Ky_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "Sx_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Sx_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Sx_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Sx_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "Sy_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Sy_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Sy_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Sy_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "mode_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of mode_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "relu_en_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of relu_en_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "relu_en_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of relu_en_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "feature_in",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of feature_in",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "feature_in",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of feature_in"
            }]
        },
        {
          "offset": "0x68",
          "name": "W",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of W",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of W"
            }]
        },
        {
          "offset": "0x70",
          "name": "bias",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of bias",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of bias"
            }]
        },
        {
          "offset": "0x78",
          "name": "feature_out",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of feature_out",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "feature_out",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of feature_out"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "CHin_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Hin_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Win_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "CHout_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Kx_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Ky_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Sx_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "Sy_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "mode_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "relu_en_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "88",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "feature_in": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "96",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "W": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "104",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "bias": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "112",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "feature_out": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "120",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "gmem": {
      "interfaceRef": "m_axi_gmem",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Conv"},
    "Metrics": {"Conv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepthMin": "21",
                    "PipelineDepthMax": "80967115011",
                    "PipelineDepth": "21 ~ 80967115011",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "",
                        "LatencyMin": "0",
                        "LatencyMax": "80967114990",
                        "Latency": "0 ~ 80967114990",
                        "PipelineII": "",
                        "PipelineDepthMin": "3",
                        "PipelineDepthMax": "317518098",
                        "PipelineDepth": "3 ~ 317518098",
                        "Loops": [{
                            "Name": "Loop 1.1.1.1.1",
                            "TripCount": "",
                            "LatencyMin": "0",
                            "LatencyMax": "317518095",
                            "Latency": "0 ~ 317518095",
                            "PipelineII": "",
                            "PipelineDepthMin": "2",
                            "PipelineDepthMax": "1245169",
                            "PipelineDepth": "2 ~ 1245169",
                            "Loops": [{
                                "Name": "Input_Channel",
                                "TripCount": "",
                                "LatencyMin": "0",
                                "LatencyMax": "1245165",
                                "Latency": "0 ~ 1245165",
                                "PipelineII": "",
                                "PipelineDepth": "19"
                              }]
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "15",
          "FF": "3738",
          "LUT": "4292"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-06-04 13:29:14 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
