{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577064321238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577064321248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 09:25:20 2019 " "Processing started: Mon Dec 23 09:25:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577064321248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1577064321248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cs -c cs " "Command: quartus_sta cs -c cs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1577064321248 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1577064321483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1577064322826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1577064322826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064322893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064322893 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "The Timing Analyzer is analyzing 137 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1577064323794 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cs.sdc " "Synopsys Design Constraints File file not found: 'cs.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1577064323920 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064323920 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkgen:my_csclk\|clkout clkgen:my_csclk\|clkout " "create_clock -period 1.000 -name clkgen:my_csclk\|clkout clkgen:my_csclk\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577064323931 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577064323931 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " "create_clock -period 1.000 -name mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577064323931 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkgen:my_vgaclk\|clkout clkgen:my_vgaclk\|clkout " "create_clock -period 1.000 -name clkgen:my_vgaclk\|clkout clkgen:my_vgaclk\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1577064323931 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577064323931 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064323943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577064323943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1577064323951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577064323974 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1577064323977 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577064323997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577064324300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577064324300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.665 " "Worst-case setup slack is -15.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.665           -1184.890 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -15.665           -1184.890 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.447           -2053.605 clkgen:my_csclk\|clkout  " "  -10.447           -2053.605 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.337            -510.237 clkgen:my_vgaclk\|clkout  " "   -9.337            -510.237 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615            -289.444 CLOCK_50  " "   -4.615            -289.444 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064324307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.011 " "Worst-case hold slack is -5.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.011            -346.698 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -5.011            -346.698 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.832              -6.237 CLOCK_50  " "   -3.832              -6.237 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -5.045 clkgen:my_csclk\|clkout  " "   -0.478              -5.045 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 clkgen:my_vgaclk\|clkout  " "    0.482               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064324351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064324362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064324371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.865 " "Worst-case minimum pulse width slack is -3.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.865           -2228.852 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.865           -2228.852 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1263.449 clkgen:my_csclk\|clkout  " "   -2.174           -1263.449 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -801.271 clkgen:my_vgaclk\|clkout  " "   -2.174            -801.271 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472             -34.945 CLOCK_50  " "   -0.472             -34.945 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064324381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064324381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577064324428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577064324487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577064328327 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064328615 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577064328615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577064328637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577064328737 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577064328737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.407 " "Worst-case setup slack is -15.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.407           -1169.697 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "  -15.407           -1169.697 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.339           -1995.070 clkgen:my_csclk\|clkout  " "  -10.339           -1995.070 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.148            -489.644 clkgen:my_vgaclk\|clkout  " "   -9.148            -489.644 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.794            -295.063 CLOCK_50  " "   -4.794            -295.063 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064328746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.977 " "Worst-case hold slack is -4.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.977            -344.118 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -4.977            -344.118 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649              -5.974 CLOCK_50  " "   -3.649              -5.974 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -2.230 clkgen:my_csclk\|clkout  " "   -0.346              -2.230 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clkgen:my_vgaclk\|clkout  " "    0.443               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064328793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064328802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064328816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.782 " "Worst-case minimum pulse width slack is -3.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782           -2228.680 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.782           -2228.680 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1257.882 clkgen:my_csclk\|clkout  " "   -2.174           -1257.882 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -799.248 clkgen:my_vgaclk\|clkout  " "   -2.174            -799.248 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483             -37.774 CLOCK_50  " "   -0.483             -37.774 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064328824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064328824 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1577064328872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1577064329159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1577064333008 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333295 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577064333295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577064333320 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577064333365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577064333365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.330 " "Worst-case setup slack is -9.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.330            -693.353 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -9.330            -693.353 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.283           -1225.126 clkgen:my_csclk\|clkout  " "   -6.283           -1225.126 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.468            -284.202 clkgen:my_vgaclk\|clkout  " "   -5.468            -284.202 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340            -134.098 CLOCK_50  " "   -2.340            -134.098 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064333382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.043 " "Worst-case hold slack is -3.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.043            -200.663 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -3.043            -200.663 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284              -3.746 CLOCK_50  " "   -2.284              -3.746 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -5.766 clkgen:my_csclk\|clkout  " "   -0.361              -5.766 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 clkgen:my_vgaclk\|clkout  " "    0.209               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064333429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064333438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064333447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.252 " "Worst-case minimum pulse width slack is -2.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252            -978.987 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.252            -978.987 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1242.381 clkgen:my_csclk\|clkout  " "   -2.174           -1242.381 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -771.862 clkgen:my_vgaclk\|clkout  " "   -2.174            -771.862 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -6.953 CLOCK_50  " "   -0.494              -6.953 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064333457 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1577064333505 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector111~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout " "Cell: cpu0\|decode0\|Selector147~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector154~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector154~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector164~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout " "Cell: cpu0\|decode0\|Selector164~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout " "Cell: cpu0\|decode0\|Selector3~14  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout " "Cell: cpu0\|decode0\|Selector72~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout " "Cell: cpu0\|decode0\|Selector72~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\] " "From: mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  to: os0\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577064333877 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1577064333877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1577064333899 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1577064333936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1577064333936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.371 " "Worst-case setup slack is -8.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.371            -622.983 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -8.371            -622.983 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.648           -1087.308 clkgen:my_csclk\|clkout  " "   -5.648           -1087.308 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.946            -244.501 clkgen:my_vgaclk\|clkout  " "   -4.946            -244.501 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199            -122.574 CLOCK_50  " "   -2.199            -122.574 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064333952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.776 " "Worst-case hold slack is -2.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.776            -184.207 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -2.776            -184.207 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.150              -3.586 CLOCK_50  " "   -2.150              -3.586 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -4.294 clkgen:my_csclk\|clkout  " "   -0.295              -4.294 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clkgen:my_vgaclk\|clkout  " "    0.172               0.000 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064333997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064333997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064334007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1577064334020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064334029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064334029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1236.956 clkgen:my_csclk\|clkout  " "   -2.174           -1236.956 clkgen:my_csclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064334029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -768.982 clkgen:my_vgaclk\|clkout  " "   -2.174            -768.982 clkgen:my_vgaclk\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064334029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984            -872.990 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG  " "   -1.984            -872.990 mips_os:os0\|altsyncram:altsyncram_component\|altsyncram_7sf1:auto_generated\|ram_block1a0~PORT_A_WRITE_ENABLE_REG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064334029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -6.868 CLOCK_50  " "   -0.488              -6.868 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1577064334029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1577064334029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577064337383 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1577064337386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577064337696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 09:25:37 2019 " "Processing ended: Mon Dec 23 09:25:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577064337696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577064337696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577064337696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1577064337696 ""}
