#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 24 04:23:25 2020
# Process ID: 30903
# Current directory: /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/bd1_SerializerAXI_0_0_synth_1
# Command line: vivado -log bd1_SerializerAXI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd1_SerializerAXI_0_0.tcl
# Log file: /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/bd1_SerializerAXI_0_0_synth_1/bd1_SerializerAXI_0_0.vds
# Journal file: /home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/bd1_SerializerAXI_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd1_SerializerAXI_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.770 ; gain = 15.016 ; free physical = 1929 ; free virtual = 9337
Command: synth_design -top bd1_SerializerAXI_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'bd1_SerializerAXI_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30954 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1818.770 ; gain = 153.715 ; free physical = 1532 ; free virtual = 8936
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd1_SerializerAXI_0_0' [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_SerializerAXI_0_0/synth/bd1_SerializerAXI_0_0.vhd:82]
	Parameter numbits bound to: 12 - type: integer 
	Parameter numchn bound to: 16 - type: integer 
	Parameter NUMBITSin bound to: 12 - type: integer 
	Parameter NUMBITSout bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SerializerAXI' declared at '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/imports/SerializerAXI/SerializerAXI.vhd:7' bound to instance 'U0' of component 'SerializerAXI' [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_SerializerAXI_0_0/synth/bd1_SerializerAXI_0_0.vhd:134]
INFO: [Synth 8-638] synthesizing module 'SerializerAXI' [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/imports/SerializerAXI/SerializerAXI.vhd:47]
	Parameter numbits bound to: 12 - type: integer 
	Parameter numchn bound to: 16 - type: integer 
	Parameter NUMBITSin bound to: 12 - type: integer 
	Parameter NUMBITSout bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SerializerAXI' (1#1) [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/imports/SerializerAXI/SerializerAXI.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bd1_SerializerAXI_0_0' (2#1) [/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.srcs/sources_1/bd/bd1/ip/bd1_SerializerAXI_0_0/synth/bd1_SerializerAXI_0_0.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1875.488 ; gain = 210.434 ; free physical = 1557 ; free virtual = 8961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.426 ; gain = 216.371 ; free physical = 1555 ; free virtual = 8960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.426 ; gain = 216.371 ; free physical = 1555 ; free virtual = 8960
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.152 ; gain = 0.000 ; free physical = 1469 ; free virtual = 8874
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1972.152 ; gain = 0.000 ; free physical = 1466 ; free virtual = 8871
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1528 ; free virtual = 8932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1528 ; free virtual = 8932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1530 ; free virtual = 8934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1521 ; free virtual = 8925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SerializerAXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design bd1_SerializerAXI_0_0 has port m_axis_tstrb[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1505 ; free virtual = 8912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1382 ; free virtual = 8789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1972.152 ; gain = 307.098 ; free physical = 1382 ; free virtual = 8789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1980.160 ; gain = 315.105 ; free physical = 1381 ; free virtual = 8787
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     2|
|4     |LUT4  |     2|
|5     |LUT5  |     6|
|6     |LUT6  |    48|
|7     |MUXF7 |    24|
|8     |MUXF8 |    12|
|9     |FDRE  |    31|
+------+------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   128|
|2     |  U0     |SerializerAXI |   128|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1986.098 ; gain = 321.043 ; free physical = 1381 ; free virtual = 8788
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1986.098 ; gain = 230.316 ; free physical = 1436 ; free virtual = 8843
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1986.105 ; gain = 321.043 ; free physical = 1436 ; free virtual = 8843
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.004 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1998.004 ; gain = 566.422 ; free physical = 1479 ; free virtual = 8886
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.004 ; gain = 0.000 ; free physical = 1479 ; free virtual = 8886
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/bd1_SerializerAXI_0_0_synth_1/bd1_SerializerAXI_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.016 ; gain = 0.000 ; free physical = 1474 ; free virtual = 8885
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lapma/FPGAProjects/DSA-SS-Zynq-Projects/DSA-SS-Zynq-Projects/TDMA_AXIStream/TDMA_AXIStream.runs/bd1_SerializerAXI_0_0_synth_1/bd1_SerializerAXI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd1_SerializerAXI_0_0_utilization_synth.rpt -pb bd1_SerializerAXI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 04:24:30 2020...
