# Reading pref.tcl
# do AveragingFilter_run_msim_rtl_vhdl.do
# if ![file isdirectory vhdl_libs] {
# 	file mkdir vhdl_libs
# }
# 
# vlib vhdl_libs/altera
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
# vmap altera ./vhdl_libs/altera
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera ./vhdl_libs/altera 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vcom -93 -work altera {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on May 23,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_syn_attributes.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 21:13:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on May 23,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_standard_functions.vhd 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 21:13:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on May 23,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/18.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 21:13:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on May 23,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 21:13:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on May 23,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_primitives_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 21:13:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_primitives.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on May 23,2024
# vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_primitives.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 21:13:52 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/lpm
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/lpm".
# vmap lpm ./vhdl_libs/lpm
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm ./vhdl_libs/lpm 
# Modifying modelsim.ini
# vcom -93 -work lpm {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/220pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:52 on May 23,2024
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga_lite/18.1/quartus/eda/sim_lib/220pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 21:13:52 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work lpm {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/220model.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:52 on May 23,2024
# vcom -reportprogress 300 -93 -work lpm c:/intelfpga_lite/18.1/quartus/eda/sim_lib/220model.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 21:13:52 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/sgate
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/sgate".
# vmap sgate ./vhdl_libs/sgate
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate ./vhdl_libs/sgate 
# Modifying modelsim.ini
# vcom -93 -work sgate {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/sgate_pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:53 on May 23,2024
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga_lite/18.1/quartus/eda/sim_lib/sgate_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 21:13:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work sgate {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/sgate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:53 on May 23,2024
# vcom -reportprogress 300 -93 -work sgate c:/intelfpga_lite/18.1/quartus/eda/sim_lib/sgate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 21:13:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_mf
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_mf".
# vmap altera_mf ./vhdl_libs/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf ./vhdl_libs/altera_mf 
# Modifying modelsim.ini
# vcom -93 -work altera_mf {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_mf_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:53 on May 23,2024
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_mf_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 21:13:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_mf {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_mf.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:53 on May 23,2024
# vcom -reportprogress 300 -93 -work altera_mf c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_mf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 21:13:54 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/altera_lnsim
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
# vmap altera_lnsim ./vhdl_libs/altera_lnsim
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim ./vhdl_libs/altera_lnsim 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:55 on May 23,2024
# vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga_lite/18.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
# 
# Top level modules:
# End time: 21:13:55 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work altera_lnsim {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on May 23,2024
# vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga_lite/18.1/quartus/eda/sim_lib/altera_lnsim_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 21:13:56 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib vhdl_libs/cyclonev
# ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclonev".
# vmap cyclonev ./vhdl_libs/cyclonev
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev ./vhdl_libs/cyclonev 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:56 on May 23,2024
# vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga_lite/18.1/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 21:13:58 on May 23,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work cyclonev {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:58 on May 23,2024
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga_lite/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclonev_atom_pack
# -- Compiling package body cyclonev_atom_pack
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_pllpack
# -- Compiling package body cyclonev_pllpack
# -- Loading package cyclonev_pllpack
# -- Loading package cyclonev_atom_pack
# -- Compiling entity cyclonev_dffe
# -- Compiling architecture behave of cyclonev_dffe
# -- Compiling entity cyclonev_mux21
# -- Compiling architecture AltVITAL of cyclonev_mux21
# -- Compiling entity cyclonev_mux41
# -- Compiling architecture AltVITAL of cyclonev_mux41
# -- Compiling entity cyclonev_and1
# -- Compiling architecture AltVITAL of cyclonev_and1
# -- Loading entity cyclonev_and1
# -- Compiling entity cyclonev_ff
# -- Compiling architecture vital_lcell_ff of cyclonev_ff
# -- Loading package std_logic_arith
# -- Compiling entity cyclonev_pseudo_diff_out
# -- Compiling architecture arch of cyclonev_pseudo_diff_out
# -- Compiling entity cyclonev_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclonev_lcell_comb
# -- Compiling entity cyclonev_routing_wire
# ** Warning: c:/intelfpga_lite/18.1/quartus/eda/sim_lib/cyclonev_atoms.vhd(2331): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclonev_routing_wire
# -- Loading package altera_lnsim_components
# -- Compiling entity cyclonev_ram_block
# -- Compiling architecture block_arch of cyclonev_ram_block
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclonev_mlab_cell
# -- Compiling architecture trans of cyclonev_mlab_cell
# -- Compiling entity cyclonev_io_ibuf
# -- Compiling architecture arch of cyclonev_io_ibuf
# -- Compiling entity cyclonev_io_obuf
# -- Compiling architecture arch of cyclonev_io_obuf
# -- Compiling entity cyclonev_ddio_in
# -- Compiling architecture arch of cyclonev_ddio_in
# -- Compiling entity cyclonev_ddio_oe
# -- Compiling architecture arch of cyclonev_ddio_oe
# -- Compiling entity cyclonev_ddio_out
# -- Compiling architecture arch of cyclonev_ddio_out
# -- Compiling entity cyclonev_io_pad
# -- Compiling architecture arch of cyclonev_io_pad
# -- Compiling entity cyclonev_bias_logic
# -- Compiling architecture vital_bias_logic of cyclonev_bias_logic
# -- Compiling entity cyclonev_bias_generator
# -- Compiling architecture vital_bias_generator of cyclonev_bias_generator
# -- Compiling entity cyclonev_bias_block
# -- Compiling architecture vital_bias_block of cyclonev_bias_block
# -- Compiling entity cyclonev_clk_phase_select
# -- Compiling architecture behavior of cyclonev_clk_phase_select
# -- Compiling entity cyclonev_clkena
# -- Compiling architecture behavior of cyclonev_clkena
# -- Compiling entity cyclonev_clkselect
# -- Compiling architecture behavior of cyclonev_clkselect
# -- Compiling entity cyclonev_delay_chain
# -- Compiling architecture behavior of cyclonev_delay_chain
# -- Compiling entity cyclonev_dll_offset_ctrl
# -- Compiling architecture behavior of cyclonev_dll_offset_ctrl
# -- Compiling entity cyclonev_dll
# -- Compiling architecture behavior of cyclonev_dll
# -- Compiling entity cyclonev_dqs_config
# -- Compiling architecture behavior of cyclonev_dqs_config
# -- Compiling entity cyclonev_dqs_delay_chain
# -- Compiling architecture behavior of cyclonev_dqs_delay_chain
# -- Compiling entity cyclonev_dqs_enable_ctrl
# -- Compiling architecture behavior of cyclonev_dqs_enable_ctrl
# -- Compiling entity cyclonev_duty_cycle_adjustment
# -- Compiling architecture behavior of cyclonev_duty_cycle_adjustment
# -- Compiling entity cyclonev_fractional_pll
# -- Compiling architecture behavior of cyclonev_fractional_pll
# -- Compiling entity cyclonev_half_rate_input
# -- Compiling architecture behavior of cyclonev_half_rate_input
# -- Compiling entity cyclonev_input_phase_alignment
# -- Compiling architecture behavior of cyclonev_input_phase_alignment
# -- Compiling entity cyclonev_io_clock_divider
# -- Compiling architecture behavior of cyclonev_io_clock_divider
# -- Compiling entity cyclonev_io_config
# -- Compiling architecture behavior of cyclonev_io_config
# -- Compiling entity cyclonev_leveling_delay_chain
# -- Compiling architecture behavior of cyclonev_leveling_delay_chain
# -- Compiling entity cyclonev_mem_phy
# -- Compiling architecture behavior of cyclonev_mem_phy
# -- Compiling entity cyclonev_phy_clkbuf
# -- Compiling architecture behavior of cyclonev_phy_clkbuf
# -- Compiling entity cyclonev_output_alignment
# -- Compiling architecture behavior of cyclonev_output_alignment
# -- Compiling entity cyclonev_pll_dll_output
# -- Compiling architecture behavior of cyclonev_pll_dll_output
# -- Compiling entity cyclonev_pll_dpa_output
# -- Compiling architecture behavior of cyclonev_pll_dpa_output
# -- Compiling entity cyclonev_pll_extclk_output
# -- Compiling architecture behavior of cyclonev_pll_extclk_output
# -- Compiling entity cyclonev_pll_lvds_output
# -- Compiling architecture behavior of cyclonev_pll_lvds_output
# -- Compiling entity cyclonev_pll_output_counter
# -- Compiling architecture behavior of cyclonev_pll_output_counter
# -- Compiling entity cyclonev_pll_reconfig
# -- Compiling architecture behavior of cyclonev_pll_reconfig
# -- Compiling entity cyclonev_pll_refclk_select
# -- Compiling architecture behavior of cyclonev_pll_refclk_select
# -- Compiling entity cyclonev_termination_logic
# -- Compiling architecture behavior of cyclonev_termination_logic
# -- Compiling entity cyclonev_termination
# -- Compiling architecture behavior of cyclonev_termination
# -- Compiling entity cyclonev_asmiblock
# -- Compiling architecture behavior of cyclonev_asmiblock
# -- Compiling entity cyclonev_chipidblock
# -- Compiling architecture behavior of cyclonev_chipidblock
# -- Compiling entity cyclonev_controller
# -- Compiling architecture behavior of cyclonev_controller
# -- Compiling entity cyclonev_crcblock
# -- Compiling architecture behavior of cyclonev_crcblock
# -- Compiling entity cyclonev_jtag
# -- Compiling architecture behavior of cyclonev_jtag
# -- Compiling entity cyclonev_prblock
# -- Compiling architecture behavior of cyclonev_prblock
# -- Compiling entity cyclonev_rublock
# -- Compiling architecture behavior of cyclonev_rublock
# -- Compiling entity cyclonev_tsdblock
# -- Compiling architecture behavior of cyclonev_tsdblock
# -- Compiling entity cyclonev_read_fifo
# -- Compiling architecture behavior of cyclonev_read_fifo
# -- Compiling entity cyclonev_read_fifo_read_enable
# -- Compiling architecture behavior of cyclonev_read_fifo_read_enable
# -- Compiling entity cyclonev_mac
# -- Compiling architecture behavior of cyclonev_mac
# -- Compiling entity cyclonev_ir_fifo_userdes
# -- Compiling architecture behavior of cyclonev_ir_fifo_userdes
# -- Compiling entity cyclonev_oscillator
# -- Compiling architecture behavior of cyclonev_oscillator
# End time: 21:13:58 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work cyclonev {c:/intelfpga_lite/18.1/quartus/eda/sim_lib/cyclonev_components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:59 on May 23,2024
# vcom -reportprogress 300 -93 -work cyclonev c:/intelfpga_lite/18.1/quartus/eda/sim_lib/cyclonev_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Compiling package cyclonev_components
# End time: 21:13:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:59 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 21:13:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:59 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:13:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:59 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 21:13:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:59 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:13:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:59 on May 23,2024
# vcom -reportprogress 300 -93 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd(5): (vcom-1598) Library "ip" not found.
# -- Loading package TdmaMinTypes
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd(11): VHDL Compiler exiting
# End time: 21:13:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./AveragingFilter_run_msim_rtl_vhdl.do line 51
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd}"
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:09 on May 23,2024
# vcom -reportprogress 300 -work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/simulation/modelsim/ip -refresh 
# -- Skipping module altera_up_avalon_reset_from_locked_signal
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AudioClock
# -- Compiling architecture rtl of AudioClock
# -- Skipping module AudioClock_audio_pll_0
# -- Skipping module AudioClock_audio_pll_0_audio_pll
# -- Compiling entity AudioFifo
# -- Compiling architecture SYN of audiofifo
# -- Loading package altera_mf_components
# -- Compiling entity AudioRom
# -- Compiling architecture SYN of audiorom
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 21:15:09 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:09 on May 23,2024
# vlog -reportprogress 300 -work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/simulation/modelsim/ip -refresh 
# -- Refreshing module altera_up_avalon_reset_from_locked_signal
# -- Skipping entity audioclock
# -- Refreshing module AudioClock_audio_pll_0
# -- Refreshing module AudioClock_audio_pll_0_audio_pll
# -- Skipping entity audiofifo
# -- Skipping entity audiorom
# -- Skipping entity tdmaminfifo
# End time: 21:15:09 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:35 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:15:35 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageFilteredDataRAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:41 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageFilteredDataRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AverageFilteredDataRAM
# -- Compiling architecture Behavioral of AverageFilteredDataRAM
# End time: 21:15:41 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:45 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# ** Error: (vcom-11) Could not find work.tdmamin.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(32): (vcom-1195) Cannot find expanded name "work.TdmaMin".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(32): Unknown expanded name.
# -- Loading entity AverageCalculator
# ** Error: (vcom-11) Could not find work.sendavg.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(55): (vcom-1195) Cannot find expanded name "work.sendAVG".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(55): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(63): VHDL Compiler exiting
# End time: 21:15:45 on May 23,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:03 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity sendAVG
# -- Compiling architecture rtl of sendAVG
# End time: 21:16:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:06 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# ** Error: (vcom-11) Could not find work.tdmamin.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(32): (vcom-1195) Cannot find expanded name "work.TdmaMin".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(32): Unknown expanded name.
# -- Loading entity AverageCalculator
# -- Loading entity sendAVG
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(63): VHDL Compiler exiting
# End time: 21:16:06 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:23 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# ** Error: (vcom-11) Could not find work.tdmaminfabric.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd(38): (vcom-1195) Cannot find expanded name "work.TdmaMinFabric".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd(38): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tdmamininterface.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd(50): (vcom-1195) Cannot find expanded name "work.TdmaMinInterface".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd(50): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd(66): VHDL Compiler exiting
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:24 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# ** Error: (vcom-11) Could not find work.tdmaminstage.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd(34): (vcom-1195) Cannot find expanded name "work.TdmaMinStage".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd(34): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd(45): VHDL Compiler exiting
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:24 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:24 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:24 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:24 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:24 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:16:24 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:36 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:16:36 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:39 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:16:39 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:41 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 21:16:41 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:43 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 21:16:43 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:45 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:16:45 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:48 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 21:16:48 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:50 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 21:16:50 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:16:59 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# ** Error: (vcom-13) Recompile work.averagecalculator because work.tdmamintypes has changed.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(42): (vcom-1195) Cannot find expanded name "work.AverageCalculator".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(42): Unknown expanded name.
# ** Error: (vcom-13) Recompile work.sendavg because work.tdmamintypes has changed.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(55): (vcom-1195) Cannot find expanded name "work.sendAVG".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(55): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(63): VHDL Compiler exiting
# End time: 21:16:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:16 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:17:16 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:23 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# ** Error: (vcom-13) Recompile work.averagecalculator because work.tdmamintypes has changed.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(42): (vcom-1195) Cannot find expanded name "work.AverageCalculator".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(42): Unknown expanded name.
# ** Error: (vcom-13) Recompile work.sendavg because work.tdmamintypes has changed.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(55): (vcom-1195) Cannot find expanded name "work.sendAVG".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(55): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(63): VHDL Compiler exiting
# End time: 21:17:23 on May 23,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:33 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:17:33 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:37 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity sendAVG
# -- Compiling architecture rtl of sendAVG
# End time: 21:17:37 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:43 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity AverageCalculator
# -- Loading entity sendAVG
# End time: 21:17:43 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:17:53 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:17:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.testavg
# vsim -gui -l msim_transcript work.testavg 
# Start time: 21:18:09 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /testavg/uut/tdma_min/interfaces(0)/interface/fifo File: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd Line: 54
# FATAL ERROR while loading design
# Error loading design
# End time: 21:18:10 on May 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:57 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:18:57 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:02 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:19:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:04 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:19:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:12 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:19:12 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:19 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:19:19 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:23 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity sendAVG
# -- Compiling architecture rtl of sendAVG
# End time: 21:19:23 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:25 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:19:25 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:29 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity AverageCalculator
# -- Loading entity sendAVG
# End time: 21:19:29 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:19:32 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:19:32 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 21:19:42 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /testavg/uut/tdma_min/interfaces(0)/interface/fifo File: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd Line: 54
# FATAL ERROR while loading design
# Error loading design
# End time: 21:19:42 on May 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:21:35 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:21:35 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 21:21:37 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /testavg/uut/tdma_min/interfaces(0)/interface/fifo File: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd Line: 54
# FATAL ERROR while loading design
# Error loading design
# End time: 21:21:38 on May 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -93 -work ip H:/Documents/701/Lab2COMPSYS701/Lab2COMPSYS701/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:22:34 on May 23,2024
# vcom -reportprogress 300 -93 -work ip H:/Documents/701/Lab2COMPSYS701/Lab2COMPSYS701/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd 
# ** Error: (vcom-7) Failed to open design unit file "H:/Documents/701/Lab2COMPSYS701/Lab2COMPSYS701/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:22:34 on May 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:05 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 21:24:06 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioRom/AudioRom.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:16 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioRom/AudioRom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity AudioRom
# -- Compiling architecture SYN of audiorom
# End time: 21:24:16 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioFifo/AudioFifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:21 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioFifo/AudioFifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AudioFifo
# -- Compiling architecture SYN of audiofifo
# End time: 21:24:21 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_2/AudioClock.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:27 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_2/AudioClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AudioClock
# -- Compiling architecture rtl of AudioClock
# End time: 21:24:27 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_1/AudioClock.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:32 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/ip/AudioClock_1/AudioClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AudioClock
# -- Compiling architecture rtl of AudioClock
# End time: 21:24:32 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:39 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:24:39 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:42 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:24:42 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:44 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 21:24:44 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:45 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 21:24:46 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:48 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:24:48 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:50 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 21:24:50 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:52 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 21:24:52 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:00 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:25:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:03 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity sendAVG
# -- Compiling architecture rtl of sendAVG
# End time: 21:25:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:06 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:25:06 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:10 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity AverageCalculator
# -- Loading entity sendAVG
# End time: 21:25:10 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:12 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:25:12 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 21:25:17 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /testavg/uut/tdma_min/interfaces(0)/interface/fifo File: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd Line: 54
# FATAL ERROR while loading design
# Error loading design
# End time: 21:25:18 on May 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:37 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.tdmamintypes.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(6): (vcom-1195) Cannot find expanded name "work.TdmaMinTypes".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(6): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(9): VHDL Compiler exiting
# End time: 21:28:37 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:40 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.tdmamintypes.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(6): (vcom-1195) Cannot find expanded name "work.TdmaMinTypes".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(6): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd(8): VHDL Compiler exiting
# End time: 21:28:41 on May 23,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:44 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.tdmamintypes.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd(6): (vcom-1195) Cannot find expanded name "work.TdmaMinTypes".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd(6): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd(8): VHDL Compiler exiting
# End time: 21:28:44 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:47 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.tdmamintypes.
# ** Error (suppressible): C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd(6): (vcom-1195) Cannot find expanded name "work.TdmaMinTypes".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd(6): Unknown expanded name.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd(8): VHDL Compiler exiting
# End time: 21:28:47 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:51 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:28:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:53 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:28:53 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:55 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 21:28:55 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:57 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 21:28:57 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:28:59 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:28:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:02 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 21:29:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:04 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 21:29:04 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:10 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:29:11 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:15 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity sendAVG
# -- Compiling architecture rtl of sendAVG
# End time: 21:29:15 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:20 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity AverageCalculator
# -- Loading entity sendAVG
# End time: 21:29:20 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:22 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:29:23 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 21:29:28 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /testavg/uut/tdma_min/interfaces(0)/interface/fifo File: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd Line: 53
# FATAL ERROR while loading design
# Error loading design
# End time: 21:29:29 on May 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vdel -all -lib ip
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:03 on May 23,2024
# vcom -reportprogress 300 -work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/simulation/modelsim/ip -refresh 
# -- Skipping module altera_up_avalon_reset_from_locked_signal
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AudioClock
# -- Compiling architecture rtl of AudioClock
# -- Skipping module AudioClock_audio_pll_0
# -- Skipping module AudioClock_audio_pll_0_audio_pll
# -- Compiling entity AudioFifo
# -- Compiling architecture SYN of audiofifo
# -- Loading package altera_mf_components
# -- Compiling entity AudioRom
# -- Compiling architecture SYN of audiorom
# -- Compiling entity TdmaMinFifo
# -- Compiling architecture SYN of tdmaminfifo
# End time: 21:31:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:03 on May 23,2024
# vlog -reportprogress 300 -work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/simulation/modelsim/ip -refresh 
# -- Refreshing module altera_up_avalon_reset_from_locked_signal
# -- Skipping entity audioclock
# -- Refreshing module AudioClock_audio_pll_0
# -- Refreshing module AudioClock_audio_pll_0_audio_pll
# -- Skipping entity audiofifo
# -- Skipping entity audiorom
# -- Skipping entity tdmaminfifo
# End time: 21:31:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:19 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 21:31:19 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:21 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 21:31:21 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:23 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 21:31:23 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:25 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 21:31:25 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:27 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 21:31:27 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:30 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 21:31:30 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:32 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 21:31:32 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:39 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:31:39 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:43 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AVGASP_Wave_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AVGASP_Wave_Test
# -- Compiling architecture sim of AVGASP_Wave_Test
# -- Loading entity TdmaMin
# -- Loading entity AverageCalculator
# -- Loading entity sendAVG
# End time: 21:31:43 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:45 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/sendAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity sendAVG
# -- Compiling architecture rtl of sendAVG
# End time: 21:31:45 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:31:48 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:31:48 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 21:31:53 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.averagecalculator(behavioral)
# Loading work.sendavg(rtl)
add wave -position insertpoint  \
sim:/testavg/clk
add wave -position insertpoint  \
sim:/testavg/adc_data_rdy
add wave -position insertpoint  \
sim:/testavg/adc_data
add wave -position insertpoint  \
sim:/testavg/avg_result
add wave -position insertpoint  \
sim:/testavg/flag
add wave -position insertpoint  \
sim:/testavg/enable_out
add wave -position insertpoint  \
sim:/testavg/uut/cor_asp/recv
run
quit -sim
# End time: 21:37:48 on May 23,2024, Elapsed time: 0:05:55
# Errors: 0, Warnings: 0
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:53 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:37:54 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 21:37:58 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.averagecalculator(behavioral)
# Loading work.sendavg(rtl)
run
add wave -position insertpoint  \
sim:/testavg/adc_data \
sim:/testavg/adc_data_rdy \
sim:/testavg/clk \
sim:/testavg/reset \
sim:/testavg/L_sel \
sim:/testavg/avg_result \
sim:/testavg/avg_rdy \
sim:/testavg/flag \
sim:/testavg/enable_out
restart -f
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:41:26 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:41:26 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
restart -f
# Loading work.testavg(tb)
# Load canceled
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:42:57 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:42:58 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.testavg(tb)
run
add wave -position insertpoint  \
sim:/testavg/uut/cor_asp/recv
restart -f
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:47 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:47:47 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:47:51 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:47:51 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testavg(tb)
# Loading work.averagecalculator(behavioral)
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:07 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(25): near ":=": (vcom-1576) expecting ';'.
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): (vcom-1136) Unknown identifier "bit15Array".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(46): (vcom-1136) Unknown identifier "bit15Array".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(69): Type error resolving infix expression "-" as type ieee.NUMERIC_STD.SIGNED.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 21:50:07 on May 23,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:38 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): Enumeration literal '0' is not of type ieee.NUMERIC_STD.SIGNED.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 21:50:38 on May 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:07 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): Ambiguous type in enumeration literal '0'; std.STANDARD.BIT or std.STANDARD.CHARACTER.
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): Type conversion (to ieee.NUMERIC_STD.UNSIGNED) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 21:51:07 on May 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:30 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): Integer literal 0 is not of type bit15Array.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 21:51:30 on May 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:51:47 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): Integer literal 0 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 21:51:47 on May 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:52:55 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(26): near ":=": syntax error
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(53): Illegal target for signal assignment.
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(53): (vcom-1136) Unknown identifier "fifo".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(66): (vcom-1136) Unknown identifier "fifo".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(86): Illegal target for signal assignment.
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(86): (vcom-1136) Unknown identifier "fifo".
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(106): Illegal target for signal assignment.
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(106): (vcom-1136) Unknown identifier "fifo".
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 21:52:55 on May 23,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:22 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 21:53:22 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:53:27 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:53:27 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testavg(tb)
# Loading work.averagecalculator(behavioral)
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:55:58 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:55:58 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.testavg(tb)
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:59:32 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 21:59:33 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.testavg(tb)
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:02:03 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/testAVG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testAVG
# -- Compiling architecture tb of testAVG
# -- Loading entity AVGASP_Wave_Test
# End time: 22:02:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart -f
# Loading work.testavg(tb)
run
add wave -position insertpoint  \
sim:/testavg/uut/cor_asp/sum
restart -f
run
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:42 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# ** Error: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(24): Variable declaration 'sum' not allowed in this region.
# ** Note: C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd(114): VHDL Compiler exiting
# End time: 22:11:43 on May 23,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:12:13 on May 23,2024
# vcom -reportprogress 300 -work work C:/COMPSYS701/ASSIGNMENTS/HMPSoC/AVG-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 22:12:13 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 22:12:23 on May 23,2024, Elapsed time: 0:34:25
# Errors: 0, Warnings: 0
vsim work.testavg
# vsim work.testavg 
# Start time: 22:12:28 on May 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.testavg(tb)
# Loading work.avgasp_wave_test(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.averagecalculator(behavioral)
# Loading work.sendavg(rtl)
run
add wave -position insertpoint  \
sim:/testavg/adc_data \
sim:/testavg/adc_data_rdy \
sim:/testavg/clk \
sim:/testavg/reset \
sim:/testavg/L_sel \
sim:/testavg/avg_result \
sim:/testavg/avg_rdy \
sim:/testavg/flag \
sim:/testavg/enable_out
run
restart -f
run
# End time: 22:15:43 on May 23,2024, Elapsed time: 0:03:15
# Errors: 0, Warnings: 0
