{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587477833201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587477833202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 11:03:53 2020 " "Processing started: Tue Apr 21 11:03:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587477833202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587477833202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector_passagem_zero -c detector_passagem_zero " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector_passagem_zero -c detector_passagem_zero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587477833202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587477833460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587477833460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/sete_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/projetos/vhdl/detector-passagem-zero/sete_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_seg_display-behavioral " "Found design unit 1: sete_seg_display-behavioral" {  } { { "../../../detector-passagem-zero/sete_seg_display.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/sete_seg_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587477854440 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_seg_display " "Found entity 1: sete_seg_display" {  } { { "../../../detector-passagem-zero/sete_seg_display.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/sete_seg_display.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587477854440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587477854440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_passagem_zero-main " "Found design unit 1: detector_passagem_zero-main" {  } { { "../../../detector-passagem-zero/detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587477854442 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_passagem_zero " "Found entity 1: detector_passagem_zero" {  } { { "../../../detector-passagem-zero/detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587477854442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587477854442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detector_passagem_zero " "Elaborating entity \"detector_passagem_zero\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587477854521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_seg_display sete_seg_display:display_unidade " "Elaborating entity \"sete_seg_display\" for hierarchy \"sete_seg_display:display_unidade\"" {  } { { "../../../detector-passagem-zero/detector_passagem_zero.vhd" "display_unidade" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587477854524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587477855454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587477856181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587477856181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587477856244 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587477856244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587477856244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587477856244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587477856256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 11:04:16 2020 " "Processing ended: Tue Apr 21 11:04:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587477856256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587477856256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587477856256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587477856256 ""}
