// Seed: 1503112372
module module_0 (
    output wor id_0
);
  wire ["" : 1] id_2;
  assign module_1.id_4 = 0;
  wire id_3;
  assign id_0 = 1 ? id_2 : id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd58,
    parameter id_6 = 32'd36
) (
    output tri0 id_0,
    input tri _id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 _id_6,
    output tri id_7
);
  wire [id_1 : id_6] id_9, id_10, id_11;
  module_0 modCall_1 (id_0);
endmodule
