
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35580 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 359.156 ; gain = 115.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:1]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:178]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:1]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:1]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:20]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:1]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.684 ; gain = 156.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.684 ; gain = 156.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.070 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.070 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.070 ; gain = 511.645
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 755.070 ; gain = 511.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 755.070 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 821.195 ; gain = 577.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 823.547 ; gain = 580.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   150|
|6     |LUT3      |   306|
|7     |LUT4      |   234|
|8     |LUT5      |   331|
|9     |LUT6      |   638|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2761|
|2     |  wrapper1            |Wrapper        |  2596|
|3     |    ARM1              |ARM            |  2489|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |   997|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   140|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 874.898 ; gain = 631.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 874.898 ; gain = 276.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 874.898 ; gain = 631.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 874.898 ; gain = 644.641
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 874.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 14:53:19 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32360 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 359.141 ; gain = 115.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:1]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:178]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:1]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:1]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:20]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:1]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.520 ; gain = 156.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.520 ; gain = 156.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 754.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 754.379 ; gain = 510.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 754.379 ; gain = 510.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 754.379 ; gain = 510.926
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.379 ; gain = 510.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 754.379 ; gain = 510.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 822.051 ; gain = 578.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 824.516 ; gain = 581.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   359|
|9     |LUT6      |   635|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2759|
|2     |  wrapper1            |Wrapper        |  2594|
|3     |    ARM1              |ARM            |  2487|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   106|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 874.078 ; gain = 275.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 874.078 ; gain = 630.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 874.078 ; gain = 643.781
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 874.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 15:10:33 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32528 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 359.234 ; gain = 115.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:1]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:178]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:1]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:1]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:20]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:1]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.844 ; gain = 156.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.844 ; gain = 156.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.203 ; gain = 511.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.203 ; gain = 511.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.203 ; gain = 511.906
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.203 ; gain = 511.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 755.203 ; gain = 511.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 821.582 ; gain = 578.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 823.836 ; gain = 580.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   150|
|6     |LUT3      |   306|
|7     |LUT4      |   234|
|8     |LUT5      |   331|
|9     |LUT6      |   638|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2761|
|2     |  wrapper1            |Wrapper        |  2596|
|3     |    ARM1              |ARM            |  2489|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |   997|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   140|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.129 ; gain = 631.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 875.129 ; gain = 276.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.129 ; gain = 631.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 875.129 ; gain = 644.531
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 875.129 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 15:27:53 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18412 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 359.105 ; gain = 115.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:20]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 399.652 ; gain = 156.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 399.652 ; gain = 156.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 753.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 753.578 ; gain = 510.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 753.578 ; gain = 510.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 753.578 ; gain = 510.047
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 753.578 ; gain = 510.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 753.578 ; gain = 510.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 817.465 ; gain = 573.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 819.789 ; gain = 576.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   150|
|6     |LUT3      |   306|
|7     |LUT4      |   234|
|8     |LUT5      |   331|
|9     |LUT6      |   638|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2761|
|2     |  wrapper1            |Wrapper        |  2596|
|3     |    ARM1              |ARM            |  2489|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |   997|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   140|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 871.715 ; gain = 274.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 871.715 ; gain = 628.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 871.715 ; gain = 641.266
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 871.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 15:37:16 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32216 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.691 ; gain = 115.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.359 ; gain = 156.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.359 ; gain = 156.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.586 ; gain = 512.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.586 ; gain = 512.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.586 ; gain = 512.230
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 755.586 ; gain = 512.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 755.586 ; gain = 512.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 822.098 ; gain = 578.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 824.445 ; gain = 581.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   149|
|6     |LUT3      |   306|
|7     |LUT4      |   234|
|8     |LUT5      |   331|
|9     |LUT6      |   638|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2760|
|2     |  wrapper1            |Wrapper        |  2595|
|3     |    ARM1              |ARM            |  2488|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |   996|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   140|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 877.207 ; gain = 633.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 877.207 ; gain = 277.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 877.207 ; gain = 633.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 877.207 ; gain = 646.875
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 877.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:01:09 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25352 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.723 ; gain = 115.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.738 ; gain = 156.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 399.738 ; gain = 156.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 753.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.355 ; gain = 509.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.355 ; gain = 509.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.355 ; gain = 509.949
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 753.355 ; gain = 509.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[2]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 753.355 ; gain = 509.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 818.270 ; gain = 574.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 820.445 ; gain = 577.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   149|
|6     |LUT3      |   305|
|7     |LUT4      |   234|
|8     |LUT5      |   331|
|9     |LUT6      |   638|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2759|
|2     |  wrapper1            |Wrapper        |  2594|
|3     |    ARM1              |ARM            |  2487|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |   995|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   140|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 872.184 ; gain = 628.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 872.184 ; gain = 275.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 872.184 ; gain = 628.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 872.184 ; gain = 641.402
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 872.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:07:27 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11180 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.836 ; gain = 115.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.676 ; gain = 155.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.676 ; gain = 155.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 753.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.629 ; gain = 509.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.629 ; gain = 509.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.629 ; gain = 509.902
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.629 ; gain = 509.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 753.629 ; gain = 509.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 817.844 ; gain = 574.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 820.027 ; gain = 576.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   118|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   356|
|9     |LUT6      |   638|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2761|
|2     |  wrapper1            |Wrapper        |  2596|
|3     |    ARM1              |ARM            |  2489|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1030|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   107|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 872.203 ; gain = 274.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 872.203 ; gain = 628.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 872.203 ; gain = 641.445
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 872.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:16:33 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25068 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 359.035 ; gain = 115.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.840 ; gain = 156.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.840 ; gain = 156.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 755.031 ; gain = 511.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 755.031 ; gain = 511.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 755.031 ; gain = 511.512
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 755.031 ; gain = 511.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 755.031 ; gain = 511.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 821.555 ; gain = 578.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 823.930 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   359|
|9     |LUT6      |   635|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2759|
|2     |  wrapper1            |Wrapper        |  2594|
|3     |    ARM1              |ARM            |  2487|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   106|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 874.855 ; gain = 631.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 874.855 ; gain = 276.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 874.855 ; gain = 631.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 874.855 ; gain = 644.531
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 874.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:29:57 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31520 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.902 ; gain = 115.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.418 ; gain = 155.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.418 ; gain = 155.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 754.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.551 ; gain = 510.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.551 ; gain = 510.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.551 ; gain = 510.934
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.551 ; gain = 510.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[2]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 754.551 ; gain = 510.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 821.246 ; gain = 577.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 823.523 ; gain = 579.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   115|
|6     |LUT3      |   306|
|7     |LUT4      |   240|
|8     |LUT5      |   359|
|9     |LUT6      |   635|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2757|
|2     |  wrapper1            |Wrapper        |  2592|
|3     |    ARM1              |ARM            |  2485|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1027|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   106|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 874.480 ; gain = 275.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.480 ; gain = 630.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 874.480 ; gain = 643.918
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 874.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:33:59 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32956 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.547 ; gain = 115.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.258 ; gain = 155.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.258 ; gain = 155.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 753.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.750 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.750 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 753.750 ; gain = 510.395
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 753.750 ; gain = 510.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 753.750 ; gain = 510.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Wrapper     | p_0_out    | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 816.484 ; gain = 573.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 818.883 ; gain = 575.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   331|
|9     |LUT6      |   691|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2787|
|2     |  wrapper1            |Wrapper        |  2622|
|3     |    ARM1              |ARM            |  2515|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   134|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 868.262 ; gain = 624.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 868.262 ; gain = 270.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 868.262 ; gain = 624.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 868.262 ; gain = 637.809
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 868.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:43:47 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35152 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.914 ; gain = 115.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.348 ; gain = 156.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.348 ; gain = 156.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 754.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.805 ; gain = 511.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.805 ; gain = 511.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 754.805 ; gain = 511.559
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 754.805 ; gain = 511.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 754.805 ; gain = 511.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 821.547 ; gain = 578.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 823.855 ; gain = 580.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   332|
|9     |LUT6      |   687|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2784|
|2     |  wrapper1            |Wrapper        |  2619|
|3     |    ARM1              |ARM            |  2512|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   131|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 877.160 ; gain = 633.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 877.160 ; gain = 278.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 877.160 ; gain = 633.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 877.160 ; gain = 646.582
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 877.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:46:41 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15104 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.410 ; gain = 115.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 398.910 ; gain = 155.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 398.910 ; gain = 155.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.297 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.297 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.297 ; gain = 512.242
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.297 ; gain = 512.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 755.297 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Wrapper     | p_0_out    | 128x32        | LUT            | 
|TOP         | p_0_out    | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 822.027 ; gain = 578.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 824.281 ; gain = 581.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   331|
|9     |LUT6      |   692|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2788|
|2     |  wrapper1            |Wrapper        |  2623|
|3     |    ARM1              |ARM            |  2516|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   135|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.145 ; gain = 631.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 874.145 ; gain = 274.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 874.145 ; gain = 631.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 874.145 ; gain = 643.961
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 874.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:48:22 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33532 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 359.371 ; gain = 115.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.812 ; gain = 155.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.812 ; gain = 155.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.531 ; gain = 511.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.531 ; gain = 511.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.531 ; gain = 511.664
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 755.531 ; gain = 511.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 755.531 ; gain = 511.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Wrapper     | p_0_out    | 128x32        | LUT            | 
|TOP         | p_0_out    | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 821.258 ; gain = 577.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 823.535 ; gain = 579.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   331|
|9     |LUT6      |   692|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2788|
|2     |  wrapper1            |Wrapper        |  2623|
|3     |    ARM1              |ARM            |  2516|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   135|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 875.629 ; gain = 276.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 875.629 ; gain = 631.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 875.629 ; gain = 644.926
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 875.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 16:52:16 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35764 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 359.191 ; gain = 115.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.570 ; gain = 156.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.570 ; gain = 156.113
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.699 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.699 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.699 ; gain = 512.242
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.699 ; gain = 512.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 755.699 ; gain = 512.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Wrapper     | p_0_out    | 128x32        | LUT            | 
|TOP         | p_0_out    | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 821.160 ; gain = 577.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 823.504 ; gain = 580.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   115|
|6     |LUT3      |   309|
|7     |LUT4      |   241|
|8     |LUT5      |   331|
|9     |LUT6      |   692|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   410|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2791|
|2     |  wrapper1            |Wrapper        |  2626|
|3     |    ARM1              |ARM            |  2519|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1025|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   874|
|12    |        adder1        |adder          |   794|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    90|
|16    |        multiplier1   |multiplier     |    47|
|17    |      FtoD1           |FtoD           |   202|
|18    |      HazardUnit1     |HazardUnit     |     3|
|19    |      MtoW1           |MtoW           |   136|
|20    |      ProgramCounter1 |ProgramCounter |   135|
|21    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 875.801 ; gain = 276.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.801 ; gain = 632.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 875.801 ; gain = 645.301
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 875.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 17:00:27 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12720 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 358.645 ; gain = 115.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.578 ; gain = 156.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.578 ; gain = 156.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.078 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.078 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.078 ; gain = 511.676
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.078 ; gain = 511.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 755.078 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 821.961 ; gain = 578.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 824.297 ; gain = 580.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   116|
|6     |LUT3      |   307|
|7     |LUT4      |   240|
|8     |LUT5      |   334|
|9     |LUT6      |   662|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2761|
|2     |  wrapper1            |Wrapper        |  2596|
|3     |    ARM1              |ARM            |  2489|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |  1029|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   108|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.375 ; gain = 631.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 875.375 ; gain = 276.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 875.375 ; gain = 631.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 875.375 ; gain = 645.027
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 875.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 17:12:11 2024...

*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39120 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module addition [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module compandshift [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module normalisation [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 358.508 ; gain = 115.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
	Parameter N_LEDs_OUT bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter CLK_DIV_BITS bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
	Parameter N_LEDs bound to: 16 - type: integer 
	Parameter N_DIPs bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:1]
INFO: [Synth 8-638] synthesizing module 'FtoD' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-256] done synthesizing module 'FtoD' (2#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FtoD.v:1]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:201]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ControlUnit.v:1]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Extend.v:1]
INFO: [Synth 8-638] synthesizing module 'DtoE' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
INFO: [Synth 8-256] done synthesizing module 'DtoE' (7#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/DtoE.v:21]
WARNING: [Synth 8-350] instance 'DtoE1' of module 'DtoE' requires 46 connections, but only 44 given [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (8#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:147]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:107]
INFO: [Synth 8-638] synthesizing module 'CondUnit' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (10#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondLogic.v:2]
INFO: [Synth 8-256] done synthesizing module 'CondUnit' (11#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/CondUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'FPU' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'compandshift' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:49]
INFO: [Synth 8-256] done synthesizing module 'compandshift' (12#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/compandshift.v:23]
INFO: [Synth 8-638] synthesizing module 'addition' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-256] done synthesizing module 'addition' (13#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/addition.v:23]
INFO: [Synth 8-638] synthesizing module 'normalisation' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
INFO: [Synth 8-256] done synthesizing module 'normalisation' (14#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:3]
WARNING: [Synth 8-3848] Net reset in module/entity adder does not have driver. [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:131]
INFO: [Synth 8-256] done synthesizing module 'adder' (15#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/adder.v:120]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:1]
WARNING: [Synth 8-5788] Register R_Fneedstall_reg in module FPU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:21]
INFO: [Synth 8-256] done synthesizing module 'FPU' (17#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/FPU.v:2]
INFO: [Synth 8-638] synthesizing module 'EtoM' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-256] done synthesizing module 'EtoM' (18#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/EtoM.v:21]
INFO: [Synth 8-638] synthesizing module 'MtoW' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-256] done synthesizing module 'MtoW' (19#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/MtoW.v:21]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-226] default block is never used [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:20]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (20#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'ARM' (21#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:2]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (22#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Wrapper.v:4]
INFO: [Synth 8-256] done synthesizing module 'TOP' (23#1) [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:3]
WARNING: [Synth 8-3331] design normalisation has unconnected port mantissa_sum[0]
WARNING: [Synth 8-3331] design normalisation has unconnected port reset
WARNING: [Synth 8-3331] design addition has unconnected port reset
WARNING: [Synth 8-3331] design compandshift has unconnected port reset
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[19]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[18]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[17]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[16]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[11]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[10]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[9]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[8]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[7]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[5]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[4]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.367 ; gain = 156.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DtoE1:FWD to constant 0 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ARM.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 399.367 ; gain = 156.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/Final_Project/Final_Project.srcs/constrs_1/new/TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.219 ; gain = 512.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.219 ; gain = 512.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.219 ; gain = 512.199
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'PCF_reg[31:0]' into 'current_PC_reg[31:0]' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element PCF_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:19]
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
INFO: [Synth 8-5544] ROM "NoWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:128]
WARNING: [Synth 8-6014] Unused sequential element exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-5546] ROM "INSTR_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATA_CONST_MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:156]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'R_FPUOp_reg' [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/Decoder.v:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 755.219 ; gain = 512.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   4 Input     32 Bit        Muxes := 3     
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module DtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module compandshift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module addition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module normalisation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
Module ARM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 2     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	 129 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element current_PC_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/ProgramCounter.v:15]
WARNING: [Synth 8-6014] Unused sequential element adder1/normalise/exponent_final_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/normalisation.v:18]
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: Generating DSP multiplier1/mantissa_prod0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
DSP Report: operator multiplier1/mantissa_prod0 is absorbed into DSP multiplier1/mantissa_prod0.
INFO: [Synth 8-5546] ROM "seven_seg_enable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Vivado/Final_Project/Final_Project.srcs/sources_1/new/TOP_Nexys4.v:49]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port CLK
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FPU1/adder1/mantissa_1_reg[23]' (FDE) to 'wrapper1/ARM1/FPU1/adder1/mantissa_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wrapper1/ARM1 /\FPU1/adder1/mantissa_2_reg[23] )
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[21]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[30]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[31]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[29]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[28]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[27]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/ExtImmE_reg[26]' (FDCE) to 'wrapper1/ARM1/DtoE1/ExtImmE_reg[25]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[29]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[30]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/FtoD1/InstrD_reg[30]' (FDCE) to 'wrapper1/ARM1/FtoD1/InstrD_reg[31]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[1]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
INFO: [Synth 8-3886] merging instance 'wrapper1/ARM1/DtoE1/CondE_reg[2]' (FDCE) to 'wrapper1/ARM1/DtoE1/CondE_reg[3]'
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/ImmSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/RegSrcE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[31]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[30]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[29]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[28]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[27]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[26]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[25]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[24]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[23]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[22]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[21]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[20]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[19]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[18]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[17]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[16]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[15]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[14]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[13]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[12]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[4]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[3]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[2]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[1]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/InstrE_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (DtoE1/FWE_reg) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_sum_reg[0]) is unused and will be removed from module ARM.
WARNING: [Synth 8-3332] Sequential element (FPU1/adder1/mantissa_2_reg[23]) is unused and will be removed from module ARM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 755.219 ; gain = 512.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 821.488 ; gain = 578.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 823.785 ; gain = 580.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+---------------------------+-----------+----------------------+------------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives       | 
+----------------+---------------------------+-----------+----------------------+------------------+
|\wrapper1/ARM1  | RegisterFile1/RegBank_reg | Implied   | 16 x 32              | RAM32M x 12      | 
|TOP             | wrapper1/DATA_VAR_MEM_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+----------------+---------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/ControlUnit1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/DtoE1/FlagWE_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/C_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/N_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (wrapper1/ARM1/CondUnit1/CondLogic1/V_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    86|
|3     |DSP48E1   |     2|
|4     |LUT1      |    17|
|5     |LUT2      |   148|
|6     |LUT3      |   305|
|7     |LUT4      |   211|
|8     |LUT5      |   357|
|9     |LUT6      |   641|
|10    |RAM128X1D |    32|
|11    |RAM32M    |    12|
|12    |FDCE      |   488|
|13    |FDPE      |     9|
|14    |FDRE      |   409|
|15    |LD        |     1|
|16    |LDC       |     3|
|17    |IBUF      |    10|
|18    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  2764|
|2     |  wrapper1            |Wrapper        |  2599|
|3     |    ARM1              |ARM            |  2492|
|4     |      ALU1            |ALU            |     8|
|5     |      CondUnit1       |CondUnit       |     1|
|6     |        CondLogic1    |CondLogic      |     1|
|7     |      ControlUnit1    |ControlUnit    |     8|
|8     |        Decoder1      |Decoder        |     8|
|9     |      DtoE1           |DtoE           |   997|
|10    |      EtoM1           |EtoM           |   126|
|11    |      FPU1            |FPU            |   870|
|12    |        adder1        |adder          |   792|
|13    |          add         |addition       |    80|
|14    |          cas         |compandshift   |   320|
|15    |          normalise   |normalisation  |    89|
|16    |        multiplier1   |multiplier     |    45|
|17    |      FtoD1           |FtoD           |   202|
|18    |      MtoW1           |MtoW           |   136|
|19    |      ProgramCounter1 |ProgramCounter |   143|
|20    |      RegisterFile1   |RegisterFile   |     1|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 874.648 ; gain = 275.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 874.648 ; gain = 631.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 87 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 874.648 ; gain = 644.664
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/Final_Project/Final_Project.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 874.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 17:37:05 2024...
