# SystemVerilog Labs
Construct a typical architecture of a SystemVerilog testbench
## <a href="https://github.com/RexJian/SystemVerilogLabs/tree/main/Lab1" style="font-size: 1.5em;">Lab1</a>
#### Goal : Define a task called reset() to reset the DUT per spec
<p align="center">
  <img src="https://github.com/RexJian/SystemVerilogLabs/blob/main/Lab1/ArchitectureLab1.png" width="400" height="360" alt="Lab1 Architecture">
  <br>Fig1. Lab1 Architecture
</p> 

#### Simulate waveform : reset_n signal keep 1
<img src="https://github.com/RexJian/SystemVerilogLabs/blob/main/Lab1/Lab1Waveform.png">  
  
In Lab1, I completed the following tasks  
  
1. Create the SystemVerilog testbench file for a Device Under Test(DUT)  
  
2. Compile and simulate the SystemVerilog test program

## Lab2
#### Goal : 
#### Develope a set of routines to drive one packet into input port3 and visually observe the payload of the packet coming out of output port7  
<p align="center">
  <img src="https://github.com/RexJian/SystemVerilogLabs/blob/main/Lab2/ArchitectureLab2.png" width="400" height="360" alt="Lab2 Architecture">
  <br>Fig2. Lab2 Architecture
</p> 
In Lab2, I completed the following tasks  

1. Extend the SystemVerilog testbench from lab1 to send a packet from an input port through an output port

2. Compile and simulate the router with the updated SystemVerilog testbench
 
