#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Nov  7 20:03:51 2019
# Process ID: 4941
# Current directory: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado
# Command line: vivado
# Log file: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/vivado.log
# Journal file: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/austin/Desktop/projects/zybo/zybo_img_proc/vhdl/digilent/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 6862.004 ; gain = 288.715 ; free physical = 26299 ; free virtual = 30623
update_compile_order -fileset sources_1
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /hdmi_decode/aclken(ce) and /hdmi_decode/v_vid_in_axi4s_0/axis_enable(undef)
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma/s_axi_aclken(ce) and /vdma/v_tc_0/det_clken(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vdma/s_axi_aclken(ce) and /vdma/v_tc_1/gen_clken(undef)
Successfully read diagram <img_proc> from BD file </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 7369.301 ; gain = 0.000 ; free physical = 26010 ; free virtual = 30429
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.0 v_tpg_0
endgroup
set_property location {4 2510 1511} [get_bd_cells v_tpg_0]
set_property location {2 1620 1510} [get_bd_cells v_tpg_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets hdmi_decode_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.MAX_COLS {640} CONFIG.MAX_ROWS {480}] [get_bd_cells v_tpg_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.MAX_COLS {640} CONFIG.MAX_ROWS {480}] [get_bd_cells v_tpg_0]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/S_AXIS_S2MM]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets hdmi_decode_M_AXIS]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'set_property location {2 1620 1510} [get_bd_cells v_tpg_0]'
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
delete_bd_objs [get_bd_cells v_tpg_0]
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.0 v_tpg_0
endgroup
set_property location {3 1420 1524} [get_bd_cells v_tpg_0]
set_property -dict [list CONFIG.MAX_COLS {1920} CONFIG.MAX_ROWS {1080}] [get_bd_cells v_tpg_0]
set_property location {2.5 1878 1496} [get_bd_cells v_tpg_0]
undo
INFO: [Common 17-17] undo 'set_property location {2.5 1878 1496} [get_bd_cells v_tpg_0]'
regenerate_bd_layout
set_property location {2 1257 812} [get_bd_cells v_tpg_0]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets hdmi_decode_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/S_AXIS_S2MM]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
copy_bd_objs vdma  [get_bd_intf_pins {vdma/S_AXIS_S2MM}]
set_property name TPG_IN_DEBUG [get_bd_intf_pins vdma/S_AXIS_S2MM1]
TPG_IN_DEBUG
delete_bd_objs [get_bd_intf_nets vdma/Conn5]
connect_bd_intf_net [get_bd_intf_pins vdma/TPG_IN_DEBUG] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets v_tpg_0_m_axis_video]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins hdmi_decode/M_AXIS] [get_bd_intf_pins vdma/S_AXIS_S2MM]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/TPG_IN_DEBUG]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets vdma/TPG_IN_DEBUG_1] [get_bd_intf_pins vdma/TPG_IN_DEBUG]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins v_tpg_0/ap_clk]
move_bd_cells [get_bd_cells vdma] [get_bd_cells v_tpg_0]
connect_bd_intf_net [get_bd_intf_pins vdma/v_tpg_0/m_axis_video] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
WARNING: [BD 41-394] Exec TCL: all interface pins/ports are already connected to interface net '/v_tpg_0_m_axis_video'
connect_bd_intf_net [get_bd_intf_pins vdma/v_tpg_0/m_axis_video] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
WARNING: [BD 41-394] Exec TCL: all interface pins/ports are already connected to interface net '/v_tpg_0_m_axis_video'
set_property location {1 135 -30} [get_bd_cells vdma/v_tpg_0]
connect_bd_intf_net [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM] [get_bd_intf_pins vdma/v_tpg_0/m_axis_video]
WARNING: [BD 41-394] Exec TCL: all interface pins/ports are already connected to interface net '/v_tpg_0_m_axis_video'
regenerate_bd_layout -hierarchy [get_bd_cells vdma]
connect_bd_intf_net [get_bd_intf_pins vdma/S_AXIS_S2MM] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets vdma/S_AXIS_S2MM_1]
connect_bd_intf_net [get_bd_intf_pins vdma/v_tpg_0/m_axis_video] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
WARNING: [BD 41-394] Exec TCL: all interface pins/ports are already connected to interface net '/v_tpg_0_m_axis_video'
move_bd_cells [get_bd_cells /] [get_bd_cells vdma/v_tpg_0]
regenerate_bd_layout -hierarchy [get_bd_cells vdma]
copy_bd_objs vdma  [get_bd_intf_pins {vdma/S_AXIS_S2MM}]
connect_bd_intf_net [get_bd_intf_pins vdma/S_AXIS_S2MM1] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
set_property name TPG_DEBUG_IN [get_bd_intf_pins vdma/S_AXIS_S2MM1]
TPG_DEBUG_IN
regenerate_bd_layout -hierarchy [get_bd_cells vdma]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets v_tpg_0_m_axis_video] [get_bd_cells v_tpg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.0 v_tpg_0
endgroup
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/TPG_DEBUG_IN]
delete_bd_objs [get_bd_intf_nets v_tpg_0_m_axis_video]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/TPG_DEBUG_IN]
connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] -boundary_type upper [get_bd_intf_pins vdma/TPG_DEBUG_IN]'
move_bd_cells [get_bd_cells vdma] [get_bd_cells v_tpg_0]
delete_bd_objs [get_bd_intf_nets vdma/S_AXIS_S2MM1_1]
connect_bd_intf_net [get_bd_intf_pins vdma/v_tpg_0/m_axis_video] [get_bd_intf_pins vdma/axi_vdma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_pins vdma/TPG_DEBUG_IN]
connect_bd_net [get_bd_pins vdma/axi_resetn] [get_bd_pins vdma/v_tpg_0/ap_rst_n]
connect_bd_net [get_bd_pins vdma/m_axi_mm2s_aclk] [get_bd_pins vdma/v_tpg_0/ap_clk]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells vdma/axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins vdma/v_tpg_0/s_axi_CTRL] -boundary_type upper [get_bd_intf_pins vdma/axi_interconnect_0/M06_AXI]
regenerate_bd_layout -hierarchy [get_bd_cells vdma]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]'
redo
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]'
redo
INFO: [Common 17-16] redo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]'
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (200 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vdma/axi_interconnect_0/M06_ACLK]
assign_bd_address [get_bd_addr_segs {vdma/v_tpg_0/s_axi_CTRL/Reg }]
Slave segment </vdma/v_tpg_0/s_axi_CTRL/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C3_0000 [ 64K ]>
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
CRITICAL WARNING: [BD 41-1343] Reset pin /hdmi_encode/rgb2dvi_0/aRst (associated clock /hdmi_encode/rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /vdma/v_tc_0/resetn (associated clock /vdma/v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /hdmi_decode/dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /vdma/v_tc_1/resetn (associated clock /vdma/v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=1e+08 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=2e+08 
WARNING: [BD 41-927] Following properties on pin /hdmi_decode/dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=2e+08 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7814.449 ; gain = 0.000 ; free physical = 16319 ; free virtual = 24552
validate_bd_design -force
CRITICAL WARNING: [BD 41-1343] Reset pin /hdmi_encode/rgb2dvi_0/aRst (associated clock /hdmi_encode/rgb2dvi_0/SerialClk) is connected to reset source /proc_sys_reset_0/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_5X_O.
CRITICAL WARNING: [BD 41-1343] Reset pin /vdma/v_tc_0/resetn (associated clock /vdma/v_tc_0/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /hdmi_decode/dvi2rgb_0/PixelClk.
CRITICAL WARNING: [BD 41-1343] Reset pin /vdma/v_tc_1/resetn (associated clock /vdma/v_tc_1/clk) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dynclk_0/PXL_CLK_O.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=1e+08 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=2e+08 
WARNING: [BD 41-927] Following properties on pin /hdmi_decode/dvi2rgb_0/RefClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=2e+08 
regenerate_bd_layout
save_bd_design
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
reset_run synth_1
reset_run img_proc_v_axi4s_vid_out_0_0_synth_1
reset_run img_proc_v_tc_0_1_synth_1
reset_run img_proc_proc_sys_reset_0_0_synth_1
reset_run img_proc_v_vid_in_axi4s_0_0_synth_1
reset_run img_proc_processing_system7_0_0_synth_1
reset_run img_proc_xbar_3_synth_1
reset_run img_proc_v_tc_0_0_synth_1
reset_run img_proc_xbar_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'img_proc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'vdma_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'vdma_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'vdma_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/vdma/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'vdma_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'vdma_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'vdma_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/sim/img_proc.vhd
VHDL Output written to : /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_4a8ff72.ui> 
Wrote  : </home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ui/bd_b25baf14.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_decode/dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_encode/rgb2dvi_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_encode/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_decode/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_decode/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/v_tc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_encode/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_gpio_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_0/img_proc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/ip/img_proc_auto_pc_1/img_proc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-1971] File named "sim/img_proc_v_tpg_0_2.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma/v_tpg_0 .
Exporting to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc.hwh
Generated Block Design Tcl file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hw_handoff/img_proc_bd.tcl
Generated Hardware Definition File /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/synth/img_proc.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_S2MM could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /vdma
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Thu Nov  7 23:48:46 2019] Launched img_proc_v_axi4s_vid_out_0_0_synth_1, img_proc_v_tc_0_1_synth_1, img_proc_proc_sys_reset_0_0_synth_1, img_proc_v_vid_in_axi4s_0_0_synth_1, img_proc_processing_system7_0_0_synth_1, img_proc_xbar_3_synth_1, img_proc_v_tc_0_0_synth_1, img_proc_xbar_2_synth_1, img_proc_auto_pc_0_synth_1, img_proc_auto_pc_1_synth_1, img_proc_v_tpg_0_2_synth_1, synth_1...
Run output will be captured here:
img_proc_v_axi4s_vid_out_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_axi4s_vid_out_0_0_synth_1/runme.log
img_proc_v_tc_0_1_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_tc_0_1_synth_1/runme.log
img_proc_proc_sys_reset_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_proc_sys_reset_0_0_synth_1/runme.log
img_proc_v_vid_in_axi4s_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_vid_in_axi4s_0_0_synth_1/runme.log
img_proc_processing_system7_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_processing_system7_0_0_synth_1/runme.log
img_proc_xbar_3_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_xbar_3_synth_1/runme.log
img_proc_v_tc_0_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_tc_0_0_synth_1/runme.log
img_proc_xbar_2_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_xbar_2_synth_1/runme.log
img_proc_auto_pc_0_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_0_synth_1/runme.log
img_proc_auto_pc_1_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_auto_pc_1_synth_1/runme.log
img_proc_v_tpg_0_2_synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/img_proc_v_tpg_0_2_synth_1/runme.log
synth_1: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Thu Nov  7 23:48:47 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 7993.266 ; gain = 0.000 ; free physical = 15625 ; free virtual = 23879
regenerate_bd_layout
make_wrapper -files [get_files /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd] -top
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/imports/hdl/img_proc_wrapper.vhd'
import_files -force -norecurse /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/hdl/img_proc_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Thu Nov  7 23:56:23 2019] Launched synth_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/synth_1/runme.log
[Thu Nov  7 23:56:23 2019] Launched impl_1...
Run output will be captured here: /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:23:45
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 24 2019-18:51:27
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]
ERROR: [Labtools 27-3428] Ila core [hw_ila_1] clock has stopped. Unable to arm ILA core.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:02:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:02:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:02:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:02:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:02:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:02:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:02:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:02:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:03:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:03:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:03:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:03:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:04:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:04:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:04:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:04:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:04:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:04:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:04:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:04:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2019-Nov-08 00:04:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"img_proc_i/hdmi_decode/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2019-Nov-08 00:04:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
set_property PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.runs/impl_1/img_proc_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A825A0A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {/home/austin/Desktop/projects/zybo/zybo_img_proc/vivado/img_proc/img_proc.srcs/sources_1/bd/img_proc/img_proc.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A825A0A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 05:01:26 2019...
