{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# **RISC-V Thunder Core (Using Amaranth HDL)**\n",
    "\n",
    "\n",
    "|Name|Affiliation| IEEE Member | SSCS Member |\n",
    "|:-----------------:|:----------:|:----------:|:----------:|\n",
    "| Muddassir Ali Siddiqui| Usman Institute of Technology | No | No  |\n",
    "| Syed Ali Ahmed Naqvi  | Usman Institute of Technology | No | No  |\n",
    "| Muhammad Fayz         | Usman Institute of Technology | No | No  |\n",
    "| Ammar Saleem          | Usman Institute of Technology | No | No  |\n",
    "| Zeeshan Rafique (Advisor)    | Usman Institute of Technology | Yes | Yes |\n",
    "\n",
    "\n",
    "![RV-Thunder Logo](https://i.imgur.com/oeywSSS.png)\n",
    "\n",
    " ## Introduction\n",
    "\n",
    " RISC-V Thunder Core is a 32-bit CPU core that currenly implements the [RISC-V](https://riscv.org/) RV32I instruction set. Its microarchitecture is described in plain Python code using [Amaranth HDL](https://amaranth-lang.org/docs/amaranth/latest/). There is one main file [rv-thunder.py](src/rv-thunder.py)\n",
    "\n",
    " ## Features\n",
    "\n",
    " * Written in user-friendly language Python's framework (amaranth HDL)\n",
    " * Support instruction set architecture of RISC-V 32I\n",
    " * 8KB Instruction and data memory\n",
    " * 32 general purpose registers\n",
    " * Test bench (using Amaranth HDL)\n",
    "\n",
    " ## Dependencies\n",
    " [amaranth 0.4.dev197+g11d5bb1.editable](https://amaranth-lang.org/docs/amaranth/latest/install.html)  \n",
    " [amarant-boards](https://github.com/amaranth-lang/amaranth-boards.)  \n",
    " [Python 3.10.12](https://www.python.org/downloads/release/python-31013/)  \n",
    " [Yosys](https://yosyshq.net/yosys/download.html)\n",
    "\n",
    "\n",
    "\n",
    " ## Block Diagram\n",
    " ![RV-Thunder Block Diagram](https://imgur.com/1kFOHdm.png)\n",
    "\n",
    " ## Code Blocks\n",
    "\n",
    " ### Top Level"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## \n",
    "from amaranth import *\n",
    "from amaranth.sim import Simulator\n",
    "\n",
    "# Import the defined modules\n",
    "from fetch import *\n",
    "from control import *\n",
    "from regfile import *\n",
    "from alu import *\n",
    "from mem import *\n",
    "from branch import *\n",
    "\n",
    "# Create a top-level module that connects the modules\n",
    "class TopModule(Elaboratable):\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "\n",
    "        # Instantiate each module\n",
    "        fetch_unit = FetchUnit()\n",
    "        control_unit = control()\n",
    "        reg_file = regfile()\n",
    "        branch_unit = branch()\n",
    "        alu = ALU()\n",
    "        inst_memory_unit = instr_mem()\n",
    "        data_memory_unit = data_mem()\n",
    "\n",
    "        # Connect modules together\n",
    "        m.submodules.fetch_unit = fetch_unit\n",
    "        m.submodules.control_unit = control_unit\n",
    "        m.submodules.reg_file = reg_file\n",
    "        m.submodules.alu = alu\n",
    "        m.submodules.branch_unit = branch_unit\n",
    "        m.submodules.inst_memory_unit = inst_memory_unit\n",
    "        m.submodules.data_memory_unit = data_memory_unit\n",
    "\n",
    "#===========================< Instruction memory connection >===========================\n",
    "        m.d.comb += [\n",
    "            inst_memory_unit.adr.eq(fetch_unit.pc[2:15]),\n",
    "            control_unit.instr_dat.eq(inst_memory_unit.dat_r),  \n",
    "            alu.aluop.eq(control_unit.aluop),\n",
    "#===========================< Registers Connections >===========================\n",
    "            reg_file.rs1.eq(control_unit.rs1),\n",
    "            reg_file.rs2.eq(control_unit.rs2),\n",
    "            reg_file.rd.eq(control_unit.rd),\n",
    "\n",
    "            reg_file.we.eq(control_unit.we),\n",
    "            # alu.inp1.eq(reg_file.rf_out1),\n",
    "\n",
    "            branch_unit.op1.eq(reg_file.rf_out1),\n",
    "            branch_unit.op2.eq(reg_file.rf_out2),\n",
    "            branch_unit.func3.eq(control_unit.funct3),\n",
    "\n",
    "            data_memory_unit.adr.eq(alu.alu_out[2:15]),\n",
    "            data_memory_unit.dmem_we.eq(control_unit.dmem_we),\n",
    "        ]\n",
    "#==========================< Store into memory >========================\n",
    "        with m.If(control_unit.dmem_we == 1):\n",
    "            m.d.comb += data_memory_unit.dmem_din.eq(reg_file.rf_out2)\n",
    "\n",
    "#==========================< Operand b select >========================\n",
    "        with m.If (control_unit.op_b_sel == 1):\n",
    "            m.d.comb += alu.inp2.eq(control_unit.imm)\n",
    "        with m.Else ():\n",
    "            m.d.comb += alu.inp2.eq(reg_file.rf_out2)\n",
    "\n",
    "#==========================< Operand a select >========================\n",
    "        with m.If (control_unit.op_a_sel == 0):\n",
    "            m.d.comb += alu.inp1.eq(reg_file.rf_out1)\n",
    "        with m.Elif (control_unit.op_a_sel == 1):\n",
    "            m.d.comb += alu.inp1.eq(fetch_unit.pc[0:12])\n",
    "        with m.Elif (control_unit.op_a_sel == 2):\n",
    "            m.d.comb += alu.inp1.eq(fetch_unit.pc)\n",
    "        with m.Else ():\n",
    "            m.d.comb += alu.inp1.eq(0x00000000)\n",
    "\n",
    "#==========================< Update Pc and Branch select >========================\n",
    "\n",
    "        with m.If (control_unit.op == 0b1100011):\n",
    "            m.d.comb += [\n",
    "                fetch_unit.branch.eq(control_unit.br & branch_unit.br_out),     #branch \n",
    "                fetch_unit.branch_tar.eq(alu.alu_out),\n",
    "                ]\n",
    "        with m.Elif (control_unit.op == 0b1100111):\n",
    "            m.d.comb += [\n",
    "                fetch_unit.branch.eq(1),    #jalr signal \n",
    "                fetch_unit.branch_tar.eq(alu.alu_out),\n",
    "            ]\n",
    "\n",
    "        with m.Elif (control_unit.op == 0b1101111):\n",
    "            m.d.comb += [\n",
    "                fetch_unit.branch.eq(1),    #jal signal\n",
    "                fetch_unit.branch_tar.eq(alu.alu_out),\n",
    "            ]\n",
    "\n",
    "#==========================< load data from memory Or store address of next_pc/ jal/ jalr in regfile >========================\n",
    "        with m.If (control_unit.ld_wd == 1):\n",
    "            m.d.comb += reg_file.wb_data.eq(data_memory_unit.dmem_dout)\n",
    "        \n",
    "        with m.Else ():\n",
    "            with m.If (control_unit.ld_adr == 1):\n",
    "                m.d.comb += reg_file.wb_data.eq(fetch_unit.pc + 4)\n",
    "\n",
    "            with m.Else ():\n",
    "                m.d.comb += reg_file.wb_data.eq(alu.alu_out)\n",
    "\n",
    "        return m\n",
    "\n",
    "# Simulate the top module\n",
    "dut = TopModule()\n",
    "def bench():\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "    yield\n",
    "# We can provide initial values for signals above\n",
    "\n",
    "sim = Simulator(dut)\n",
    "sim.add_clock(1e-6)  #Add clock\n",
    "sim.add_sync_process(bench)\n",
    "with sim.write_vcd(\"sim.vcd\"): # Generate Vcd, which is useful to see a result in GTKwave\n",
    "    sim.run()\n",
    "\n",
    "from amaranth.back import verilog\n",
    "\n",
    "top = TopModule()\n",
    "with open(\"output/verilog/rv-thunder.v\", \"w\") as f:\n",
    "    f.write(verilog.convert(top, ports=[]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### ALU "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class ALU(Elaboratable):\n",
    "\n",
    "    def __init__(self):\n",
    "\n",
    "        self.aluop = Signal(4)\n",
    "        self.inp1 = Signal(32)\n",
    "        self.inp2 = Signal(32)\n",
    "        self.alu_out = Signal(32)\n",
    "       \n",
    "    def elaborate(self, platform):\n",
    "        m = Module() \n",
    "\n",
    "        forshft = self.inp2 & 0x1F\n",
    "        forshft1 = forshft[0:5]\n",
    "        \n",
    "        with m.If(self.aluop == 0b0000): #Add,ADDI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 + self.inp2)\n",
    "\n",
    "        with m.Elif(self.aluop == 0b0001): #SLL,SLLI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 << (forshft1))\n",
    "\n",
    "        with m.Elif(self.aluop == 0b0010): #SLT,SLTI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 <= self.inp2)\n",
    "\n",
    "        with m.Elif(self.aluop == 0b0011): #SLTU,SLTIU \n",
    "            m.d.comb += self.alu_out.eq(self.inp1.as_unsigned() <= self.inp2.as_unsigned())\n",
    "\n",
    "        with m.Elif(self.aluop == 0b0100): #XOR,XORI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 ^ self.inp2)\n",
    "\n",
    "        with m.Elif(self.aluop == 0b0101): #SRL,SRLI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 >> (forshft1))\n",
    "        \n",
    "        with m.Elif(self.aluop == 0b0110): #OR,ORI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 | self.inp2)\n",
    "\n",
    "        with m.Elif(self.aluop == 0b0111): #AND,ANDI\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 & self.inp2)  \n",
    "\n",
    "        with m.Elif(self.aluop == 0b1000): #SUB\n",
    "            m.d.comb += self.alu_out.eq(self.inp1 - self.inp2)\n",
    "\n",
    "        with m.Elif(self.aluop == 0b1101): #SRA,SRAI\n",
    "            m.d.comb += self.alu_out.eq(Cat(self.inp1[-1], self.inp1[:-1]) >> self.inp2)\n",
    "\n",
    "        return m"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Memory"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class instr_mem(Elaboratable):\n",
    "    def __init__(self):\n",
    "        # Define the inputs and outputs of the instruction memory module\n",
    "        self.adr = Signal(13)  # 10-bit address for 8192 (2^13) instructions\n",
    "        self.dat_r = Signal(32)  # 32-bit RISC-V instruction output\n",
    "        # Make a .txt file and put Hexa decimal values in it \n",
    "        with open('src/memory.txt', 'r') as file: # this is the format for open file  \n",
    "            mem_init_file = file.readlines()\n",
    "            toint = [int(value, 16) for value in mem_init_file] # Add this line to make it int otherwise it shows an error \n",
    "        # Define the instruction memory content (replace this with your actual instructions)\n",
    "        self.mem = Memory(width=32, depth=8192, init= toint)\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        # Create a read port for the instruction memory\n",
    "        m.submodules.rdport = rdport = self.mem.read_port(domain=\"comb\")\n",
    "        m.d.comb += [\n",
    "            rdport.addr.eq(self.adr),\n",
    "            self.dat_r.eq(rdport.data)\n",
    "        ]\n",
    "\n",
    "        return m\n",
    "\n",
    "class data_mem(Elaboratable):\n",
    "    def __init__(self):\n",
    "        self.adr = Signal(13)\n",
    "        self.dmem_din = Signal(32)\n",
    "        self.dmem_dout = Signal(32)\n",
    "        self.dmem_we = Signal()\n",
    "        # Create a memory with the specified depth (replace this with your actual data)\n",
    "        self.memory = Memory(width=32, depth=8192)\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        # Create a read and write port for the data memory\n",
    "        m.submodules.rdport = rdport = self.memory.read_port(domain=\"comb\")\n",
    "        m.submodules.wrport = wrport = self.memory.write_port()\n",
    "        # Connect the address and data signals\n",
    "        m.d.comb += [\n",
    "            rdport.addr.eq(self.adr),\n",
    "            self.dmem_dout.eq(rdport.data),\n",
    "            wrport.addr.eq(self.adr),\n",
    "            wrport.data.eq(self.dmem_din),\n",
    "            wrport.en.eq(self.dmem_we)  # Enable write operation\n",
    "        ]\n",
    "\n",
    "        return m"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Control"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class control(Elaboratable):\n",
    "\n",
    "    def __init__(self):\n",
    "\n",
    "        self.instr_dat = Signal(32)  # Input Instruction\n",
    "        self.funct3 = Signal(3) # Function 3 \n",
    "        self.funct7 = Signal() # Function 7\n",
    "        self.rs1 = Signal(5) # Source Register 1\n",
    "        self.rs2 = Signal(5) # Source Register 2\n",
    "        self.rd = Signal(5) # Destination Register\n",
    "        self.op = Signal(7) # Opcode\n",
    "\n",
    "        self.we = Signal() # Register write enable (It will be 1 for R and I type and it is 0 for S type)\n",
    "        self.ld_wd = Signal() #Load\n",
    "        self.aluop = Signal(4) #ALU Operation\n",
    "        self.dmem_we = Signal() # Store Word (It will be 1 only if store instruction occur )\n",
    "        self.ld_adr = Signal()\n",
    "        self.br = Signal()\n",
    "\n",
    "        self.imm = Signal(32) #Immediate\n",
    "\n",
    "        self.iimm = Signal(12) # I type immediate\n",
    "\n",
    "        self.simm = Signal(12) # S-type full immediate\n",
    "        self.simm1 = Signal(5) # Sub1 immediate of S type\n",
    "        self.simm2 = Signal(7) # Sub2 immediate of S type\n",
    "\n",
    "        self.uimm = Signal(20)  # U type immediate\n",
    "\n",
    "        self.sbimm0 = Signal()\n",
    "        self.sbimm1 = Signal(4)\n",
    "        self.sbimm2 = Signal(6)\n",
    "        self.sbimm3 = Signal()\n",
    "        self.sbimm4 = Signal()\n",
    "        self.sbimm = Signal(13) # SB type immediate\n",
    "\n",
    "        self.ujimm0 = Signal()\n",
    "        self.ujimm1 = Signal(10)\n",
    "        self.ujimm2 = Signal()\n",
    "        self.ujimm3 = Signal(8)\n",
    "        self.ujimm4 = Signal()\n",
    "        self.ujimm = Signal(21) # UJ type immediate\n",
    "\n",
    "        self.op_b_sel = Signal() # Operand B select bit for mux (Useful when there is an immediate)\n",
    "        self.op_a_sel = Signal(2)\n",
    "\n",
    "#==========================< Instr Decode >===========================\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "\n",
    "        m.d.comb += [\n",
    "            self.op.eq (self.instr_dat[0:]), # op is of 7 bits so (0 to 6)\n",
    "            self.rd.eq (self.instr_dat[7:]), # rd is of 5 bits so (7 to 11)\n",
    "            self.funct3.eq (self.instr_dat[12:]), #funct3 is of 3 bits so (12 to 14)\n",
    "            self.rs1.eq (self.instr_dat[15:]), # rs1 is of 5 bits so (15 to 19)\n",
    "            self.rs2.eq (self.instr_dat[20:]), # rs2 is of 5 bits so (20 to 24)\n",
    "            self.funct7.eq (self.instr_dat[30]), # funct3 is of 1 bit (30th bit)\n",
    "\n",
    "#====================================Immediate for I type Instruction=========================== \n",
    "            self.iimm.eq (self.instr_dat[20:]), # iimm is of 12 bits so (20 to 31)\n",
    "\n",
    "#====================================Immediate for S type Instruction===========================\n",
    "            self.simm1.eq (self.instr_dat[7:]), # simm1 is of 5 bits so (7 to 11)\n",
    "            self.simm2.eq (self.instr_dat[25:]), # simm2 is of 7 bits so (25 to 31)\n",
    "            self.simm.eq (Cat(self.simm1, self.simm2)), # simm is of 12 bits , make simm by concatenating both simm1 and simm2\n",
    "\n",
    "#====================================Immediate for SB type Instruction===========================\n",
    "            self.sbimm0.eq (0),\n",
    "            self.sbimm1.eq (self.instr_dat[8:]),\n",
    "            self.sbimm2.eq (self.instr_dat[25:]),\n",
    "            self.sbimm3.eq (self.instr_dat[7]),\n",
    "            self.sbimm4.eq (self.instr_dat[31]),\n",
    "            self.sbimm.eq (Cat(self.sbimm0,self.sbimm1, self.sbimm2, self.sbimm3, self.sbimm4)),\n",
    "\n",
    "#====================================Immediate for UJ type Instruction===========================\n",
    "            self.ujimm0.eq (0),\n",
    "            self.ujimm1.eq (self.instr_dat[21:]),\n",
    "            self.ujimm2.eq (self.instr_dat[20]),\n",
    "            self.ujimm3.eq (self.instr_dat[12:]),\n",
    "            self.ujimm4.eq (self.instr_dat[31]),\n",
    "            self.ujimm.eq (Cat(self.ujimm0,self.ujimm1, self.ujimm2, self.ujimm3, self.ujimm4)),\n",
    "\n",
    "            self.uimm.eq (self.instr_dat[12:]),\n",
    "\n",
    "            self.aluop.eq (Cat(self.funct3, self.funct7))\n",
    "            ] # aluop is of 4 bits, make aluop by concatenating both funct3 and funct7\n",
    "        \n",
    "        m.d.comb += [\n",
    "            self.we.eq(0),\n",
    "            self.ld_wd.eq(0),\n",
    "            self.dmem_we.eq(0),\n",
    "            self.ld_adr.eq(0),\n",
    "            self.op_a_sel.eq(0),\n",
    "            self.op_b_sel.eq(0),\n",
    "            self.br.eq(0)\n",
    "        ]\n",
    "\n",
    "#=====================================< R-Type 33 >=====================================\n",
    "        with m.Switch(self.op):\n",
    "            with m.Case(0b0110011): # opcode of R-Type\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.we.eq(1),\n",
    "                    self.op_a_sel.eq(0),\n",
    "                    self.dmem_we.eq(0)\n",
    "                    ]\n",
    "\n",
    "#=====================================< I-Type 13 >=====================================\n",
    "            with m.Case(0b0010011):# opcode of I-Type\n",
    "                m.d.comb += self.imm[0:12].eq(self.iimm)# put 12 bit iimm in first 12 bits of imm\n",
    "                with m.If (self.imm[11] == 1):#check for sign extension, if it's 1 then convert (13 to 32) bits of imm to 1 otherwise 0\n",
    "                    m.d.comb += self.imm[12:32].eq(0b11111111111111111111)\n",
    "\n",
    "                with m.Else ():\n",
    "                    m.d.comb += self.imm[12:32].eq(0b00000000000000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.we.eq(1),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.dmem_we.eq(0)\n",
    "                ]\n",
    "\n",
    "#=====================================< S-Type 23 >=====================================\n",
    "            with m.Case(0b0100011): # opcode of S-Type\n",
    "                m.d.comb += self.imm[0:12].eq(self.simm) #put 12 bit simm in first 12 bits of imm\n",
    "                with m.If (self.imm[11] == 1):\n",
    "                    m.d.comb += self.imm[12:32].eq(0b11111111111111111111)\n",
    "\n",
    "                with m.Else ():\n",
    "                    m.d.comb += self.imm[12:32].eq(0b00000000000000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.we.eq(0),\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.dmem_we.eq(1)                \n",
    "                    ]\n",
    "                \n",
    "#=================================< ld_wd 3 >========================================\n",
    "            with m.Case(0b0000011): # opcode of Load Instruction\n",
    "                m.d.comb += self.imm[0:12].eq(self.iimm)\n",
    "                with m.If (self.imm[11] == 1):\n",
    "                    m.d.comb += self.imm[12:32].eq(0b11111111111111111111)\n",
    "\n",
    "                with m.Else ():\n",
    "                    m.d.comb += self.imm[12:32].eq(0b00000000000000000000)\n",
    "                m.d.comb += [\n",
    "                    self.ld_wd.eq(1),\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.we.eq(1)\n",
    "                ]\n",
    "\n",
    "#=====================================< U-Type 17 & 27 >=====================================\n",
    "            with m.Case(0b0010111):     #AUIPC\n",
    "                m.d.comb += self.imm[12:32].eq(self.uimm)\n",
    "                m.d.comb += self.imm[0:12].eq(0b000000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.ld_adr.eq(1),   #TOP Level not Add pc\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.op_a_sel.eq(1),\n",
    "                    self.we.eq(1)\n",
    "                ]\n",
    "            \n",
    "            with m.Case(0b0110111):     #LUI\n",
    "                m.d.comb += self.imm[12:32].eq(self.uimm)\n",
    "                m.d.comb += self.imm[0:12].eq(0b000000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.ld_adr.eq(0),   #TOP Level Add pc\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.we.eq(1)\n",
    "                ]\n",
    "\n",
    "#=====================================< SB-Type 63 >=====================================\n",
    "            with m.Case(0b1100011):\n",
    "                m.d.comb += self.imm[0:13].eq(self.sbimm)\n",
    "\n",
    "                with m.If (self.imm[12] == 1):\n",
    "                    m.d.comb += self.imm[13:32].eq(0b1111111111111111111)\n",
    "\n",
    "                with m.Else ():\n",
    "                    m.d.comb += self.imm[13:32].eq(0b0000000000000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.br.eq(1),\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.op_a_sel.eq(2),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                ]\n",
    "\n",
    "#=====================================< jalr & jal >=====================================\n",
    "            with m.Case(0b1100111): # jalr\n",
    "                m.d.comb += self.imm[0:12].eq(self.iimm)# put 12 bit iimm in first 12 bits of imm\n",
    "                with m.If (self.imm[11] == 1):#check for sign extension, if it's 1 then convert (13 to 32) bits of imm to 1 otherwise 0\n",
    "                    m.d.comb += self.imm[12:32].eq(0b11111111111111111111)\n",
    "\n",
    "                with m.Else ():\n",
    "                    m.d.comb += self.imm[12:32].eq(0b00000000000000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.ld_adr.eq(1),\n",
    "                    self.op_a_sel.eq(0),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.we.eq(1),\n",
    "                ]\n",
    "\n",
    "            with m.Case(0b1101111): # jal\n",
    "                m.d.comb += self.imm[0:21].eq(self.ujimm)\n",
    "                with m.If (self.imm[20] == 1):\n",
    "                    m.d.comb += self.imm[21:32].eq(0b11111111111)\n",
    "\n",
    "                with m.Else ():\n",
    "                    m.d.comb += self.imm[21:32].eq(0b00000000000)\n",
    "\n",
    "                m.d.comb += [\n",
    "                    self.ld_adr.eq(1),\n",
    "                    self.op_a_sel.eq(2),\n",
    "                    self.op_b_sel.eq(1),\n",
    "                    self.aluop.eq(0b0000),\n",
    "                    self.we.eq(1),\n",
    "                ]\n",
    "\n",
    "        return m"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Fetch"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class FetchUnit(Elaboratable):\n",
    "    def __init__(self):\n",
    "        self.branch = Signal()\n",
    "        self.branch_tar = Signal(32)\n",
    "        self.pc = Signal(32)\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        with m.If (self.branch):\n",
    "            m.d.sync += self.pc.eq(self.branch_tar)\n",
    "\n",
    "        with m.Else():\n",
    "            # Increment the program counter.\n",
    "            m.d.sync += self.pc.eq(self.pc + 4)\n",
    "\n",
    "        return m"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Branch"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class branch(Elaboratable):        \n",
    "\n",
    "    def __init__(self):\n",
    "        self.op1 = Signal(32) # connect with reg file out1\n",
    "        self.op2 = Signal(32) # connect with reg file out2\n",
    "        self.func3 = Signal(3) # connect with control unit func3\n",
    "        self.br_out = Signal()\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "\n",
    "        with m.If(self.func3 == 0b000): #beq\n",
    "            m.d.comb += self.br_out.eq(self.op1 == self.op2)\n",
    "\n",
    "        with m.Elif(self.func3 == 0b001): #bne\n",
    "            m.d.comb += self.br_out.eq(self.op1 != self.op2)\n",
    "\n",
    "        with m.Elif(self.func3 == 0b100): #blt\n",
    "            m.d.comb += self.br_out.eq(self.op1 < self.op2)\n",
    "\n",
    "        with m.Elif(self.func3 == 0b101): #bge \n",
    "            m.d.comb += self.br_out.eq(self.op1 >= self.op2)\n",
    "\n",
    "        with m.Elif(self.func3 == 0b110): #bltu\n",
    "            m.d.comb += self.br_out.eq(self.op1.as_unsigned() < self.op2.as_unsigned())\n",
    "\n",
    "        with m.Elif(self.func3 == 0b111): #bgeu\n",
    "            m.d.comb += self.br_out.eq(self.op1.as_unsigned() >= self.op2.as_unsigned())\n",
    "    \n",
    "        return m"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Register File"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class regfile(Elaboratable):\n",
    "     def __init__(self):\n",
    "          self.rs1 = Signal(5)\n",
    "          self.rs2 = Signal(5)\n",
    "          self.rd = Signal(5)\n",
    "          self.rf_out1 = Signal(32)\n",
    "          self.rf_out2 = Signal(32)\n",
    "          self.wb_data = Signal(32)\n",
    "          self.regfile = Memory(width = 32, depth = 32)\n",
    "          self.we = Signal()\n",
    "          \n",
    "     def elaborate(self, platform):\n",
    "        \n",
    "        m = Module()\n",
    "        m.d.comb +=self.rf_out1.eq(self.regfile[self.rs1]),\n",
    "        m.d.comb +=self.rf_out2.eq(self.regfile[self.rs2])\n",
    "        with m.If(self.we == 1):\n",
    "            m.d.sync += self.regfile[self.rd].eq(self.wb_data)\n",
    "\n",
    "        return m\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing\n",
    "\n",
    " A testbench for RISC-V Thunder Core is available [here](https://github.com/merledu/rv-thunder/tree/main/test).\n",
    "\n",
    " ## About Amaranth HDL\n",
    "\n",
    " Amaranth HDL is a hardware description language (which was previously known as nMigen) used for designing digital circuits and systems. It allows hardware engineers to specify the behavior and structure of digital designs, which can be synthesized into actual hardware using tools like [Yosys](https://github.com/YosysHQ/yosys) or translated into Verilog code. It's used for FPGA and ASIC design.\n",
    " \n",
    " ## Prerequisites\n",
    "\n",
    " Before working on this project, ensure you have the following prerequisites:\n",
    " * Python's library [Amaranth HDL](https://amaranth-lang.org/docs/amaranth/latest/) \n",
    " * [iVerilog](https://github.com/steveicarus/iverilog)\n",
    " * [GTKWave](https://gtkwave.sourceforge.net/) \n",
    "\n",
    " ## Amaranth HDL docs\n",
    "\n",
    " Install Amaranth HDL and other platforms (GTKWave, etc) using the installation method and also clone git given in [Language guide](https://amaranth-lang.org/docs/amaranth/latest/)\n",
    " \n",
    "  For a basic understanding of Amaranth HDL use [Robert Baruch's introduction](https://github.com/RobertBaruch/nmigen-tutorial)\n",
    "\n",
    " ## Acknowledgement\n",
    " We want to express our gratitude to the RISC-V community for their valuable contributions to the open-source hardware ecosystem. Additionally, thanks to the Amaranth HDL developers for providing a platform for hardware design.\n",
    " \n",
    " Here is the link of [rv-thunder](https://github.com/merledu/rv-thunder)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
