

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.738 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_166_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln29_fu_160_p2  |      icmp|   0|  0|  13|           3|           4|
    |shl_ln30_fu_188_p2   |       shl|   0|  0|  17|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          14|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |i_fu_54               |   9|          2|    3|          6|
    |input_list_1_1_fu_62  |   9|          2|    8|         16|
    |input_list_1_2_fu_66  |   9|          2|    8|         16|
    |input_list_1_3_fu_70  |   9|          2|    8|         16|
    |input_list_1_fu_58    |   9|          2|    8|         16|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  63|         14|   39|         78|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |i_fu_54               |  3|   0|    3|          0|
    |input_list_1_1_fu_62  |  8|   0|    8|          0|
    |input_list_1_2_fu_66  |  8|   0|    8|          0|
    |input_list_1_3_fu_70  |  8|   0|    8|          0|
    |input_list_1_fu_58    |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 37|   0|   37|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_29_2|  return value|
|input_list_3_042           |   in|    8|     ap_none|              input_list_3_042|        scalar|
|input_list_2_041           |   in|    8|     ap_none|              input_list_2_041|        scalar|
|input_list_1_040           |   in|    8|     ap_none|              input_list_1_040|        scalar|
|input_list_0_039           |   in|    8|     ap_none|              input_list_0_039|        scalar|
|sext_ln29                  |   in|    8|     ap_none|                     sext_ln29|        scalar|
|input_list_3_1_out         |  out|    8|      ap_vld|            input_list_3_1_out|       pointer|
|input_list_3_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_3_1_out|       pointer|
|input_list_2_1_out         |  out|    8|      ap_vld|            input_list_2_1_out|       pointer|
|input_list_2_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_2_1_out|       pointer|
|input_list_1_1_out         |  out|    8|      ap_vld|            input_list_1_1_out|       pointer|
|input_list_1_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_1_1_out|       pointer|
|input_list_0_1_out         |  out|    8|      ap_vld|            input_list_0_1_out|       pointer|
|input_list_0_1_out_ap_vld  |  out|    1|      ap_vld|            input_list_0_1_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------+--------------+

