# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab2-Task1.srcs/sources_1/new/1bitfulladder.v"
verilog xil_defaultlib  "../../../Lab2-Task1.srcs/sim_1/imports/Downloads/Full_Adder_Test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
