# BuckyBall

![image](./img/buckyball.png)

BuckyBall is a full-stack open-source NPU/DSA design framework.

## 1. ğŸ¤” Why BuckyBall

> â—BuckyBall is not a specific NPU design, but a design framework. You can find various NPU design examples in the examples folder.


## 2. Architecture Overview

### 2.1 System Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Rocket Core                          â”‚
â”‚              (RoCC Interface)                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ Global Decoder  â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                  â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚   Global RS     â”‚
         â”‚  (with ROB)     â”‚
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
              â”‚      â”‚
      â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â” â”Œâ–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Ball    â”‚ â”‚   Mem     â”‚
      â”‚  Domain  â”‚ â”‚  Domain   â”‚
      â””â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
          â”‚               â”‚
      â”Œâ”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”
      â”‚   Memory Controller   â”‚
      â”‚ (Scratchpad + Acc)    â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.2 ISA Specification

#### 2.2.1 bb_mvin

**Function**: Load data from main memory to scratchpad memory

**func7**: `0010000` (24)

**Format**: `bb_mvin rs1, rs2`

**Operands**:
- `rs1`: Main memory address
- `rs2[spAddrLen-1:0]`: Scratchpad address
- `rs2[spAddrLen+9:spAddrLen]`: Number of rows (iteration count)

**Operation**: Load data from main memory address `rs1` to scratchpad address specified in `rs2`, with iteration count determining number of rows

rs1 format:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        mem_addr                                 â”‚
â”‚                    (memAddrLen bits)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                    [memAddrLen-1:0]                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

rs2 format:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        row (iter)                â”‚                sp_addr                   â”‚
â”‚     (10 bits)                    â”‚            (spAddrLen bits)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ [spAddrLen+9:spAddrLen]          â”‚            [spAddrLen-1:0]               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### 2.2.2 bb_mvout

**Function**: Store data from scratchpad memory to main memory

**func7**: `0010001` (25)

**Format**: `bb_mvout rs1, rs2`

**Operands**:
- `rs1`: Main memory address
- `rs2[spAddrLen-1:0]`: Scratchpad address
- `rs2[spAddrLen+9:spAddrLen]`: Number of rows to store (iteration count)

**Operation**: Store data from scratchpad address specified in `rs2` to main memory address `rs1`

rs1 format:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        mem_addr                                 â”‚
â”‚                    (memAddrLen bits)                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                    [memAddrLen-1:0]                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

rs2 format:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        row (iter)                â”‚                sp_addr                   â”‚
â”‚     (10 bits)                    â”‚            (spAddrLen bits)              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   [spAddrLen+9:spAddrLen]        â”‚             [spAddrLen-1:0]              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### 2.2.3 Ball Execution Instructions

**Function**: Execute computation on Ball devices (matrix multiply, transpose, im2col, ReLU, etc.)

**func7**: `0100000` - `0111111` (32-63)

**Format**: `bb_<op> rs1, rs2`

**Common Operands**:
- `rs1[spAddrLen-1:0]`: First operand scratchpad address
- `rs1[2*spAddrLen-1:spAddrLen]`: Second operand scratchpad address
- `rs2[spAddrLen-1:0]`: Result write-back scratchpad address
- `rs2[spAddrLen+9:spAddrLen]`: Iteration count

rs1 format:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           op2_spaddr           â”‚          op1_spaddr          â”‚
â”‚       (spAddrLen bits)         â”‚      (spAddrLen bits)        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  [2*spAddrLen-1:spAddrLen]     â”‚ [spAddrLen-1:0]              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

rs2 format:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         iter             â”‚    wr_spaddr                       â”‚
â”‚       (10 bits)          â”‚  (spAddrLen bits)                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ [spAddrLen+9:spAddrLen]  â”‚  [spAddrLen-1:0]                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Supported Operations**:
- Matrix multiplication (various formats: INT8, FP16, FP32, BBFP)
- Transpose operations
- Im2col transformation
- ReLU activation
- Vector operations

### 2.3 Ball Protocol

The Ball protocol defines a unified interface for all computation units in BuckyBall. All Ball devices share common base properties:

**Command Interface**:
```scala
class BallCmd extends Bundle {
  val bid      = UInt(4.W)      // Ball device ID
  val iter     = UInt(10.W)     // Iteration count
  val special  = UInt(40.W)     // Device-specific parameters
}
```

**Common Properties**:
- Unified command/response interface
- ROB ID tracking for out-of-order completion
- Standardized SRAM read/write interfaces
- Configurable iteration support

### 2.4 Memory Hierarchy

![image](./img/dma1.png)
![image](./img/dma2.png)

**Architecture**:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Main Memory â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚ (DMA + TLB)
â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      Memory Controller                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Scratchpad      â”‚   Accumulator     â”‚
â”‚   (4 banks)       â”‚   (8 banks)       â”‚
â”‚   256KB total     â”‚   64KB total      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚                   â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚  Ball Devices   â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Design Constraints**:
1. All EX instructions' op1 and op2 cannot access the same bank simultaneously
2. All instructions accessing scratchpad must not exceed bank boundaries
3. All banks are single-ported (simultaneous read/write supported, but not to same address)
4. Current bank division: scratchpad has 4 banks (64KBÃ—4), accumulator has 8 banks (8KBÃ—8)
5. Accumulator banks are elastic - CPU can access accumulator banks when needed

### 2.5 Instruction Pipeline

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ RoCC Interface  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Global Decoder   â”‚  â† Decode instruction type (Ball/Mem/Fence)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Global RS      â”‚  â† Unified reservation station with ROB
â”‚   (with ROB)     â”‚     - Tracks instruction state
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜     - Supports out-of-order completion
     â”‚       â”‚
     â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Ball Domainâ”‚     â”‚  Mem Domain    â”‚
â”‚           â”‚     â”‚                â”‚
â”‚ Decoder   â”‚     â”‚   Decoder      â”‚
â”‚    â†“      â”‚     â”‚      â†“         â”‚
â”‚Local FIFO â”‚     â”‚ Local FIFO     â”‚
â”‚    â†“      â”‚     â”‚      â†“         â”‚
â”‚Ball Devicesâ”‚    â”‚MemLoader/Storerâ”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Pipeline Stages**:
1. **Global Decoder**: Classify instruction type (Ball/Memory/Fence)
2. **Global RS**: Allocate ROB entry and issue to appropriate domain
3. **Domain Decoder**: Decode domain-specific instruction details
4. **Local RS/FIFO**: Buffer and issue to execution units when ready
5. **Execution**: Perform computation or memory operation
6. **Completion**: Report to Global RS for ROB commit

### 2.6 Configuration Parameters

**Default Configuration** (defined in `BaseConfig`):
- **Vector Lane**: 16 elements per vector operation
- **ROB Entries**: 16 (supports up to 16 in-flight instructions)
- **Scratchpad**: 256KB (4 banks Ã— 64KB)
- **Accumulator**: 64KB (8 banks Ã— 8KB)
- **DMA Bus Width**: 128 bits
- **Address Lengths**:
  - spAddrLen: 15 bits (supports SPAD + ACC indexing)
  - memAddrLen: 32 bits (4GB address space)


- Scala 2.13+
- Mill build tool
- Verilator (for simulation)





### Directory Structure

```
arch/
â”œâ”€â”€ src/main/scala/
â”‚   â”œâ”€â”€ examples/          # Example configurations and systems
â”‚   â”‚   â””â”€â”€ toy/          # Toy example system
â”‚   â”œâ”€â”€ framework/        # Core framework
â”‚   â”‚   â”œâ”€â”€ builtin/     # Built-in components
â”‚   â”‚   â”‚   â”œâ”€â”€ frontend/  # Global decoder, RS, ROB
â”‚   â”‚   â”‚   â””â”€â”€ memdomain/ # Memory domain components
â”‚   â”‚   â””â”€â”€ blink/       # Ball protocol definitions
â”‚   â””â”€â”€ prototype/       # Prototype Ball devices
â”‚       â”œâ”€â”€ matrix/      # Matrix computation Balls
â”‚       â”œâ”€â”€ vector/      # Vector computation Balls
â”‚       â”œâ”€â”€ transpose/   # Transpose Ball
â”‚       â”œâ”€â”€ im2col/      # Im2col Ball
â”‚       â””â”€â”€ relu/        # ReLU Ball
â””â”€â”€ sims/               # Simulation environments
    â”œâ”€â”€ verilator/      # Verilator simulation
    â””â”€â”€ firesim/        # FireSim FPGA simulation
```

## 4. Documentation

- [Framework Overview](src/main/scala/framework/README.md) - Core framework architecture
- [Examples](src/main/scala/examples/README.md) - Example configurations
- [Prototype Balls](src/main/scala/prototype/README.md) - Ball device implementations
- [Memory Domain](src/main/scala/framework/builtin/memdomain/README.md) - Memory subsystem
- [Simulation Guide](src/main/scala/sims/README.md) - Simulation setup

## 5. Contributing

We welcome contributions! Please see our contributing guidelines and feel free to submit issues and pull requests.

## 6. License

