// Seed: 846376092
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input wor id_5,
    inout uwire id_6
);
  wire id_8;
  logic [-1 : -1 'b0] id_9 = 1;
  initial begin : LABEL_0
    id_9 <= id_9;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_7 = 32'd15
) (
    input tri id_0,
    input supply0 id_1,
    input wor _id_2,
    output wire id_3,
    input tri id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri _id_7,
    output tri1 id_8,
    inout supply0 id_9
);
  logic [-1 'b0 : id_2] id_11[1 : id_7];
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_9,
      id_3,
      id_5,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
