"c:\My_Designs\2_polyphase_clock_sync\polyphase_clock_sync\polyphase_clock_sync\src\TestBench\polyphase_clock_sync_TB.vhd" VHDL polyphase_clock_sync 1 0 0 -02 -08
. . 0 0 0