// Seed: 1381304557
module module_0 (
    input uwire id_0
);
  assign module_2.id_4 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input tri0 id_9
);
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    input wire void id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wor id_10,
    output wand id_11,
    input tri0 id_12,
    input wire id_13,
    inout wor id_14,
    output wor id_15,
    input supply0 id_16
);
  always id_11 = 1 & 1'b0;
  wire id_18;
  assign id_1  = id_0 == id_7;
  assign id_15 = 1'b0;
  module_0 modCall_1 (id_4);
  wire id_19;
endmodule
