{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637810240127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637810240127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 21:17:20 2021 " "Processing started: Wed Nov 24 21:17:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637810240127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637810240127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto-procesador -c proyecto-procesador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto-procesador -c proyecto-procesador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637810240127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637810240545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637810240545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_logic " "Found entity 1: pc_logic" {  } { { "pc_logic.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/pc_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluflags_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluflags_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluFlags_register " "Found entity 1: aluFlags_register" {  } { { "aluFlags_register.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/aluFlags_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condition_check " "Found entity 1: condition_check" {  } { { "condition_check.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/condition_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cond_ex COND_EX conditional_logic.sv(17) " "Verilog HDL Declaration information at conditional_logic.sv(17): object \"cond_ex\" differs only in case from object \"COND_EX\" in the same scope" {  } { { "conditional_logic.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1637810246707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional_logic " "Found entity 1: conditional_logic" {  } { { "conditional_logic.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_unit " "Found entity 1: decoder_unit" {  } { { "decoder_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "individual_test_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file individual_test_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 individual_test_tb " "Found entity 1: individual_test_tb" {  } { { "individual_test_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/individual_test_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bits " "Found entity 1: mux_4bits" {  } { { "mux_4bits.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_32bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32bits " "Found entity 1: mux_32bits" {  } { { "mux_32bits.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_32bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/and_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/xor_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "revsub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file revsub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 revsub_op " "Found entity 1: revsub_op" {  } { { "revsub_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/revsub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "sub_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/sub_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_op " "Found entity 1: compare_op" {  } { { "compare_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/compare_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compneg_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file compneg_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compneg_op " "Found entity 1: compneg_op" {  } { { "compneg_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/compneg_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_op " "Found entity 1: sll_op" {  } { { "sll_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/sll_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_op " "Found entity 1: srl_op" {  } { { "srl_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/srl_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "or_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/or_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clear_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file clear_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clear_op " "Found entity 1: clear_op" {  } { { "clear_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/clear_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "not_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/not_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file move_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 move_op " "Found entity 1: move_op" {  } { { "move_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/move_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "add_op.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/add_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_4 PC_4 cpu.sv(25) " "Verilog HDL Declaration information at cpu.sv(25): object \"pc_4\" differs only in case from object \"PC_4\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1637810246740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_8 PC_8 cpu.sv(26) " "Verilog HDL Declaration information at cpu.sv(26): object \"pc_8\" differs only in case from object \"PC_8\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1637810246740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16bits " "Found entity 1: mux_16bits" {  } { { "mux_16bits.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/mux_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_tb " "Found entity 1: extend_tb" {  } { { "extend_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/rom_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch decoder_unit.sv(20) " "Verilog HDL Implicit Net warning at decoder_unit.sv(20): created implicit net for \"branch\"" {  } { { "decoder_unit.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1637810246752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tb " "Elaborating entity \"top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637810246809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:TOP " "Elaborating entity \"top\" for hierarchy \"top:TOP\"" {  } { { "top_tb.sv" "TOP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top_tb.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu top:TOP\|cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"top:TOP\|cpu:CPU\"" {  } { { "top.sv" "CPU" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc top:TOP\|cpu:CPU\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"top:TOP\|cpu:CPU\|pc:PC\"" {  } { { "cpu.sv" "PC" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:TOP\|cpu:CPU\|adder:PC_4 " "Elaborating entity \"adder\" for hierarchy \"top:TOP\|cpu:CPU\|adder:PC_4\"" {  } { { "cpu.sv" "PC_4" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit top:TOP\|cpu:CPU\|control_unit:CTRL_UNT " "Elaborating entity \"control_unit\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\"" {  } { { "cpu.sv" "CTRL_UNT" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_unit top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT " "Elaborating entity \"decoder_unit\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\"" {  } { { "control_unit.sv" "DECO_UNIT" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\|main_decoder:MAIN_DECO " "Elaborating entity \"main_decoder\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\|main_decoder:MAIN_DECO\"" {  } { { "decoder_unit.sv" "MAIN_DECO" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\|alu_decoder:ALU_DECO " "Elaborating entity \"alu_decoder\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\|alu_decoder:ALU_DECO\"" {  } { { "decoder_unit.sv" "ALU_DECO" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246827 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_flag alu_decoder.sv(16) " "Verilog HDL Always Construct warning at alu_decoder.sv(16): inferring latch(es) for variable \"temp_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1637810246827 "|cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flag\[0\] alu_decoder.sv(24) " "Inferred latch for \"temp_flag\[0\]\" at alu_decoder.sv(24)" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637810246827 "|cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_flag\[1\] alu_decoder.sv(24) " "Inferred latch for \"temp_flag\[1\]\" at alu_decoder.sv(24)" {  } { { "alu_decoder.sv" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu_decoder.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1637810246827 "|cpu|control_unit:CTRL_UNT|decoder_unit:DECO_UNIT|alu_decoder:ALU_DECO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_logic top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\|pc_logic:PC_LOGIC " "Elaborating entity \"pc_logic\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|decoder_unit:DECO_UNIT\|pc_logic:PC_LOGIC\"" {  } { { "decoder_unit.sv" "PC_LOGIC" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/decoder_unit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional_logic top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|conditional_logic:COND_LOGIC " "Elaborating entity \"conditional_logic\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|conditional_logic:COND_LOGIC\"" {  } { { "control_unit.sv" "COND_LOGIC" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/control_unit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluFlags_register top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|conditional_logic:COND_LOGIC\|aluFlags_register:FLAGS " "Elaborating entity \"aluFlags_register\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|conditional_logic:COND_LOGIC\|aluFlags_register:FLAGS\"" {  } { { "conditional_logic.sv" "FLAGS" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_check top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|conditional_logic:COND_LOGIC\|condition_check:COND_EX " "Elaborating entity \"condition_check\" for hierarchy \"top:TOP\|cpu:CPU\|control_unit:CTRL_UNT\|conditional_logic:COND_LOGIC\|condition_check:COND_EX\"" {  } { { "conditional_logic.sv" "COND_EX" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/conditional_logic.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bits top:TOP\|cpu:CPU\|mux_16bits:MUX_0 " "Elaborating entity \"mux_16bits\" for hierarchy \"top:TOP\|cpu:CPU\|mux_16bits:MUX_0\"" {  } { { "cpu.sv" "MUX_0" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bits top:TOP\|cpu:CPU\|mux_4bits:MUX_1 " "Elaborating entity \"mux_4bits\" for hierarchy \"top:TOP\|cpu:CPU\|mux_4bits:MUX_1\"" {  } { { "cpu.sv" "MUX_1" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file top:TOP\|cpu:CPU\|register_file:REG_FILE " "Elaborating entity \"register_file\" for hierarchy \"top:TOP\|cpu:CPU\|register_file:REG_FILE\"" {  } { { "cpu.sv" "REG_FILE" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:TOP\|cpu:CPU\|extend:EXTND " "Elaborating entity \"extend\" for hierarchy \"top:TOP\|cpu:CPU\|extend:EXTND\"" {  } { { "cpu.sv" "EXTND" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32bits top:TOP\|cpu:CPU\|mux_32bits:MUX_3 " "Elaborating entity \"mux_32bits\" for hierarchy \"top:TOP\|cpu:CPU\|mux_32bits:MUX_3\"" {  } { { "cpu.sv" "MUX_3" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:TOP\|cpu:CPU\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\"" {  } { { "cpu.sv" "ALU" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op top:TOP\|cpu:CPU\|alu:ALU\|and_op:AND_OP " "Elaborating entity \"and_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|and_op:AND_OP\"" {  } { { "alu.sv" "AND_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_op top:TOP\|cpu:CPU\|alu:ALU\|xor_op:XOR_OP " "Elaborating entity \"xor_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|xor_op:XOR_OP\"" {  } { { "alu.sv" "XOR_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op top:TOP\|cpu:CPU\|alu:ALU\|sub_op:SUB_OP " "Elaborating entity \"sub_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|sub_op:SUB_OP\"" {  } { { "alu.sv" "SUB_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "revsub_op top:TOP\|cpu:CPU\|alu:ALU\|revsub_op:REVSUB_OP " "Elaborating entity \"revsub_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|revsub_op:REVSUB_OP\"" {  } { { "alu.sv" "REVSUB_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_op top:TOP\|cpu:CPU\|alu:ALU\|add_op:ADD_OP " "Elaborating entity \"add_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|add_op:ADD_OP\"" {  } { { "alu.sv" "ADD_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_op top:TOP\|cpu:CPU\|alu:ALU\|compare_op:COMP_OP " "Elaborating entity \"compare_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|compare_op:COMP_OP\"" {  } { { "alu.sv" "COMP_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compneg_op top:TOP\|cpu:CPU\|alu:ALU\|compneg_op:COMPNEG_OP " "Elaborating entity \"compneg_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|compneg_op:COMPNEG_OP\"" {  } { { "alu.sv" "COMPNEG_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_op top:TOP\|cpu:CPU\|alu:ALU\|or_op:OR_OP " "Elaborating entity \"or_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|or_op:OR_OP\"" {  } { { "alu.sv" "OR_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_op top:TOP\|cpu:CPU\|alu:ALU\|move_op:MOVE_OP " "Elaborating entity \"move_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|move_op:MOVE_OP\"" {  } { { "alu.sv" "MOVE_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_op top:TOP\|cpu:CPU\|alu:ALU\|sll_op:SLL_OP " "Elaborating entity \"sll_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|sll_op:SLL_OP\"" {  } { { "alu.sv" "SLL_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_op top:TOP\|cpu:CPU\|alu:ALU\|srl_op:SRL_OP " "Elaborating entity \"srl_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|srl_op:SRL_OP\"" {  } { { "alu.sv" "SRL_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear_op top:TOP\|cpu:CPU\|alu:ALU\|clear_op:CLEAR_OP " "Elaborating entity \"clear_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|clear_op:CLEAR_OP\"" {  } { { "alu.sv" "CLEAR_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_op top:TOP\|cpu:CPU\|alu:ALU\|not_op:NOT_OP " "Elaborating entity \"not_op\" for hierarchy \"top:TOP\|cpu:CPU\|alu:ALU\|not_op:NOT_OP\"" {  } { { "alu.sv" "NOT_OP" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory top:TOP\|instruction_memory:ROM " "Elaborating entity \"instruction_memory\" for hierarchy \"top:TOP\|instruction_memory:ROM\"" {  } { { "top.sv" "ROM" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/instruction_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/instruction_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_data.mif " "Parameter \"init_file\" = \"rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246897 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/instruction_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1637810246897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khg1 " "Found entity 1: altsyncram_khg1" {  } { { "db/altsyncram_khg1.tdf" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/altsyncram_khg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810246968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810246968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_khg1 top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_khg1:auto_generated " "Elaborating entity \"altsyncram_khg1\" for hierarchy \"top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_khg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810246969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810247661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810247661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_khg1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_khg1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_khg1.tdf" "rden_decode" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/altsyncram_khg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810247700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810247700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_khg1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"top:TOP\|instruction_memory:ROM\|altsyncram:altsyncram_component\|altsyncram_khg1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_khg1.tdf" "mux2" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/altsyncram_khg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory top:TOP\|data_memory:RAM " "Elaborating entity \"data_memory\" for hierarchy \"top:TOP\|data_memory:RAM\"" {  } { { "top.sv" "RAM" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247718 ""}  } { { "data_memory.v" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1637810247718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9oo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9oo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9oo1 " "Found entity 1: altsyncram_9oo1" {  } { { "db/altsyncram_9oo1.tdf" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/altsyncram_9oo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810247763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810247763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9oo1 top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_9oo1:auto_generated " "Elaborating entity \"altsyncram_9oo1\" for hierarchy \"top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_9oo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810247801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810247801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_9oo1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_9oo1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_9oo1.tdf" "decode3" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/altsyncram_9oo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637810247839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637810247839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_9oo1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"top:TOP\|data_memory:RAM\|altsyncram:altsyncram_component\|altsyncram_9oo1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_9oo1.tdf" "mux2" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/db/altsyncram_9oo1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637810247839 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[31\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[31\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[30\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[30\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[29\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[29\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[28\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[28\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[27\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[27\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[26\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[26\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[25\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[25\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[24\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[24\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[23\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[23\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[22\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[22\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[21\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[21\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[20\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[20\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[19\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[19\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[18\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[18\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[17\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[17\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_4\[16\] " "Net \"top:TOP\|cpu:CPU\|pc_4\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_4\[16\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[31\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[31\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[31\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[30\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[30\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[30\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[29\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[29\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[29\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[28\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[28\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[28\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[27\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[27\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[27\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[26\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[26\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[26\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[25\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[25\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[25\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[24\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[24\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[24\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[23\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[23\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[23\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[22\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[22\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[22\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[21\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[21\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[21\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[20\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[20\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[20\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[19\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[19\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[19\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[18\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[18\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[18\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[17\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[17\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[17\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|cpu:CPU\|pc_8\[16\] " "Net \"top:TOP\|cpu:CPU\|pc_8\[16\]\" is missing source, defaulting to GND" {  } { { "cpu.sv" "pc_8\[16\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/cpu.sv" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247933 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[31\] " "Net \"top:TOP\|mem_data\[31\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[31\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[30\] " "Net \"top:TOP\|mem_data\[30\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[30\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[29\] " "Net \"top:TOP\|mem_data\[29\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[29\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[28\] " "Net \"top:TOP\|mem_data\[28\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[28\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[27\] " "Net \"top:TOP\|mem_data\[27\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[27\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[26\] " "Net \"top:TOP\|mem_data\[26\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[26\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[25\] " "Net \"top:TOP\|mem_data\[25\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[25\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[24\] " "Net \"top:TOP\|mem_data\[24\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[24\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[23\] " "Net \"top:TOP\|mem_data\[23\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[23\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[22\] " "Net \"top:TOP\|mem_data\[22\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[22\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[21\] " "Net \"top:TOP\|mem_data\[21\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[21\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[20\] " "Net \"top:TOP\|mem_data\[20\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[20\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[19\] " "Net \"top:TOP\|mem_data\[19\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[19\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[18\] " "Net \"top:TOP\|mem_data\[18\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[18\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[17\] " "Net \"top:TOP\|mem_data\[17\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[17\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[16\] " "Net \"top:TOP\|mem_data\[16\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[16\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[15\] " "Net \"top:TOP\|mem_data\[15\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[15\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[14\] " "Net \"top:TOP\|mem_data\[14\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[14\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[13\] " "Net \"top:TOP\|mem_data\[13\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[13\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[12\] " "Net \"top:TOP\|mem_data\[12\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[12\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[11\] " "Net \"top:TOP\|mem_data\[11\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[11\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[10\] " "Net \"top:TOP\|mem_data\[10\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[10\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[9\] " "Net \"top:TOP\|mem_data\[9\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[9\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:TOP\|mem_data\[8\] " "Net \"top:TOP\|mem_data\[8\]\" is missing source, defaulting to GND" {  } { { "top.sv" "mem_data\[8\]" { Text "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/top.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637810247934 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1637810248016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg " "Generated suppressed messages file C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Proyecto-Procesador/poyecto-procesador/output_files/proyecto-procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1637810248064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637810248080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 21:17:28 2021 " "Processing ended: Wed Nov 24 21:17:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637810248080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637810248080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637810248080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637810248080 ""}
