INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/oversampling_8x/oversampling_8x.srcs/sources_1/new/oversampling_8x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oversampling_8x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/oversampling_8x/oversampling_8x.srcs/sim_1/new/oversampling_8x_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oversampling_8x_tb
