# ğŸ‘‹ Hi, I'm Mounika

ğŸ“ Iâ€™m a 2nd-year B.Tech ECE student with a growing passion for **VLSI Design**, focusing on **RTL Design**, **Functional Verification**, and **Digital Logic Implementation**.

ğŸ’¡ Currently building strong proficiency in **Verilog/SystemVerilog**, RTL coding, and the **ASIC Frontend Design Flow** through coursework (HCL Tech VLSI) and hands-on personal projects.

---

## ğŸ› ï¸ Skills

### ğŸ’» RTL Design & Digital Logic

- Learning to design **combinational and sequential logic** blocks in Verilog (MUX, ALU, FSMs, counters)
- Learning to develop **testbenches** and simulate designs using `EDA Playground`, `ModelSim`, and `GTKWave`
- Understanding of **ASIC frontend flow**: RTL â†’ Simulation â†’ Synthesis

### ğŸ§ª Verification & Debugging

- Learning `SystemVerilog` for writing structured testbenches  
- Gaining experience in **functional simulation**, **waveform analysis**, and **bug tracing**

### âš™ï¸ Tools & Technologies

- `Verilog`, `SystemVerilog`  
- `EDA Playground`, `ModelSim`, `GTKWave`  
- `Linux`, `Git`, basic scripting in `Python`

---

## ğŸŒ± Currently Learning

- RTL to Synthesis â†’ Gate-level Simulation flow  
- **Setup/Hold time**, clock domain crossing, metastability  
- Advanced `SystemVerilog` for better testbench design  
- Mini-projects: ALU, FIFO, and FSM-based controllers  
- Basics of UVM (for future verification roles)

---

## ğŸ’» Coding Practice

- ğŸ§  **LeetCode**: Solving DSA problems regularly to improve logic & debugging skills  
- âœ… **HackerRank**: 5â­ in Problem Solving, active in 30 Days of Code  
- ğŸ” Exploring interview-style challenges in C++ and Python
![LeetCode Stats](https://leetcard.jacoblin.cool/<mounika_imadabathuni>?ext=heatmap)

---

## ğŸ“š Academic Foundation

- Digital Logic Design: Combinational & Sequential circuits  
- CMOS Fundamentals: Logic gate implementation & delay  
- Computer Architecture: Datapath design, control logic, memory systems

---

## ğŸ¯ Career Goal

To become a skilled **Frontend VLSI Engineer** with expertise in **RTL Design**, **Functional Verification**, and **Digital ASIC Design**, contributing to innovative and efficient chip development in the semiconductor industry.

---

## ğŸ“« Contact

- ğŸ“§ Email: imadabathunim@gmail.com  
- ğŸ’¼ LinkedIn: [Mounika Imadabathuni](https://www.linkedin.com/in/mounika-imadabathuni-12070228a)

---

_Always learning. Always building._ âš¡
