{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "1be7c632",
   "metadata": {},
   "outputs": [],
   "source": [
    "import subprocess\n",
    "import numpy as np"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "c767f4b8",
   "metadata": {},
   "outputs": [],
   "source": [
    "def run_vivado_tcl(tcl_file_path, vivado_path=\"vivado\"):\n",
    "\n",
    "    \"\"\"\n",
    "    Executes a Vivado .tcl file for synthesis.\n",
    "\n",
    "    tcl_file_path: Path to the .tcl file to be executed.\n",
    "    vivado_path: Path to the Vivado executable (default assumes it's in PATH).\n",
    "    \"\"\"\n",
    "\n",
    "    # User should specify Vivado installation path\n",
    "    vivado_path = '/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/bin/vivado'\n",
    "\n",
    "    try:\n",
    "        # Command to execute Vivado in batch mode\n",
    "        command = [vivado_path, \"-mode\", \"batch\", \"-source\", tcl_file_path]\n",
    "\n",
    "        # Run the command and capture output\n",
    "        result = subprocess.run(\n",
    "            command, \n",
    "            stdout=subprocess.PIPE, \n",
    "            stderr=subprocess.PIPE,     \n",
    "            text=True\n",
    "        )\n",
    "\n",
    "        # Check if the command was successful\n",
    "        if result.returncode == 0:\n",
    "            print(\"Vivado .tcl script executed successfully!\")\n",
    "            print(\"Output:\\n\", result.stdout)\n",
    "        else:\n",
    "            print(\"Error during Vivado execution.\")\n",
    "            print(\"Error message:\\n\", result.stderr)\n",
    "\n",
    "    except FileNotFoundError:\n",
    "        print(f\"Error: Vivado executable not found at '{vivado_path}'.\")\n",
    "    except Exception as e:\n",
    "        print(f\"Unexpected error: {e}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "398b05d0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Vivado .tcl script executed successfully!\n",
      "Output:\n",
      " \n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source tcl/ML_4eg_21_kaledgeLite.tcl\n",
      "# namespace eval _tcl {\n",
      "# proc get_script_folder {} {\n",
      "#    set script_path [file normalize [info script]]\n",
      "#    set script_folder [file dirname $script_path]\n",
      "#    return $script_folder\n",
      "# }\n",
      "# }\n",
      "# variable script_folder\n",
      "# set script_folder [_tcl::get_script_folder]\n",
      "# set scripts_vivado_version 2022.2\n",
      "# set current_vivado_version [version -short]\n",
      "# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {\n",
      "#    puts \"\"\n",
      "#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity \"ERROR\" \"This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \\\"Tools => Report => Report IP Status...\\\", then run write_bd_tcl to create an updated script.\"}\n",
      "# \n",
      "#    return 1\n",
      "# }\n",
      "# set list_projs [get_projects -quiet]\n",
      "# if { $list_projs eq \"\" } {\n",
      "#    create_project project_1 myproj -part xczu4eg-sfvc784-2-e\n",
      "#    set_property BOARD_PART ictp.it:hyperfpga_4ge21:part0:1.0 [current_project]\n",
      "# }\n",
      "create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.969 ; gain = 0.023 ; free physical = 32146 ; free virtual = 53822\n",
      "# variable design_name\n",
      "# set design_name ML_4eg_21\n",
      "# set errMsg \"\"\n",
      "# set nRet 0\n",
      "# set cur_design [current_bd_design -quiet]\n",
      "# set list_cells [get_bd_cells -quiet]\n",
      "# if { ${design_name} eq \"\" } {\n",
      "#    # USE CASES:\n",
      "#    #    1) Design_name not set\n",
      "# \n",
      "#    set errMsg \"Please set the variable <design_name> to a non-empty value.\"\n",
      "#    set nRet 1\n",
      "# \n",
      "# } elseif { ${cur_design} ne \"\" && ${list_cells} eq \"\" } {\n",
      "#    # USE CASES:\n",
      "#    #    2): Current design opened AND is empty AND names same.\n",
      "#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.\n",
      "#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.\n",
      "# \n",
      "#    if { $cur_design ne $design_name } {\n",
      "#       common::send_gid_msg -ssname BD::TCL -id 1 -severity \"INFO\" \"Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty.\"\n",
      "#       set design_name [get_property NAME $cur_design]\n",
      "#    }\n",
      "#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity \"INFO\" \"Constructing design in IPI design <$cur_design>...\"\n",
      "# \n",
      "# } elseif { ${cur_design} ne \"\" && $list_cells ne \"\" && $cur_design eq $design_name } {\n",
      "#    # USE CASES:\n",
      "#    #    5) Current design opened AND has components AND same names.\n",
      "# \n",
      "#    set errMsg \"Design <$design_name> already exists in your project, please set the variable <design_name> to another value.\"\n",
      "#    set nRet 1\n",
      "# } elseif { [get_files -quiet ${design_name}.bd] ne \"\" } {\n",
      "#    # USE CASES: \n",
      "#    #    6) Current opened design, has components, but diff names, design_name exists in project.\n",
      "#    #    7) No opened design, design_name exists in project.\n",
      "# \n",
      "#    set errMsg \"Design <$design_name> already exists in your project, please set the variable <design_name> to another value.\"\n",
      "#    set nRet 2\n",
      "# \n",
      "# } else {\n",
      "#    # USE CASES:\n",
      "#    #    8) No opened design, design_name not in project.\n",
      "#    #    9) Current opened design, has components, but diff names, design_name not in project.\n",
      "# \n",
      "#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity \"INFO\" \"Currently there is no design <$design_name> in project, so creating one...\"\n",
      "# \n",
      "#    create_bd_design $design_name\n",
      "# \n",
      "#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity \"INFO\" \"Making design <$design_name> as current_bd_design.\"\n",
      "#    current_bd_design $design_name\n",
      "# \n",
      "# }\n",
      "INFO: [BD::TCL 103-2003] Currently there is no design <ML_4eg_21> in project, so creating one...\n",
      "Wrote  : </home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.srcs/sources_1/bd/ML_4eg_21/ML_4eg_21.bd> \n",
      "INFO: [BD::TCL 103-2004] Making design <ML_4eg_21> as current_bd_design.\n",
      "# common::send_gid_msg -ssname BD::TCL -id 2005 -severity \"INFO\" \"Currently the variable <design_name> is equal to \\\"$design_name\\\".\"\n",
      "INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to \"ML_4eg_21\".\n",
      "# if { $nRet != 0 } {\n",
      "#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity \"ERROR\" $errMsg}\n",
      "#    return $nRet\n",
      "# }\n",
      "# set bCheckIPsPassed 1\n",
      "# set_property ip_repo_paths /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/ip [current_project]\n",
      "# update_ip_catalog\t\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/ip'.\n",
      "# set bCheckIPs 1\n",
      "# if { $bCheckIPs == 1 } {\n",
      "#    set list_check_ips \"\\ \n",
      "# www.ictp.it:user:comblock:2.0\\\n",
      "# xilinx.com:hls:myproject_bincls_axilite:1.0\\\n",
      "# xilinx.com:ip:proc_sys_reset:5.0\\\n",
      "# xilinx.com:ip:xlconstant:1.1\\\n",
      "# xilinx.com:ip:zynq_ultra_ps_e:3.4\\\n",
      "# \"\n",
      "# \n",
      "#    set list_ips_missing \"\"\n",
      "#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity \"INFO\" \"Checking if the following IPs exist in the project's IP catalog: $list_check_ips .\"\n",
      "# \n",
      "#    foreach ip_vlnv $list_check_ips {\n",
      "#       set ip_obj [get_ipdefs -all $ip_vlnv]\n",
      "#       if { $ip_obj eq \"\" } {\n",
      "#          lappend list_ips_missing $ip_vlnv\n",
      "#       }\n",
      "#    }\n",
      "# \n",
      "#    if { $list_ips_missing ne \"\" } {\n",
      "#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity \"ERROR\" \"The following IPs are not found in the IP Catalog:\\n  $list_ips_missing\\n\\nResolution: Please add the repository containing the IP(s) to the project.\" }\n",
      "#       set bCheckIPsPassed 0\n",
      "#    }\n",
      "# \n",
      "# }\n",
      "INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  \n",
      "www.ictp.it:user:comblock:2.0 xilinx.com:hls:myproject_bincls_axilite:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:zynq_ultra_ps_e:3.4  .\n",
      "# if { $bCheckIPsPassed != 1 } {\n",
      "#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity \"WARNING\" \"Will not continue with creation of design due to the error(s) above.\"\n",
      "#   return 3\n",
      "# }\n",
      "# proc create_root_design { parentCell } {\n",
      "# \n",
      "#   variable script_folder\n",
      "#   variable design_name\n",
      "# \n",
      "#   if { $parentCell eq \"\" } {\n",
      "#      set parentCell [get_bd_cells /]\n",
      "#   }\n",
      "# \n",
      "#   # Get object for parentCell\n",
      "#   set parentObj [get_bd_cells $parentCell]\n",
      "#   if { $parentObj == \"\" } {\n",
      "#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity \"ERROR\" \"Unable to find parent cell <$parentCell>!\"}\n",
      "#      return\n",
      "#   }\n",
      "# \n",
      "#   # Make sure parentObj is hier blk\n",
      "#   set parentType [get_property TYPE $parentObj]\n",
      "#   if { $parentType ne \"hier\" } {\n",
      "#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity \"ERROR\" \"Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>.\"}\n",
      "#      return\n",
      "#   }\n",
      "# \n",
      "#   # Save current instance; Restore later\n",
      "#   set oldCurInst [current_bd_instance .]\n",
      "# \n",
      "#   # Set parent object as current\n",
      "#   current_bd_instance $parentObj\n",
      "# \n",
      "# \n",
      "#   # Create interface ports\n",
      "# \n",
      "#   # Create ports\n",
      "# \n",
      "#   # Create instance: comblock_0, and set properties\n",
      "#   set comblock_0 [ create_bd_cell -type ip -vlnv www.ictp.it:user:comblock:2.0 comblock_0 ]\n",
      "#   set_property -dict [list \\\n",
      "#     CONFIG.DRAM_IO_ENA {false} \\\n",
      "#     CONFIG.FIFO_OUT_DWIDTH {32} \\\n",
      "#     CONFIG.FIFO_OUT_ENA {true} \\\n",
      "#   ] $comblock_0\n",
      "# \n",
      "# \n",
      "#   # Create instance: myproject_bincls_axi_0, and set properties\n",
      "#   set myproject_bincls_axi_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_bincls_axilite:1.0 myproject_bincls_axi_0 ]\n",
      "# \n",
      "#   # Create instance: ps8_0_axi_periph, and set properties\n",
      "#   set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]\n",
      "#   set_property CONFIG.NUM_MI {1} $ps8_0_axi_periph\n",
      "# \n",
      "# \n",
      "#   # Create instance: rst_ps8_0_299M, and set properties\n",
      "#   set rst_ps8_0_299M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_299M ]\n",
      "# \n",
      "#   # Create instance: xlconstant_0, and set properties\n",
      "#   set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]\n",
      "#   set_property CONFIG.CONST_VAL {0} $xlconstant_0\n",
      "# \n",
      "# \n",
      "#   # Create instance: zynq_ultra_ps_e_0, and set properties\n",
      "#   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.4 zynq_ultra_ps_e_0 ]\n",
      "#   set_property -dict [list \\\n",
      "#     CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \\\n",
      "#     CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \\\n",
      "#     CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \\\n",
      "#     CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \\\n",
      "#     CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \\\n",
      "#     CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \\\n",
      "#     CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \\\n",
      "#     CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_0_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_10_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_10_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_11_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_11_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_12_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_13_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_13_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_13_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_14_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_14_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_14_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_15_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_15_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_15_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_16_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_16_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_16_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_17_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_17_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_17_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_18_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_18_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_18_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_19_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_19_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_1_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_1_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_20_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_20_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_21_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_21_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_21_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_22_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_22_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_22_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_23_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_23_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_23_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_24_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_24_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_25_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_25_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_25_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_26_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_26_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_26_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_27_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_27_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_28_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_28_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_28_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_29_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_29_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_2_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_2_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_30_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_30_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_30_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_31_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_31_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_31_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_32_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_32_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_33_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_33_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_34_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_34_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_35_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_35_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_36_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_36_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_38_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_38_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_39_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_39_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_3_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_3_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_40_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_40_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_40_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_41_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_41_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_41_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_42_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_43_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_44_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_44_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_44_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_45_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_46_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_46_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_47_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_47_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_48_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_48_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_49_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_49_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_4_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_4_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_50_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_50_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_51_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_52_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_53_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_54_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_54_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_54_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_55_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_55_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_55_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_56_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_56_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_56_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_57_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_57_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_57_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_58_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_58_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_59_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_59_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_59_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_5_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_60_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_60_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_60_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_61_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_61_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_61_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_62_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_62_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_62_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_63_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_63_POLARITY {Default} \\\n",
      "#     CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_63_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_64_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_65_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_66_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_67_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_68_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_69_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_6_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_70_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_71_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_72_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_73_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_74_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_75_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_76_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_77_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_77_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_7_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_8_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_8_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \\\n",
      "#     CONFIG.PSU_MIO_9_INPUT_TYPE {cmos} \\\n",
      "#     CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \\\n",
      "#     CONFIG.PSU_MIO_9_SLEW {fast} \\\n",
      "#     CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad\\\n",
      "# SPI Flash#Quad SPI Flash#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1\\\n",
      "# MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PCIE#I2C 0#I2C 0#GPIO1 MIO#GPIO1 MIO#UART 0#UART 0#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#CAN 1#CAN 1#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2\\\n",
      "# MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#GPIO2 MIO#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \\\n",
      "#     CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpio1[31]#gpio1[32]#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#reset_n#scl_out#sda_out#gpio1[40]#gpio1[41]#rxd#txd#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#phy_tx#phy_rx#gpio2[54]#gpio2[55]#gpio2[56]#gpio2[57]#gpio2[58]#gpio2[59]#gpio2[60]#gpio2[61]#gpio2[62]#gpio2[63]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out}\\\n",
      "# \\\n",
      "#     CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {4} \\\n",
      "#     CONFIG.PSU__ACT_DDR_FREQ_MHZ {1199.999756} \\\n",
      "#     CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \\\n",
      "#     CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \\\n",
      "#     CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 52 .. 53} \\\n",
      "#     CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1316.666504} \\\n",
      "#     CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.999954} \\\n",
      "#     CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.999954} \\\n",
      "#     CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {599.999878} \\\n",
      "#     CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1200} \\\n",
      "#     CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.999878} \\\n",
      "#     CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {VPLL} \\\n",
      "#     CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {VPLL} \\\n",
      "#     CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {DPLL} \\\n",
      "#     CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.999878} \\\n",
      "#     CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {599.999878} \\\n",
      "#     CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {249.999954} \\\n",
      "#     CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \\\n",
      "#     CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {524.999939} \\\n",
      "#     CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {VPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.999908} \\\n",
      "#     CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999992} \\\n",
      "#     CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.999908} \\\n",
      "#     CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.999954} \\\n",
      "#     CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.999756} \\\n",
      "#     CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.999977} \\\n",
      "#     CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.999954} \\\n",
      "#     CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {266.666626} \\\n",
      "#     CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {RPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.999908} \\\n",
      "#     CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.499969} \\\n",
      "#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \\\n",
      "#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {299.999939} \\\n",
      "#     CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {199.999969} \\\n",
      "#     CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {RPLL} \\\n",
      "#     CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333328} \\\n",
      "#     CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \\\n",
      "#     CONFIG.PSU__DDRC__CL {17} \\\n",
      "#     CONFIG.PSU__DDRC__CWL {16} \\\n",
      "#     CONFIG.PSU__DDRC__DDR4_T_REF_MODE {1} \\\n",
      "#     CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \\\n",
      "#     CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \\\n",
      "#     CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \\\n",
      "#     CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2400P} \\\n",
      "#     CONFIG.PSU__DDRC__T_FAW {30.0} \\\n",
      "#     CONFIG.PSU__DDRC__T_RAS_MIN {32.0} \\\n",
      "#     CONFIG.PSU__DDRC__T_RC {50} \\\n",
      "#     CONFIG.PSU__DDRC__T_RCD {17} \\\n",
      "#     CONFIG.PSU__DDRC__T_RP {17} \\\n",
      "#     CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \\\n",
      "#     CONFIG.PSU__DDR__INTERFACE__FREQMHZ {600.000} \\\n",
      "#     CONFIG.PSU__DLL__ISUSED {1} \\\n",
      "#     CONFIG.PSU__ENET3__FIFO__ENABLE {0} \\\n",
      "#     CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \\\n",
      "#     CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \\\n",
      "#     CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \\\n",
      "#     CONFIG.PSU__ENET3__PTP__ENABLE {0} \\\n",
      "#     CONFIG.PSU__ENET3__TSU__ENABLE {0} \\\n",
      "#     CONFIG.PSU__FPDMASTERS_COHERENCY {0} \\\n",
      "#     CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__FPGA_PL0_ENABLE {1} \\\n",
      "#     CONFIG.PSU__GEM3_COHERENCY {0} \\\n",
      "#     CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \\\n",
      "#     CONFIG.PSU__GEM__TSU__ENABLE {0} \\\n",
      "#     CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \\\n",
      "#     CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \\\n",
      "#     CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \\\n",
      "#     CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \\\n",
      "#     CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \\\n",
      "#     CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 38 .. 39} \\\n",
      "#     CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} \\\n",
      "#     CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \\\n",
      "#     CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \\\n",
      "#     CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \\\n",
      "#     CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \\\n",
      "#     CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999985} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_64BIT {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_SCALE {Megabytes} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_SIZE {1} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_TYPE {Memory} \\\n",
      "#     CONFIG.PSU__PCIE__BAR0_VAL {0xfff00000} \\\n",
      "#     CONFIG.PSU__PCIE__BAR1_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR1_VAL {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR2_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR2_VAL {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR3_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR3_VAL {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR4_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR4_VAL {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR5_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__BAR5_VAL {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__BRIDGE_BAR_INDICATOR {BAR 0} \\\n",
      "#     CONFIG.PSU__PCIE__CLASS_CODE_BASE {0x05} \\\n",
      "#     CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__CLASS_CODE_SUB {0x04} \\\n",
      "#     CONFIG.PSU__PCIE__CLASS_CODE_VALUE {0x50400} \\\n",
      "#     CONFIG.PSU__PCIE__DEVICE_ID {0xD021} \\\n",
      "#     CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {Endpoint Device} \\\n",
      "#     CONFIG.PSU__PCIE__EROM_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__EROM_VAL {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__INTX_GENERATION {1} \\\n",
      "#     CONFIG.PSU__PCIE__INTX_PIN {INTA} \\\n",
      "#     CONFIG.PSU__PCIE__LANE0__ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__LANE0__IO {GT Lane0} \\\n",
      "#     CONFIG.PSU__PCIE__LANE1__ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__LANE1__IO {GT Lane1} \\\n",
      "#     CONFIG.PSU__PCIE__LANE2__ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__LANE2__IO {GT Lane2} \\\n",
      "#     CONFIG.PSU__PCIE__LANE3__ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__LANE3__IO {GT Lane3} \\\n",
      "#     CONFIG.PSU__PCIE__LINK_SPEED {5.0 Gb/s} \\\n",
      "#     CONFIG.PSU__PCIE__MAXIMUM_LINK_WIDTH {x4} \\\n",
      "#     CONFIG.PSU__PCIE__MAX_PAYLOAD_SIZE {256 bytes} \\\n",
      "#     CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {BAR 0} \\\n",
      "#     CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {BAR 0} \\\n",
      "#     CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \\\n",
      "#     CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_IO {MIO 37} \\\n",
      "#     CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \\\n",
      "#     CONFIG.PSU__PCIE__REF_CLK_FREQ {100} \\\n",
      "#     CONFIG.PSU__PCIE__REF_CLK_SEL {Ref Clk0} \\\n",
      "#     CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \\\n",
      "#     CONFIG.PSU__PCIE__REVISION_ID {0x0} \\\n",
      "#     CONFIG.PSU__PCIE__SUBSYSTEM_ID {0x7} \\\n",
      "#     CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {0x10EE} \\\n",
      "#     CONFIG.PSU__PCIE__VENDOR_ID {0x10EE} \\\n",
      "#     CONFIG.PSU__PL_CLK0_BUF {TRUE} \\\n",
      "#     CONFIG.PSU__PRESET_APPLIED {1} \\\n",
      "#     CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1}\\\n",
      "# \\\n",
      "#     CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display\\\n",
      "# Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1}\\\n",
      "# \\\n",
      "#     CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.33333} \\\n",
      "#     CONFIG.PSU__QSPI_COHERENCY {0} \\\n",
      "#     CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \\\n",
      "#     CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \\\n",
      "#     CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \\\n",
      "#     CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \\\n",
      "#     CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \\\n",
      "#     CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \\\n",
      "#     CONFIG.PSU__SD1_COHERENCY {0} \\\n",
      "#     CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \\\n",
      "#     CONFIG.PSU__SD1__CLK_50_SDR_ITAP_DLY {0x15} \\\n",
      "#     CONFIG.PSU__SD1__CLK_50_SDR_OTAP_DLY {0x5} \\\n",
      "#     CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} \\\n",
      "#     CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \\\n",
      "#     CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \\\n",
      "#     CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \\\n",
      "#     CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \\\n",
      "#     CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} \\\n",
      "#     CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} \\\n",
      "#     CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__SWDT0__RESET__ENABLE {0} \\\n",
      "#     CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__SWDT1__RESET__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \\\n",
      "#     CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \\\n",
      "#     CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \\\n",
      "#     CONFIG.PSU__UART0__BAUD_RATE {115200} \\\n",
      "#     CONFIG.PSU__UART0__MODEM__ENABLE {0} \\\n",
      "#     CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \\\n",
      "#     CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 42 .. 43} \\\n",
      "#     CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} \\\n",
      "#     CONFIG.PSU__USB0__RESET__ENABLE {0} \\\n",
      "#   ] $zynq_ultra_ps_e_0\n",
      "# \n",
      "# \n",
      "#   # Create interface connections\n",
      "#   connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins comblock_0/AXIL] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]\n",
      "#   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_LPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]\n",
      "# \n",
      "#   # Create port connections\n",
      "#   connect_bd_net -net comblock_0_fifo_data_o [get_bd_pins comblock_0/fifo_data_o] [get_bd_pins myproject_bincls_axi_0/s_axis_in_TDATA]\n",
      "#   connect_bd_net -net comblock_0_fifo_valid_o [get_bd_pins comblock_0/fifo_valid_o] [get_bd_pins comblock_0/fifo_we_i] [get_bd_pins myproject_bincls_axi_0/s_axis_in_TVALID]\n",
      "#   connect_bd_net -net comblock_0_reg0_o [get_bd_pins comblock_0/reg0_o] [get_bd_pins myproject_bincls_axi_0/ap_start]\n",
      "#   connect_bd_net -net comblock_0_reg1_o [get_bd_pins comblock_0/fifo_re_i] [get_bd_pins comblock_0/reg1_o]\n",
      "#   connect_bd_net -net myproject_bincls_axi_0_result [get_bd_pins comblock_0/reg0_i] [get_bd_pins myproject_bincls_axi_0/result]\n",
      "#   connect_bd_net -net myproject_bincls_axi_0_result_ap_vld [get_bd_pins comblock_0/reg1_i] [get_bd_pins myproject_bincls_axi_0/result_ap_vld]\n",
      "#   connect_bd_net -net rst_ps8_0_299M_peripheral_aresetn [get_bd_pins comblock_0/axil_aresetn] [get_bd_pins myproject_bincls_axi_0/ap_rst_n] [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps8_0_299M/peripheral_aresetn]\n",
      "#   connect_bd_net -net xlconstant_0_dout [get_bd_pins comblock_0/fifo_clear_i] [get_bd_pins xlconstant_0/dout]\n",
      "#   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins comblock_0/axil_aclk] [get_bd_pins comblock_0/fifo_clk_i] [get_bd_pins myproject_bincls_axi_0/ap_clk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps8_0_299M/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]\n",
      "#   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_ps8_0_299M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]\n",
      "# \n",
      "#   # Create address segments\n",
      "#   assign_bd_address -offset 0x80000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs comblock_0/AXIL/AXIL] -force\n",
      "# \n",
      "# \n",
      "#   # Restore current instance\n",
      "#   current_bd_instance $oldCurInst\n",
      "# \n",
      "#   validate_bd_design\n",
      "#   save_bd_design\n",
      "# }\n",
      "# create_root_design \"\"\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_data_o> is being overridden by the user with net <comblock_0_fifo_data_o>. This pin will not be connected as a part of interface connection <OUT_FIFO>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </myproject_bincls_axi_0/s_axis_in_TDATA> is being overridden by the user with net <comblock_0_fifo_data_o>. This pin will not be connected as a part of interface connection <s_axis_in>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_valid_o> is being overridden by the user with net <comblock_0_fifo_valid_o>. This pin will not be connected as a part of interface connection <OUT_FIFO>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_we_i> is being overridden by the user with net <comblock_0_fifo_valid_o>. This pin will not be connected as a part of interface connection <IN_FIFO>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </myproject_bincls_axi_0/s_axis_in_TVALID> is being overridden by the user with net <comblock_0_fifo_valid_o>. This pin will not be connected as a part of interface connection <s_axis_in>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg0_o> is being overridden by the user with net <comblock_0_reg0_o>. This pin will not be connected as a part of interface connection <OUT_REGS>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </myproject_bincls_axi_0/ap_start> is being overridden by the user with net <comblock_0_reg0_o>. This pin will not be connected as a part of interface connection <ap_ctrl>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/fifo_re_i> is being overridden by the user with net <comblock_0_reg1_o>. This pin will not be connected as a part of interface connection <OUT_FIFO>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg1_o> is being overridden by the user with net <comblock_0_reg1_o>. This pin will not be connected as a part of interface connection <OUT_REGS>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg0_i> is being overridden by the user with net <myproject_bincls_axi_0_result>. This pin will not be connected as a part of interface connection <IN_REGS>.\n",
      "WARNING: [BD 41-1306] The connection to interface pin </comblock_0/reg1_i> is being overridden by the user with net <myproject_bincls_axi_0_result_ap_vld>. This pin will not be connected as a part of interface connection <IN_REGS>.\n",
      "Slave segment '/comblock_0/AXIL/AXIL' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8000_0000 [ 64K ]>.\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)\n",
      "Wrote  : </home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.srcs/sources_1/bd/ML_4eg_21/ML_4eg_21.bd> \n",
      "# generate_target all [get_files ML_4eg_21.bd]\n",
      "INFO: [BD 41-1662] The design 'ML_4eg_21.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "Verilog Output written to : /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v\n",
      "Verilog Output written to : /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/sim/ML_4eg_21.v\n",
      "Verilog Output written to : /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/hdl/ML_4eg_21_wrapper.v\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block comblock_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_bincls_axi_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_auto_pc_0/ML_4eg_21_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_299M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .\n",
      "INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] ML_4eg_21_zynq_ultra_ps_e_0_0: \n",
      "Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.\n",
      "This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your\n",
      "design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.\n",
      "The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.\n",
      "For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows\n",
      "INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.\n",
      "INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .\n",
      "Exporting to file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/hw_handoff/ML_4eg_21.hwh\n",
      "Generated Hardware Definition File /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.hwdef\n",
      "generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.578 ; gain = 220.125 ; free physical = 31747 ; free virtual = 53529\n",
      "# regenerate_bd_layout\n",
      "# validate_bd_design\n",
      "INFO: [BD 5-320] Validate design is not run, since the design is already validated.\n",
      "# save_bd_design\n",
      "# make_wrapper -files [get_files ${design_name}.bd] -top\n",
      "# set wrapper_glob [glob -nocomplain \"myproj/project_1.gen/sources_1/bd/${design_name}/hdl/${design_name}_wrapper.v\"]\n",
      "# if {[llength $wrapper_glob] == 0} {\n",
      "#     set wrapper_glob [glob -nocomplain \"**/${design_name}_wrapper.v\"]\n",
      "# }\n",
      "# puts \"DEBUG: wrapper candidates = $wrapper_glob\"\n",
      "DEBUG: wrapper candidates = myproj/project_1.gen/sources_1/bd/ML_4eg_21/hdl/ML_4eg_21_wrapper.v\n",
      "# if {[llength $wrapper_glob] == 0} {\n",
      "#     puts \"ERROR: No se genero ${design_name}_wrapper.v. Revisar salida de make_wrapper/generate_target.\"\n",
      "#     return\n",
      "# }\n",
      "# set wrapper_v [lindex $wrapper_glob 0]\n",
      "# puts \"INFO: Using wrapper: $wrapper_v\"\n",
      "INFO: Using wrapper: myproj/project_1.gen/sources_1/bd/ML_4eg_21/hdl/ML_4eg_21_wrapper.v\n",
      "# add_files -norecurse $wrapper_v\n",
      "# update_compile_order -fileset sources_1\n",
      "# set_property top ${design_name}_wrapper [current_fileset]\n",
      "# reset_run synth_1\n",
      "# reset_run impl_1\n",
      "# launch_runs synth_1\n",
      "INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8\n",
      "INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_4eg_21_auto_pc_0\n",
      "INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_4eg_21_comblock_0_0\n",
      "INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_4eg_21_myproject_bincls_axi_0_0\n",
      "INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_4eg_21_rst_ps8_0_299M_0\n",
      "INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ML_4eg_21_zynq_ultra_ps_e_0_0\n",
      "INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()\n",
      "INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_4eg_21_auto_pc_0\n",
      "INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_4eg_21_comblock_0_0\n",
      "INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_4eg_21_myproject_bincls_axi_0_0\n",
      "INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_4eg_21_rst_ps8_0_299M_0\n",
      "INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ML_4eg_21_zynq_ultra_ps_e_0_0\n",
      "WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.\n",
      "[Mon Jan 19 14:20:10 2026] Launched ML_4eg_21_zynq_ultra_ps_e_0_0_synth_1, ML_4eg_21_comblock_0_0_synth_1, ML_4eg_21_myproject_bincls_axi_0_0_synth_1, ML_4eg_21_auto_pc_0_synth_1, ML_4eg_21_rst_ps8_0_299M_0_synth_1...\n",
      "Run output will be captured here:\n",
      "ML_4eg_21_zynq_ultra_ps_e_0_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/ML_4eg_21_zynq_ultra_ps_e_0_0_synth_1/runme.log\n",
      "ML_4eg_21_comblock_0_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/ML_4eg_21_comblock_0_0_synth_1/runme.log\n",
      "ML_4eg_21_myproject_bincls_axi_0_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/ML_4eg_21_myproject_bincls_axi_0_0_synth_1/runme.log\n",
      "ML_4eg_21_auto_pc_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/ML_4eg_21_auto_pc_0_synth_1/runme.log\n",
      "ML_4eg_21_rst_ps8_0_299M_0_synth_1: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/ML_4eg_21_rst_ps8_0_299M_0_synth_1/runme.log\n",
      "[Mon Jan 19 14:20:10 2026] Launched synth_1...\n",
      "Run output will be captured here: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/runme.log\n",
      "# wait_on_run synth_1\n",
      "[Mon Jan 19 14:20:10 2026] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log ML_4eg_21_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ML_4eg_21_wrapper.tcl\n",
      "\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ML_4eg_21_wrapper.tcl -notrace\n",
      "create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.965 ; gain = 0.023 ; free physical = 31797 ; free virtual = 53278\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/ip'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/ip'.\n",
      "Command: synth_design -top ML_4eg_21_wrapper -part xczu4eg-sfvc784-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xczu4eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4eg'\n",
      "INFO: [Device 21-403] Loading part xczu4eg-sfvc784-2-e\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 215696\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]\n",
      "---------------------------------------------------------------------------------\n",
      "Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2488.664 ; gain = 234.832 ; free physical = 30458 ; free virtual = 51950\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1935.294; parent = 1726.602; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3484.938; parent = 2492.637; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_wrapper' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/hdl/ML_4eg_21_wrapper.v:12]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:12]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_comblock_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_comblock_0_0_stub.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_comblock_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_comblock_0_0_stub.v:5]\n",
      "WARNING: [Synth 8-7071] port 'reg2_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'reg3_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'fifo_full_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'fifo_afull_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'fifo_overflow_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'fifo_empty_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'fifo_aempty_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7071] port 'fifo_underflow_o' of module 'ML_4eg_21_comblock_0_0' is unconnected for instance 'comblock_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "WARNING: [Synth 8-7023] instance 'comblock_0' of module 'ML_4eg_21_comblock_0_0' has 42 connections declared, but only 34 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:83]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_myproject_bincls_axi_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_myproject_bincls_axi_0_0_stub.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_myproject_bincls_axi_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_myproject_bincls_axi_0_0_stub.v:5]\n",
      "WARNING: [Synth 8-7071] port 'ap_done' of module 'ML_4eg_21_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:118]\n",
      "WARNING: [Synth 8-7071] port 'ap_idle' of module 'ML_4eg_21_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:118]\n",
      "WARNING: [Synth 8-7071] port 'ap_ready' of module 'ML_4eg_21_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:118]\n",
      "WARNING: [Synth 8-7071] port 's_axis_in_TREADY' of module 'ML_4eg_21_myproject_bincls_axi_0_0' is unconnected for instance 'myproject_bincls_axi_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:118]\n",
      "WARNING: [Synth 8-7023] instance 'myproject_bincls_axi_0' of module 'ML_4eg_21_myproject_bincls_axi_0_0' has 17 connections declared, but only 13 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:118]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_ps8_0_axi_periph_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:247]\n",
      "INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_3YFHG6' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:557]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_auto_pc_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_auto_pc_0_stub.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_auto_pc_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_auto_pc_0_stub.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_3YFHG6' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:557]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_ps8_0_axi_periph_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:247]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_rst_ps8_0_299M_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_rst_ps8_0_299M_0_stub.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_rst_ps8_0_299M_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_rst_ps8_0_299M_0_stub.v:5]\n",
      "WARNING: [Synth 8-7071] port 'mb_reset' of module 'ML_4eg_21_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:195]\n",
      "WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ML_4eg_21_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:195]\n",
      "WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ML_4eg_21_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:195]\n",
      "WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ML_4eg_21_rst_ps8_0_299M_0' is unconnected for instance 'rst_ps8_0_299M' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:195]\n",
      "WARNING: [Synth 8-7023] instance 'rst_ps8_0_299M' of module 'ML_4eg_21_rst_ps8_0_299M_0' has 10 connections declared, but only 6 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:195]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_xlconstant_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_xlconstant_0_0/synth/ML_4eg_21_xlconstant_0_0.v:53]\n",
      "INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_xlconstant_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_xlconstant_0_0/synth/ML_4eg_21_xlconstant_0_0.v:53]\n",
      "INFO: [Synth 8-6157] synthesizing module 'ML_4eg_21_zynq_ultra_ps_e_0_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_zynq_ultra_ps_e_0_0_stub.v:5]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_zynq_ultra_ps_e_0_0' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/.Xil/Vivado-215532-mareKaleido/realtime/ML_4eg_21_zynq_ultra_ps_e_0_0_stub.v:5]\n",
      "WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'ML_4eg_21_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:204]\n",
      "WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'ML_4eg_21_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:204]\n",
      "WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ML_4eg_21_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 40 given [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:204]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/synth/ML_4eg_21.v:12]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'ML_4eg_21_wrapper' (0#1) [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/hdl/ML_4eg_21_wrapper.v:12]\n",
      "WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_3YFHG6 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_3YFHG6 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ACLK in module ML_4eg_21_ps8_0_axi_periph_0 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ARESETN in module ML_4eg_21_ps8_0_axi_periph_0 is either unconnected or has no load\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2560.602 ; gain = 306.770 ; free physical = 30547 ; free virtual = 52043\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1935.294; parent = 1726.602; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3552.906; parent = 2560.605; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2578.414 ; gain = 324.582 ; free physical = 30546 ; free virtual = 52042\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1935.294; parent = 1726.602; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3570.719; parent = 2578.418; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2578.414 ; gain = 324.582 ; free physical = 30546 ; free virtual = 52042\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1935.294; parent = 1726.602; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3570.719; parent = 2578.418; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.414 ; gain = 0.000 ; free physical = 30542 ; free virtual = 52037\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "\n",
      "Processing XDC Constraints\n",
      "Initializing timing engine\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_comblock_0_0/ML_4eg_21_comblock_0_0/ML_4eg_21_comblock_0_0_in_context.xdc] for cell 'ML_4eg_21_i/comblock_0'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_comblock_0_0/ML_4eg_21_comblock_0_0/ML_4eg_21_comblock_0_0_in_context.xdc] for cell 'ML_4eg_21_i/comblock_0'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_myproject_bincls_axi_0_0/ML_4eg_21_myproject_bincls_axi_0_0/ML_4eg_21_myproject_bincls_axi_0_0_in_context.xdc] for cell 'ML_4eg_21_i/myproject_bincls_axi_0'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_myproject_bincls_axi_0_0/ML_4eg_21_myproject_bincls_axi_0_0/ML_4eg_21_myproject_bincls_axi_0_0_in_context.xdc] for cell 'ML_4eg_21_i/myproject_bincls_axi_0'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_auto_pc_0/ML_4eg_21_auto_pc_0/ML_4eg_21_auto_pc_0_in_context.xdc] for cell 'ML_4eg_21_i/ps8_0_axi_periph/s00_couplers/auto_pc'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_auto_pc_0/ML_4eg_21_auto_pc_0/ML_4eg_21_auto_pc_0_in_context.xdc] for cell 'ML_4eg_21_i/ps8_0_axi_periph/s00_couplers/auto_pc'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0_in_context.xdc] for cell 'ML_4eg_21_i/rst_ps8_0_299M'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0_in_context.xdc] for cell 'ML_4eg_21_i/rst_ps8_0_299M'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ML_4eg_21_i/zynq_ultra_ps_e_0'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ML_4eg_21_i/zynq_ultra_ps_e_0'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/dont_touch.xdc]\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/dont_touch.xdc]\n",
      "Completed Processing XDC Constraints\n",
      "\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.289 ; gain = 0.000 ; free physical = 30369 ; free virtual = 51910\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.289 ; gain = 0.000 ; free physical = 30369 ; free virtual = 51910\n",
      "INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.289 ; gain = 403.457 ; free physical = 30449 ; free virtual = 51953\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1943.931; parent = 1735.576; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.594; parent = 2657.293; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xczu4eg-sfvc784-2-e\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.289 ; gain = 403.457 ; free physical = 30449 ; free virtual = 51953\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1943.931; parent = 1735.576; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.594; parent = 2657.293; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Applying 'set_property' XDC Constraints\n",
      "---------------------------------------------------------------------------------\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/comblock_0. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/myproject_bincls_axi_0. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/ps8_0_axi_periph. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/rst_ps8_0_299M. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/xlconstant_0. (constraint file  auto generated constraint).\n",
      "Applied set_property KEEP_HIERARCHY = SOFT for ML_4eg_21_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).\n",
      "---------------------------------------------------------------------------------\n",
      "Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.289 ; gain = 403.457 ; free physical = 30449 ; free virtual = 51953\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1943.931; parent = 1735.576; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.594; parent = 2657.293; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2657.289 ; gain = 403.457 ; free physical = 30466 ; free virtual = 51958\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1943.931; parent = 1735.576; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.594; parent = 2657.293; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 728 (col length:96)\n",
      "BRAMs: 256 (col length: RAMB18 96 RAMB36 48)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "WARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n",
      "WARNING: [Synth 8-7129] Port ACLK in module ML_4eg_21_ps8_0_axi_periph_0 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ARESETN in module ML_4eg_21_ps8_0_axi_periph_0 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port M00_ACLK in module ML_4eg_21_ps8_0_axi_periph_0 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port M00_ARESETN in module ML_4eg_21_ps8_0_axi_periph_0 is either unconnected or has no load\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2657.289 ; gain = 403.457 ; free physical = 30439 ; free virtual = 51920\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1943.931; parent = 1735.576; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.594; parent = 2657.293; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Applying XDC Timing Constraints\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3123.086 ; gain = 869.254 ; free physical = 29883 ; free virtual = 51354\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2498.931; parent = 2290.739; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.391; parent = 3123.090; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3123.086 ; gain = 869.254 ; free physical = 29883 ; free virtual = 51356\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2499.032; parent = 2290.848; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.391; parent = 3123.090; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3142.117 ; gain = 888.285 ; free physical = 29875 ; free virtual = 51346\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2499.700; parent = 2291.516; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4134.422; parent = 3142.121; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29752 ; free virtual = 51279\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2499.913; parent = 2291.729; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29758 ; free virtual = 51277\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2499.929; parent = 2291.744; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29760 ; free virtual = 51278\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2500.034; parent = 2291.850; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29758 ; free virtual = 51277\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2500.034; parent = 2291.850; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29756 ; free virtual = 51277\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2500.034; parent = 2291.850; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29757 ; free virtual = 51279\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2500.038; parent = 2291.854; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+------+-----------------------------------+----------+\n",
      "|      |BlackBox name                      |Instances |\n",
      "+------+-----------------------------------+----------+\n",
      "|1     |ML_4eg_21_auto_pc_0                |         1|\n",
      "|2     |ML_4eg_21_comblock_0_0             |         1|\n",
      "|3     |ML_4eg_21_myproject_bincls_axi_0_0 |         1|\n",
      "|4     |ML_4eg_21_rst_ps8_0_299M_0         |         1|\n",
      "|5     |ML_4eg_21_zynq_ultra_ps_e_0_0      |         1|\n",
      "+------+-----------------------------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+---------------------------------+------+\n",
      "|      |Cell                             |Count |\n",
      "+------+---------------------------------+------+\n",
      "|1     |ML_4eg_21_auto_pc                |     1|\n",
      "|2     |ML_4eg_21_comblock_0             |     1|\n",
      "|3     |ML_4eg_21_myproject_bincls_axi_0 |     1|\n",
      "|4     |ML_4eg_21_rst_ps8_0_299M         |     1|\n",
      "|5     |ML_4eg_21_zynq_ultra_ps_e_0      |     1|\n",
      "+------+---------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.055 ; gain = 894.223 ; free physical = 29755 ; free virtual = 51279\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 2500.085; parent = 2291.900; children = 208.692\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 4140.359; parent = 3148.059; children = 992.301\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3148.055 ; gain = 815.348 ; free physical = 29796 ; free virtual = 51319\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3148.062 ; gain = 894.223 ; free physical = 29796 ; free virtual = 51319\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3148.062 ; gain = 0.000 ; free physical = 29796 ; free virtual = 51317\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.711 ; gain = 0.000 ; free physical = 29838 ; free virtual = 51360\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "Synth Design complete, checksum: 453d6a2d\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "40 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 3198.648 ; gain = 1854.988 ; free physical = 30036 ; free virtual = 51558\n",
      "INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/synth_1/ML_4eg_21_wrapper.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file ML_4eg_21_wrapper_utilization_synth.rpt -pb ML_4eg_21_wrapper_utilization_synth.pb\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jan 19 14:27:33 2026...\n",
      "[Mon Jan 19 14:27:36 2026] synth_1 finished\n",
      "wait_on_runs: Time (s): cpu = 00:07:03 ; elapsed = 00:07:26 . Memory (MB): peak = 1942.652 ; gain = 0.000 ; free physical = 32008 ; free virtual = 53502\n",
      "# if {[get_property PROGRESS [get_runs synth_1]] != \"100%\"} {\n",
      "#     puts \"ERROR: Sintesis fallida. Revisa los logs.\"\n",
      "#     return\n",
      "# }\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "[Mon Jan 19 14:27:39 2026] Launched impl_1...\n",
      "Run output will be captured here: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/runme.log\n",
      "# wait_on_run impl_1\n",
      "[Mon Jan 19 14:27:39 2026] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log ML_4eg_21_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ML_4eg_21_wrapper.tcl -notrace\n",
      "\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "/bin/bash: /tools/anaconda3/envs/neuralEnv/lib/libtinfo.so.6: no version information available (required by /bin/bash)\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ML_4eg_21_wrapper.tcl -notrace\n",
      "create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.965 ; gain = 0.023 ; free physical = 31795 ; free virtual = 53302\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/ip'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/ip'.\n",
      "Command: link_design -top ML_4eg_21_wrapper -part xczu4eg-sfvc784-2-e\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xczu4eg-sfvc784-2-e\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_comblock_0_0/ML_4eg_21_comblock_0_0.dcp' for cell 'ML_4eg_21_i/comblock_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_myproject_bincls_axi_0_0/ML_4eg_21_myproject_bincls_axi_0_0.dcp' for cell 'ML_4eg_21_i/myproject_bincls_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0.dcp' for cell 'ML_4eg_21_i/rst_ps8_0_299M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0.dcp' for cell 'ML_4eg_21_i/zynq_ultra_ps_e_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_auto_pc_0/ML_4eg_21_auto_pc_0.dcp' for cell 'ML_4eg_21_i/ps8_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2256.730 ; gain = 0.000 ; free physical = 30991 ; free virtual = 52478\n",
      "INFO: [Netlist 29-17] Analyzing 2059 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2022.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0_board.xdc] for cell 'ML_4eg_21_i/rst_ps8_0_299M/U0'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0_board.xdc] for cell 'ML_4eg_21_i/rst_ps8_0_299M/U0'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0.xdc] for cell 'ML_4eg_21_i/rst_ps8_0_299M/U0'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_rst_ps8_0_299M_0/ML_4eg_21_rst_ps8_0_299M_0.xdc] for cell 'ML_4eg_21_i/rst_ps8_0_299M/U0'\n",
      "Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0.xdc] for cell 'ML_4eg_21_i/zynq_ultra_ps_e_0/inst'\n",
      "Finished Parsing XDC File [/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.gen/sources_1/bd/ML_4eg_21/ip/ML_4eg_21_zynq_ultra_ps_e_0_0/ML_4eg_21_zynq_ultra_ps_e_0_0.xdc] for cell 'ML_4eg_21_i/zynq_ultra_ps_e_0/inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ML_4eg_21_i/comblock_0/U0/comblock_i/fifo_in_g.fifo_in_i/i_memory/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ML_4eg_21_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.660 ; gain = 0.000 ; free physical = 30786 ; free virtual = 52261\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 107 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 107 instances\n",
      "\n",
      "17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2507.660 ; gain = 1165.070 ; free physical = 30784 ; free virtual = 52258\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2507.660 ; gain = 0.000 ; free physical = 30777 ; free virtual = 52246\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 114707425\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2859.070 ; gain = 351.410 ; free physical = 30541 ; free virtual = 52005\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-1287] Pulled Inverter ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_2_reg_1818[13]_i_2929 into driver instance ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_2_reg_1818[13]_i_3366, which resulted in an inversion of 2 pins\n",
      "INFO: [Opt 31-1287] Pulled Inverter ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_3_reg_1823[13]_i_3771 into driver instance ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_reg_1808[14]_i_2734, which resulted in an inversion of 5 pins\n",
      "INFO: [Opt 31-1287] Pulled Inverter ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_3_reg_1823[13]_i_3772 into driver instance ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_reg_1808[14]_i_2735, which resulted in an inversion of 5 pins\n",
      "INFO: [Opt 31-1287] Pulled Inverter ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_3_reg_1823[13]_i_3773 into driver instance ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_1_reg_1813[3]_i_1529, which resulted in an inversion of 5 pins\n",
      "INFO: [Opt 31-1287] Pulled Inverter ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_reg_1808[14]_i_2836 into driver instance ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/layer2_out_V_reg_1808[14]_i_2965, which resulted in an inversion of 4 pins\n",
      "INFO: [Opt 31-138] Pushed 6 inverter(s) to 65 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 7192a2ff\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3137.961 ; gain = 0.000 ; free physical = 30385 ; free virtual = 51816\n",
      "INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 311 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 1082e3ba9\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3137.961 ; gain = 0.000 ; free physical = 30385 ; free virtual = 51816\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 19 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 11bd9d644\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3137.961 ; gain = 0.000 ; free physical = 30383 ; free virtual = 51815\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 311 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.\n",
      "Phase 4 BUFG optimization | Checksum: 11bd9d644\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.977 ; gain = 32.016 ; free physical = 30383 ; free virtual = 51814\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 11bd9d644\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.977 ; gain = 32.016 ; free physical = 30383 ; free virtual = 51813\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 1545826e9\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.977 ; gain = 32.016 ; free physical = 30382 ; free virtual = 51813\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              34  |             311  |                                              0  |\n",
      "|  Constant propagation         |               0  |              19  |                                              0  |\n",
      "|  Sweep                        |               0  |             311  |                                              1  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                              0  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.977 ; gain = 0.000 ; free physical = 30397 ; free virtual = 51823\n",
      "Ending Logic Optimization Task | Checksum: e33ea858\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3169.977 ; gain = 32.016 ; free physical = 30397 ; free virtual = 51823\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports\n",
      "Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 8\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 11fcdf0a7\n",
      "\n",
      "Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3839.914 ; gain = 0.000 ; free physical = 30027 ; free virtual = 51484\n",
      "Ending Power Optimization Task | Checksum: 11fcdf0a7\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3839.914 ; gain = 669.938 ; free physical = 30058 ; free virtual = 51516\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 11fcdf0a7\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3839.914 ; gain = 0.000 ; free physical = 30058 ; free virtual = 51516\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3839.914 ; gain = 0.000 ; free physical = 30058 ; free virtual = 51516\n",
      "Ending Netlist Obfuscation Task | Checksum: dddf2e68\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3839.914 ; gain = 0.000 ; free physical = 30058 ; free virtual = 51516\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 3839.914 ; gain = 1332.254 ; free physical = 30058 ; free virtual = 51516\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file ML_4eg_21_wrapper_drc_opted.rpt -pb ML_4eg_21_wrapper_drc_opted.pb -rpx ML_4eg_21_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file ML_4eg_21_wrapper_drc_opted.rpt -pb ML_4eg_21_wrapper_drc_opted.pb -rpx ML_4eg_21_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3855.922 ; gain = 0.000 ; free physical = 29981 ; free virtual = 51439\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9f5578ce\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3855.922 ; gain = 0.000 ; free physical = 29981 ; free virtual = 51439\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3855.922 ; gain = 0.000 ; free physical = 29981 ; free virtual = 51439\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1b3bed6\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 4268.035 ; gain = 412.113 ; free physical = 29469 ; free virtual = 50940\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: f5e18818\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 4300.051 ; gain = 444.129 ; free physical = 29394 ; free virtual = 50861\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: f5e18818\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 4300.051 ; gain = 444.129 ; free physical = 29394 ; free virtual = 50861\n",
      "Phase 1 Placer Initialization | Checksum: f5e18818\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 4300.051 ; gain = 444.129 ; free physical = 29396 ; free virtual = 50864\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "\n",
      "Phase 2.1.1 Partition Driven Placement\n",
      "\n",
      "Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b05acb93\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 4308.055 ; gain = 452.133 ; free physical = 29408 ; free virtual = 50862\n",
      "\n",
      "Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1b05acb93\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 4308.055 ; gain = 452.133 ; free physical = 29398 ; free virtual = 50870\n",
      "\n",
      "Phase 2.1.1.3 PBP: Compute Congestion\n",
      "Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1b05acb93\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 4344.414 ; gain = 488.492 ; free physical = 29383 ; free virtual = 50858\n",
      "\n",
      "Phase 2.1.1.4 PBP: UpdateTiming\n",
      "Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16c5c7e46\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 4376.430 ; gain = 520.508 ; free physical = 29375 ; free virtual = 50850\n",
      "\n",
      "Phase 2.1.1.5 PBP: Add part constraints\n",
      "Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16c5c7e46\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 4376.430 ; gain = 520.508 ; free physical = 29375 ; free virtual = 50850\n",
      "Phase 2.1.1 Partition Driven Placement | Checksum: 16c5c7e46\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 4376.430 ; gain = 520.508 ; free physical = 29377 ; free virtual = 50852\n",
      "Phase 2.1 Floorplanning | Checksum: 1cfed1250\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 4376.430 ; gain = 520.508 ; free physical = 29377 ; free virtual = 50852\n",
      "\n",
      "Phase 2.2 Update Timing before SLR Path Opt\n",
      "Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cfed1250\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 4376.430 ; gain = 520.508 ; free physical = 29376 ; free virtual = 50852\n",
      "\n",
      "Phase 2.3 Post-Processing in Floorplanning\n",
      "Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cfed1250\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 4376.430 ; gain = 520.508 ; free physical = 29372 ; free virtual = 50848\n",
      "\n",
      "Phase 2.4 Global Placement Core\n",
      "\n",
      "Phase 2.4.1 UpdateTiming Before Physical Synthesis\n",
      "Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c618086b\n",
      "\n",
      "Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29355 ; free virtual = 50810\n",
      "\n",
      "Phase 2.4.2 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 539 LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-1138] End 1 Pass. Optimized 243 nets or LUTs. Breaked 0 LUT, combined 243 existing LUTs and moved 0 existing LUT\n",
      "INFO: [Physopt 32-1030] Pass 1. Identified 15 candidate driver sets for equivalent driver rewiring.\n",
      "INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 71 instances.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 71 existing cells\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29367 ; free virtual = 50811\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29359 ; free virtual = 50805\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            243  |                   243  |           0  |           1  |  00:00:00  |\n",
      "|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Equivalent Driver Rewiring                       |            0  |              0  |                    13  |           0  |           1  |  00:00:00  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            243  |                   256  |           0  |           5  |  00:00:01  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13bc7fe10\n",
      "\n",
      "Time (s): cpu = 00:01:26 ; elapsed = 00:00:41 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29367 ; free virtual = 50811\n",
      "Phase 2.4 Global Placement Core | Checksum: 132bde386\n",
      "\n",
      "Time (s): cpu = 00:01:30 ; elapsed = 00:00:42 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29347 ; free virtual = 50795\n",
      "Phase 2 Global Placement | Checksum: 132bde386\n",
      "\n",
      "Time (s): cpu = 00:01:30 ; elapsed = 00:00:42 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29356 ; free virtual = 50804\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 12d4c8bfc\n",
      "\n",
      "Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29351 ; free virtual = 50799\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120a63a90\n",
      "\n",
      "Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29357 ; free virtual = 50794\n",
      "\n",
      "Phase 3.3 Small Shape DP\n",
      "\n",
      "Phase 3.3.1 Small Shape Clustering\n",
      "Phase 3.3.1 Small Shape Clustering | Checksum: 10dd4de76\n",
      "\n",
      "Time (s): cpu = 00:01:38 ; elapsed = 00:00:46 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29339 ; free virtual = 50792\n",
      "\n",
      "Phase 3.3.2 Flow Legalize Slice Clusters\n",
      "Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 94d7af39\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:46 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29335 ; free virtual = 50789\n",
      "\n",
      "Phase 3.3.3 Slice Area Swap\n",
      "\n",
      "Phase 3.3.3.1 Slice Area Swap Initial\n",
      "Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 12721c4ee\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:46 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29330 ; free virtual = 50784\n",
      "Phase 3.3.3 Slice Area Swap | Checksum: 12721c4ee\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:46 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29320 ; free virtual = 50775\n",
      "Phase 3.3 Small Shape DP | Checksum: 13e24bcaf\n",
      "\n",
      "Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29312 ; free virtual = 50778\n",
      "\n",
      "Phase 3.4 Re-assign LUT pins\n",
      "Phase 3.4 Re-assign LUT pins | Checksum: 14b38024a\n",
      "\n",
      "Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29312 ; free virtual = 50774\n",
      "\n",
      "Phase 3.5 Pipeline Register Optimization\n",
      "Phase 3.5 Pipeline Register Optimization | Checksum: 18f49e479\n",
      "\n",
      "Time (s): cpu = 00:01:43 ; elapsed = 00:00:48 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29316 ; free virtual = 50777\n",
      "Phase 3 Detail Placement | Checksum: 18f49e479\n",
      "\n",
      "Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29316 ; free virtual = 50777\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 25f5ba18e\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.964 | TNS=0.000 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 266772450\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29293 ; free virtual = 50753\n",
      "INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Ending Physical Synthesis Task | Checksum: 27cfced12\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29307 ; free virtual = 50741\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 25f5ba18e\n",
      "\n",
      "Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29310 ; free virtual = 50744\n",
      "\n",
      "Phase 4.1.1.2 Post Placement Timing Optimization\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=2.964. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18c61953a\n",
      "\n",
      "Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29300 ; free virtual = 50741\n",
      "\n",
      "Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29300 ; free virtual = 50741\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 18c61953a\n",
      "\n",
      "Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29300 ; free virtual = 50741\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29271 ; free virtual = 50717\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1fc45d9ce\n",
      "\n",
      "Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29283 ; free virtual = 50728\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "\n",
      "Phase 4.3.1 Print Estimated Congestion\n",
      "INFO: [Place 30-612] Post-Placement Estimated Congestion \n",
      " ________________________________________________________________________\n",
      "|           | Global Congestion | Long Congestion   | Short Congestion  |\n",
      "| Direction | Region Size       | Region Size       | Region Size       |\n",
      "|___________|___________________|___________________|___________________|\n",
      "|      North|                1x1|                1x1|                1x1|\n",
      "|___________|___________________|___________________|___________________|\n",
      "|      South|                1x1|                1x1|                1x1|\n",
      "|___________|___________________|___________________|___________________|\n",
      "|       East|                1x1|                1x1|                1x1|\n",
      "|___________|___________________|___________________|___________________|\n",
      "|       West|                1x1|                1x1|                1x1|\n",
      "|___________|___________________|___________________|___________________|\n",
      "\n",
      "Phase 4.3.1 Print Estimated Congestion | Checksum: 1fc45d9ce\n",
      "\n",
      "Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29282 ; free virtual = 50727\n",
      "Phase 4.3 Placer Reporting | Checksum: 1fc45d9ce\n",
      "\n",
      "Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29282 ; free virtual = 50727\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29282 ; free virtual = 50727\n",
      "\n",
      "Time (s): cpu = 00:02:11 ; elapsed = 00:00:59 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29282 ; free virtual = 50727\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 240aecd4d\n",
      "\n",
      "Time (s): cpu = 00:02:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29281 ; free virtual = 50727\n",
      "Ending Placer Task | Checksum: 23d1f95fe\n",
      "\n",
      "Time (s): cpu = 00:02:12 ; elapsed = 00:00:59 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29294 ; free virtual = 50733\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:00 . Memory (MB): peak = 4384.434 ; gain = 528.512 ; free physical = 29373 ; free virtual = 50812\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29280 ; free virtual = 50776\n",
      "INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29339 ; free virtual = 50803\n",
      "INFO: [runtcl-4] Executing : report_io -file ML_4eg_21_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29288 ; free virtual = 50753\n",
      "INFO: [runtcl-4] Executing : report_utilization -file ML_4eg_21_wrapper_utilization_placed.rpt -pb ML_4eg_21_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file ML_4eg_21_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29311 ; free virtual = 50769\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "\n",
      "Starting Initial Update Timing Task\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29279 ; free virtual = 50731\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4384.434 ; gain = 0.000 ; free physical = 29255 ; free virtual = 50750\n",
      "INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_physopt.dcp' has been generated.\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Checksum: PlaceDB: ed0f0c65 ConstDB: 0 ShapeSum: e02c4505 RouteDB: 6fe44494\n",
      "Nodegraph reading from file.  Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4402.273 ; gain = 0.000 ; free physical = 29145 ; free virtual = 50585\n",
      "Post Restoration Checksum: NetGraph: c3e25512 NumContArr: a5af5ac4 Constraints: ab66ed81 Timing: 0\n",
      "Phase 1 Build RT Design | Checksum: 214f89d57\n",
      "\n",
      "Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4402.273 ; gain = 0.000 ; free physical = 29146 ; free virtual = 50590\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 214f89d57\n",
      "\n",
      "Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4402.273 ; gain = 0.000 ; free physical = 29099 ; free virtual = 50542\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 214f89d57\n",
      "\n",
      "Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4402.273 ; gain = 0.000 ; free physical = 29099 ; free virtual = 50542\n",
      "\n",
      "Phase 2.3 Global Clock Net Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2.3 Global Clock Net Routing | Checksum: 1b77b7099\n",
      "\n",
      "Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4502.266 ; gain = 99.992 ; free physical = 29113 ; free virtual = 50545\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 29d5f28fc\n",
      "\n",
      "Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4502.266 ; gain = 99.992 ; free physical = 29088 ; free virtual = 50525\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.002  | TNS=0.000  | WHS=-0.016 | THS=-0.075 |\n",
      "\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 23587\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 21925\n",
      "  Number of Partially Routed Nets     = 1662\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 1d1e1208e\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 4512.547 ; gain = 110.273 ; free physical = 29103 ; free virtual = 50525\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "\n",
      "Phase 3.1 Global Routing\n",
      "Phase 3.1 Global Routing | Checksum: 1d1e1208e\n",
      "\n",
      "Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 4512.547 ; gain = 110.273 ; free physical = 29103 ; free virtual = 50525\n",
      "Phase 3 Initial Routing | Checksum: 1f0be1edd\n",
      "\n",
      "Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 4512.547 ; gain = 110.273 ; free physical = 29095 ; free virtual = 50489\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 4035\n",
      " Number of Nodes with overlaps = 554\n",
      " Number of Nodes with overlaps = 77\n",
      " Number of Nodes with overlaps = 7\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.263  | TNS=0.000  | WHS=0.030  | THS=0.000  |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 27b32e850\n",
      "\n",
      "Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28969 ; free virtual = 50442\n",
      "\n",
      "Phase 4.2 Additional Iteration for Hold\n",
      "Phase 4.2 Additional Iteration for Hold | Checksum: 231f7c861\n",
      "\n",
      "Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28968 ; free virtual = 50439\n",
      "Phase 4 Rip-up And Reroute | Checksum: 231f7c861\n",
      "\n",
      "Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28968 ; free virtual = 50438\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "Phase 5.1 Delay CleanUp | Checksum: 26ea32481\n",
      "\n",
      "Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28968 ; free virtual = 50438\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 26ea32481\n",
      "\n",
      "Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28968 ; free virtual = 50438\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 26ea32481\n",
      "\n",
      "Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28968 ; free virtual = 50438\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 2afc73b38\n",
      "\n",
      "Time (s): cpu = 00:01:36 ; elapsed = 00:00:32 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28957 ; free virtual = 50442\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.263  | TNS=0.000  | WHS=0.030  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 2afc73b38\n",
      "\n",
      "Time (s): cpu = 00:01:36 ; elapsed = 00:00:32 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28957 ; free virtual = 50442\n",
      "Phase 6 Post Hold Fix | Checksum: 2afc73b38\n",
      "\n",
      "Time (s): cpu = 00:01:36 ; elapsed = 00:00:32 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28957 ; free virtual = 50442\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 2.94355 %\n",
      "  Global Horizontal Routing Utilization  = 2.86116 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 27df050bb\n",
      "\n",
      "Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28958 ; free virtual = 50443\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 27df050bb\n",
      "\n",
      "Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28961 ; free virtual = 50445\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 27df050bb\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:34 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28975 ; free virtual = 50439\n",
      "\n",
      "Phase 10 Resolve XTalk\n",
      "Phase 10 Resolve XTalk | Checksum: 27df050bb\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:34 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28959 ; free virtual = 50444\n",
      "\n",
      "Phase 11 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=2.263  | TNS=0.000  | WHS=0.030  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 11 Post Router Timing | Checksum: 27df050bb\n",
      "\n",
      "Time (s): cpu = 00:01:42 ; elapsed = 00:00:35 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 28952 ; free virtual = 50442\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:01:42 ; elapsed = 00:00:35 . Memory (MB): peak = 4528.555 ; gain = 126.281 ; free physical = 29018 ; free virtual = 50509\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:00:36 . Memory (MB): peak = 4528.555 ; gain = 144.121 ; free physical = 29018 ; free virtual = 50509\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4528.555 ; gain = 0.000 ; free physical = 28968 ; free virtual = 50512\n",
      "INFO: [Common 17-1381] The checkpoint '/home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4536.559 ; gain = 8.004 ; free physical = 28976 ; free virtual = 50482\n",
      "INFO: [runtcl-4] Executing : report_drc -file ML_4eg_21_wrapper_drc_routed.rpt -pb ML_4eg_21_wrapper_drc_routed.pb -rpx ML_4eg_21_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file ML_4eg_21_wrapper_drc_routed.rpt -pb ML_4eg_21_wrapper_drc_routed.pb -rpx ML_4eg_21_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file ML_4eg_21_wrapper_methodology_drc_routed.rpt -pb ML_4eg_21_wrapper_methodology_drc_routed.pb -rpx ML_4eg_21_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file ML_4eg_21_wrapper_methodology_drc_routed.rpt -pb ML_4eg_21_wrapper_methodology_drc_routed.pb -rpx ML_4eg_21_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/automate/myproj/project_1.runs/impl_1/ML_4eg_21_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 4615.367 ; gain = 0.000 ; free physical = 28929 ; free virtual = 50378\n",
      "INFO: [runtcl-4] Executing : report_power -file ML_4eg_21_wrapper_power_routed.rpt -pb ML_4eg_21_wrapper_power_summary_routed.pb -rpx ML_4eg_21_wrapper_power_routed.rpx\n",
      "Command: report_power -file ML_4eg_21_wrapper_power_routed.rpt -pb ML_4eg_21_wrapper_power_summary_routed.pb -rpx ML_4eg_21_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 4647.387 ; gain = 32.020 ; free physical = 28851 ; free virtual = 50329\n",
      "INFO: [runtcl-4] Executing : report_route_status -file ML_4eg_21_wrapper_route_status.rpt -pb ML_4eg_21_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ML_4eg_21_wrapper_timing_summary_routed.rpt -pb ML_4eg_21_wrapper_timing_summary_routed.pb -rpx ML_4eg_21_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file ML_4eg_21_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file ML_4eg_21_wrapper_clock_utilization_routed.rpt\n",
      "report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4647.387 ; gain = 0.000 ; free physical = 28805 ; free virtual = 50315\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ML_4eg_21_wrapper_bus_skew_routed.rpt -pb ML_4eg_21_wrapper_bus_skew_routed.pb -rpx ML_4eg_21_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "Command: write_bitstream -force ML_4eg_21_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U289/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U289/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U289/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U289/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7ns_18_1_1_U305/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7ns_18_1_1_U305/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7ns_18_1_1_U305/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7ns_18_1_1_U305/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7s_18_1_1_U307/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7s_18_1_1_U307/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7s_18_1_1_U308/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7s_18_1_1_U308/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7s_18_1_1_U308/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_7s_18_1_1_U308/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_8ns_18_1_1_U306/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_8ns_18_1_1_U306/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_8ns_18_1_1_U306/dout input ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config6_s_fu_1668/mul_16s_8ns_18_1_1_U306/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U10/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U10/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U109/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U109/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U11/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U11/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U12/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U12/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U15/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U15/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U17/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U17/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U19/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U19/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U2/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U2/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U20/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U20/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U22/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U22/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U3/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U3/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U32/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U32/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U33/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U33/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U36/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U36/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U4/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U4/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U41/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U41/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U44/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U44/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U48/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U48/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U49/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U49/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U50/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U50/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U52/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U52/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U54/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U54/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U59/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U59/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U61/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U61/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U64/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U64/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U69/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U69/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U74/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U74/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U78/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U78/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U79/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U79/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U81/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U81/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U83/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U83/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U86/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U86/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U91/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U91/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U94/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U94/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U95/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U95/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U98/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U98/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U13/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U13/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U14/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U14/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U16/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U16/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U27/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U27/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U30/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U30/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U31/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U31/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U40/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U40/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U5/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U5/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U51/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U51/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U55/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U55/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U62/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U62/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U66/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U66/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U7/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U7/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U71/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U71/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U72/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U72/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U75/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U75/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U76/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U76/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U84/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U84/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U85/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U85/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U87/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U87/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U88/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U88/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U103/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U103/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U105/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U105/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U106/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U106/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U108/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U108/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U34/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U34/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U39/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U39/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U45/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U45/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U46/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U46/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U56/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U56/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U57/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U57/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U6/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U6/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U63/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U63/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U67/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U67/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U89/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U89/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U9/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U9/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U90/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U90/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U92/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U92/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U93/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U93/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U96/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U96/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U99/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U99/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U1/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U1/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U100/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U100/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U107/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U107/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U23/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U23/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U26/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U26/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U29/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U29/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U38/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U38/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U58/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U58/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U73/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U73/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U97/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U97/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U101/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U101/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U102/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U102/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U110/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U110/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U35/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U35/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U80/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U80/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U82/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U82/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout output ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U10/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U10/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U109/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U109/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U11/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U11/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U12/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U12/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U15/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U15/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U17/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U17/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U19/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U19/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U2/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U2/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U20/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U20/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U22/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U22/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U3/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U3/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U32/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U32/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U33/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U33/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U36/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U36/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U4/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U4/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U41/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U41/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U44/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U44/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U48/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U48/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U49/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U49/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U50/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U50/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U52/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U52/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U54/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U54/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U59/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U59/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U61/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U61/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U64/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U64/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U69/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U69/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U74/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U74/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U78/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U78/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U79/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U79/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U81/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U81/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U83/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U83/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U86/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U86/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U91/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U91/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U94/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U94/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U95/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U95/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U98/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_5ns_21_1_1_U98/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U13/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U13/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U14/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U14/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U16/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U16/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U27/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U27/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U30/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U30/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U31/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U31/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U40/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U40/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U5/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U5/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U51/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U51/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U55/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U55/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U62/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U62/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U66/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U66/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U7/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U7/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U71/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U71/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U72/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U72/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U75/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U75/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U76/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U76/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U84/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U84/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U85/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U85/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U87/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U87/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U88/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6ns_22_1_1_U88/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U103/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U103/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U105/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U105/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U106/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U106/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U108/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U108/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U34/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U34/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U39/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U39/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U45/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U45/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U46/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U46/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U56/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U56/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U57/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U57/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U6/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U6/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U63/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U63/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U67/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U67/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U89/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U89/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U9/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U9/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U90/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U90/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U92/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U92/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U93/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U93/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U96/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U96/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U99/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_6s_22_1_1_U99/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U1/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U1/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U100/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U100/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U107/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U107/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U23/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U23/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U26/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U26/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U29/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U29/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U38/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U38/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U58/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U58/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U73/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U73/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U97/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7ns_22_1_1_U97/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U101/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U101/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U102/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U102/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U110/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U110/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U35/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U35/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U80/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U80/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U82/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/call_ret1_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_10_5_3_0_config2_s_fu_1314/mul_16s_7s_22_1_1_U82/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_7s_18_1_1_U288/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U283/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U285/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U286/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8ns_18_1_1_U287/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U282/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout multiplier stage ML_4eg_21_i/myproject_bincls_axi_0/inst/grp_myproject_fu_1061/grp_dense_latency_ap_fixed_16_10_5_3_0_ap_fixed_16_10_5_3_0_config4_s_fu_1648/mul_16s_8s_18_1_1_U284/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 233 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./ML_4eg_21_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "13 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4760.031 ; gain = 112.645 ; free physical = 28738 ; free virtual = 50264\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jan 19 14:31:10 2026...\n",
      "[Mon Jan 19 14:31:16 2026] impl_1 finished\n",
      "wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:03:36 . Memory (MB): peak = 1942.652 ; gain = 0.000 ; free physical = 31964 ; free virtual = 53474\n",
      "# if {[get_property PROGRESS [get_runs impl_1]] != \"100%\"} {\n",
      "#     puts \"ERROR: Implementacion fallida. Revisa los logs.\"\n",
      "#     return\n",
      "# }\n",
      "# write_hw_platform -fixed -include_bit -force -file ../myproj/${design_name}-4ge21.xsa\n",
      "INFO: [Project 1-1918] Creating Hardware Platform: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/ML_4eg_21-4ge21.xsa ...\n",
      "INFO: [Project 1-1943] The Hardware Platform can be used for Hardware\n",
      "INFO: [Project 1-1941] Successfully created Hardware Platform: /home/ro/kaleido/repo/github/ml-fpga-deployment-workflow/scripts/automate/myproj/ML_4eg_21-4ge21.xsa\n",
      "INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/XilinxUnified_2022/Vivado/2022.2/data/embeddedsw) loading 0 seconds\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jan 19 14:31:20 2026...\n",
      "\n"
     ]
    }
   ],
   "source": [
    "tcl_file_path = 'tcl/ML_4eg_21_kaledgeLite.tcl' \n",
    "run_vivado_tcl(tcl_file_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "41cda9eb",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "neuralEnv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
