Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu May 05 18:09:57 2016
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file d:/Telops/fir-00251-Proc/Reports/pelicanD/fir_00251_proc_pelicanD_timing_summary_routed.rpt
| Design       : fir_00251_proc_pelicanD
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 4 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 200 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 110 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 186 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 4 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.938     -660.283                    616               312540        0.048        0.000                      0               312304        0.000        0.000                       0                148270  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
CH0_CLK_P                                                                                                                                                        {0.000 6.250}        12.500          80.000          
  clkfbout_ch0_clink_clk_7x80MHz                                                                                                                                 {0.000 6.250}        12.500          80.000          
  proxy_dclk_mult7_b_ch0_clink_clk_7x80MHz                                                                                                                       {0.558 1.451}        1.786           560.000         
  proxy_dclk_out_ch0_clink_clk_7x80MHz                                                                                                                           {8.594 14.844}       12.500          80.000          
  proxy_dclk_out_mult7_ch0_clink_clk_7x80MHz                                                                                                                     {1.451 2.344}        1.786           560.000         
CH1_CLK_P                                                                                                                                                        {0.000 6.250}        12.500          80.000          
  clkfbout_ch1_clink_clk_7x80MHz                                                                                                                                 {0.000 6.250}        12.500          80.000          
  proxy_dclk_mult7_b_ch1_clink_clk_7x80MHz                                                                                                                       {0.558 1.451}        1.786           560.000         
  proxy_dclk_out_ch1_clink_clk_7x80MHz                                                                                                                           {8.594 14.844}       12.500          80.000          
  proxy_dclk_out_mult7_ch1_clink_clk_7x80MHz                                                                                                                     {1.451 2.344}        1.786           560.000         
DRCK_core_mdm_1_0                                                                                                                                                {0.000 16.666}       33.333          30.000          
MGT_CLK_0                                                                                                                                                        {0.000 4.000}        8.000           125.000         
MGT_CLK_1                                                                                                                                                        {0.000 4.000}        8.000           125.000         
SYS_CLK_0                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  freq_refclk_5                                                                                                                                                  {2.344 3.594}        2.500           400.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_16                                                                                                                                          {2.344 4.844}        5.000           200.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_17                                                                                                                                          {2.344 4.844}        5.000           200.000         
  mem_refclk_5                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk_29                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_29                                                                                                                                          {0.000 2.500}        5.000           200.000         
    oserdes_clk_30                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_30                                                                                                                                          {0.000 5.000}        10.000          100.000         
    oserdes_clk_31                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_31                                                                                                                                          {0.000 5.000}        10.000          100.000         
    oserdes_clk_32                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_32                                                                                                                                          {0.000 2.500}        5.000           200.000         
  pll_clk3_out_5                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i_5                                                                                                                                                  {0.000 5.000}        10.000          100.000         
      clk_out1_core_clk_wiz_1_0_2                                                                                                                                {0.000 5.000}        10.000          100.000         
        clk_20M_mmcm_clk_20MHz_1                                                                                                                                 {0.000 25.000}       50.000          20.000          
        clkfbout_mmcm_clk_20MHz_1                                                                                                                                {0.000 25.000}       50.000          20.000          
      clk_out2_core_clk_wiz_1_0_2                                                                                                                                {0.000 3.125}        6.250           160.000         
      clk_out3_core_clk_wiz_1_0_2                                                                                                                                {0.000 2.500}        5.000           200.000         
      clk_out4_core_clk_wiz_1_0_2                                                                                                                                {0.000 10.000}       20.000          50.000          
      clk_out6_core_clk_wiz_1_0_2                                                                                                                                {0.000 6.250}        12.500          80.000          
      clkfbout_core_clk_wiz_1_0_2                                                                                                                                {0.000 5.000}        10.000          100.000         
  pll_clkfbout_5                                                                                                                                                 {0.000 2.500}        5.000           200.000         
  sync_pulse_5                                                                                                                                                   {1.094 3.594}        40.000          25.000          
SYS_CLK_1                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  freq_refclk_4                                                                                                                                                  {2.344 3.594}        2.500           400.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_12                                                                                                                                          {2.344 4.844}        5.000           200.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_13                                                                                                                                          {2.344 4.844}        5.000           200.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_14                                                                                                                                          {2.344 4.844}        5.000           200.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_15                                                                                                                                          {2.344 4.844}        5.000           200.000         
  mem_refclk_4                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk_22                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_22                                                                                                                                          {0.000 2.500}        5.000           200.000         
    oserdes_clk_23                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_23                                                                                                                                          {0.000 2.500}        5.000           200.000         
    oserdes_clk_24                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_24                                                                                                                                          {0.000 2.500}        5.000           200.000         
    oserdes_clk_25                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_25                                                                                                                                          {0.000 2.500}        5.000           200.000         
    oserdes_clk_26                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_26                                                                                                                                          {0.000 5.000}        10.000          100.000         
    oserdes_clk_27                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_27                                                                                                                                          {0.000 5.000}        10.000          100.000         
    oserdes_clk_28                                                                                                                                               {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_28                                                                                                                                          {0.000 5.000}        10.000          100.000         
  pll_clk3_out_4                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i_4                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  pll_clkfbout_4                                                                                                                                                 {0.000 2.500}        5.000           200.000         
  sync_pulse_4                                                                                                                                                   {1.094 3.594}        40.000          25.000          
UPDATE_core_mdm_1_0                                                                                                                                              {0.000 16.666}       33.333          30.000          
data_mgt_tx_out_clk                                                                                                                                              {0.000 4.000}        8.000           125.000         
data_mgt_user_clk_i                                                                                                                                              {0.000 4.000}        8.000           125.000         
exp_mgt_tx_out_clk                                                                                                                                               {0.000 4.000}        8.000           125.000         
exp_mgt_user_clk_i                                                                                                                                               {0.000 4.000}        8.000           125.000         
usart_clk                                                                                                                                                        {0.000 30.000}       60.000          16.667          
video_mgt_tx_out_clk                                                                                                                                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CH0_CLK_P                                                                                                                                                                                                                                                                                                          3.250        0.000                       0                     6  
  clkfbout_ch0_clink_clk_7x80MHz                                                                                                                                                                                                                                                                                  10.900        0.000                       0                     3  
  proxy_dclk_mult7_b_ch0_clink_clk_7x80MHz                                                                                                                                                                                                                                                                         0.186        0.000                       0                     6  
  proxy_dclk_out_ch0_clink_clk_7x80MHz                                                                                                                                 8.071        0.000                      0                  555        0.112        0.000                      0                  555        5.340        0.000                       0                   225  
  proxy_dclk_out_mult7_ch0_clink_clk_7x80MHz                                                                                                                                                                                                                                                                       0.186        0.000                       0                     6  
CH1_CLK_P                                                                                                                                                                                                                                                                                                          3.250        0.000                       0                     6  
  clkfbout_ch1_clink_clk_7x80MHz                                                                                                                                                                                                                                                                                  10.900        0.000                       0                     3  
  proxy_dclk_mult7_b_ch1_clink_clk_7x80MHz                                                                                                                                                                                                                                                                         0.186        0.000                       0                     6  
  proxy_dclk_out_ch1_clink_clk_7x80MHz                                                                                                                                 8.659        0.000                      0                  443        0.055        0.000                      0                  443        5.340        0.000                       0                   177  
  proxy_dclk_out_mult7_ch1_clink_clk_7x80MHz                                                                                                                                                                                                                                                                       0.186        0.000                       0                     6  
DRCK_core_mdm_1_0                                                                                                                                                     13.395        0.000                      0                  236        0.107        0.000                      0                  236       15.886        0.000                       0                   288  
MGT_CLK_0                                                                                                                                                                                                                                                                                                          6.462        0.000                       0                     6  
MGT_CLK_1                                                                                                                                                                                                                                                                                                          6.462        0.000                       0                     4  
SYS_CLK_0                                                                                                                                                              3.784        0.000                      0                   14        0.180        0.000                      0                   14        0.239        0.000                       0                    24  
  freq_refclk_5                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5                                                                                                                                                    1.251        0.000                       0                    16  
      iserdes_clkdiv_16                                                                                                                                                3.230        0.000                      0                   33        0.070        0.000                      0                   33        1.425        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5                                                                                                                                                    1.251        0.000                       0                    16  
      iserdes_clkdiv_17                                                                                                                                                3.236        0.000                      0                   33        0.070        0.000                      0                   33        1.425        0.000                       0                     9  
  mem_refclk_5                                                                                                                                                         1.445        0.000                      0                    1        0.385        0.000                      0                    1        0.625        0.000                       0                     8  
    oserdes_clk_29                                                                                                                                                     1.269        0.000                      0                    4        0.373        0.000                      0                    4        1.251        0.000                       0                    12  
      oserdes_clkdiv_29                                                                                                                                                3.765        0.000                      0                   36        0.069        0.000                      0                   36        1.425        0.000                       0                    11  
    oserdes_clk_30                                                                                                                                                                                                                                                                                                 1.251        0.000                       0                    11  
      oserdes_clkdiv_30                                                                                                                                                8.754        0.000                      0                   40        0.073        0.000                      0                   40        3.925        0.000                       0                    11  
    oserdes_clk_31                                                                                                                                                                                                                                                                                                 1.251        0.000                       0                    12  
      oserdes_clkdiv_31                                                                                                                                                8.760        0.000                      0                   48        0.071        0.000                      0                   48        3.925        0.000                       0                    13  
    oserdes_clk_32                                                                                                                                                     1.277        0.000                      0                    4        0.368        0.000                      0                    4        1.251        0.000                       0                    12  
      oserdes_clkdiv_32                                                                                                                                                3.635        0.000                      0                   36        0.063        0.000                      0                   36        1.425        0.000                       0                    11  
  pll_clk3_out_5                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     4  
    clk_pll_i_5                                                                                                                                                        2.253        0.000                      0                16188        0.056        0.000                      0                16188        3.000        0.000                       0                  6555  
      clk_out1_core_clk_wiz_1_0_2                                                                                                                                      0.026        0.000                      0                66528        0.049        0.000                      0                66528        3.000        0.000                       0                 32612  
        clk_20M_mmcm_clk_20MHz_1                                                                                                                                      41.298        0.000                      0                 1337        0.084        0.000                      0                 1337       24.600        0.000                       0                   649  
        clkfbout_mmcm_clk_20MHz_1                                                                                                                                                                                                                                                                                 48.400        0.000                       0                     3  
      clk_out2_core_clk_wiz_1_0_2                                                                                                                                     -0.134       -1.326                     51               181262        0.048        0.000                      0               181233        2.215        0.000                       0                 89630  
      clk_out3_core_clk_wiz_1_0_2                                                                                                                                                                                                                                                                                  0.239        0.000                       0                     3  
      clk_out4_core_clk_wiz_1_0_2                                                                                                                                      4.787        0.000                      0                 1992        0.087        0.000                      0                 1992        9.090        0.000                       0                  1063  
      clk_out6_core_clk_wiz_1_0_2                                                                                                                                      5.614        0.000                      0                 1422        0.055        0.000                      0                 1422        5.340        0.000                       0                   567  
      clkfbout_core_clk_wiz_1_0_2                                                                                                                                                                                                                                                                                  8.400        0.000                       0                     3  
  pll_clkfbout_5                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
  sync_pulse_5                                                                                                                                                                                                                                                                                                     1.250        0.000                       0                     8  
SYS_CLK_1                                                                                                                                                              3.869        0.000                      0                   14        0.188        0.000                      0                   14        0.239        0.000                       0                    24  
  freq_refclk_4                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                    14  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4                                                                                                                                                    1.251        0.000                       0                    16  
      iserdes_clkdiv_12                                                                                                                                                3.255        0.000                      0                   33        0.070        0.000                      0                   33        1.425        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2                                                                                                                                                    1.251        0.000                       0                    16  
      iserdes_clkdiv_13                                                                                                                                                3.217        0.000                      0                   33        0.070        0.000                      0                   33        1.425        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2                                                                                                                                                    1.251        0.000                       0                    16  
      iserdes_clkdiv_14                                                                                                                                                3.291        0.000                      0                   33        0.070        0.000                      0                   33        1.425        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4                                                                                                                                                    1.251        0.000                       0                    16  
      iserdes_clkdiv_15                                                                                                                                                3.276        0.000                      0                   33        0.070        0.000                      0                   33        1.425        0.000                       0                     9  
  mem_refclk_4                                                                                                                                                         1.445        0.000                      0                    2        0.225        0.000                      0                    2        0.625        0.000                       0                    14  
    oserdes_clk_22                                                                                                                                                     1.267        0.000                      0                    4        0.375        0.000                      0                    4        1.251        0.000                       0                    12  
      oserdes_clkdiv_22                                                                                                                                                3.765        0.000                      0                   36        0.070        0.000                      0                   36        1.425        0.000                       0                    11  
    oserdes_clk_23                                                                                                                                                     1.253        0.000                      0                    4        0.381        0.000                      0                    4        1.251        0.000                       0                    12  
      oserdes_clkdiv_23                                                                                                                                                3.601        0.000                      0                   36        0.074        0.000                      0                   36        1.425        0.000                       0                    11  
    oserdes_clk_24                                                                                                                                                     1.261        0.000                      0                    4        0.377        0.000                      0                    4        1.251        0.000                       0                    12  
      oserdes_clkdiv_24                                                                                                                                                3.609        0.000                      0                   36        0.072        0.000                      0                   36        1.425        0.000                       0                    11  
    oserdes_clk_25                                                                                                                                                     1.275        0.000                      0                    4        0.370        0.000                      0                    4        1.251        0.000                       0                    12  
      oserdes_clkdiv_25                                                                                                                                                3.774        0.000                      0                   36        0.064        0.000                      0                   36        1.425        0.000                       0                    11  
    oserdes_clk_26                                                                                                                                                                                                                                                                                                 1.251        0.000                       0                     7  
      oserdes_clkdiv_26                                                                                                                                                8.744        0.000                      0                   28        0.074        0.000                      0                   28        3.925        0.000                       0                     8  
    oserdes_clk_27                                                                                                                                                                                                                                                                                                 1.251        0.000                       0                     9  
      oserdes_clkdiv_27                                                                                                                                                8.760        0.000                      0                   32        0.074        0.000                      0                   32        3.925        0.000                       0                     9  
    oserdes_clk_28                                                                                                                                                                                                                                                                                                 1.251        0.000                       0                     9  
      oserdes_clkdiv_28                                                                                                                                                8.774        0.000                      0                   36        0.064        0.000                      0                   36        3.925        0.000                       0                    10  
  pll_clk3_out_4                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     9  
    clk_pll_i_4                                                                                                                                                        1.449        0.000                      0                24513        0.054        0.000                      0                24513        3.750        0.000                       0                  9042  
  pll_clkfbout_4                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
  sync_pulse_4                                                                                                                                                                                                                                                                                                     1.250        0.000                       0                    14  
UPDATE_core_mdm_1_0                                                                                                                                                    8.930        0.000                      0                   51        0.316        0.000                      0                   51       16.266        0.000                       0                    44  
data_mgt_tx_out_clk                                                                                                                                                    3.963        0.000                      0                 5913        0.055        0.000                      0                 5913        3.000        0.000                       0                  2910  
data_mgt_user_clk_i                                                                                                                                                    3.906        0.000                      0                 1913        0.058        0.000                      0                 1913        3.000        0.000                       0                  1417  
exp_mgt_tx_out_clk                                                                                                                                                     4.144        0.000                      0                 1982        0.077        0.000                      0                 1982        3.000        0.000                       0                   771  
exp_mgt_user_clk_i                                                                                                                                                     4.179        0.000                      0                 1913        0.085        0.000                      0                 1913        3.000        0.000                       0                  1417  
usart_clk                                                                                                                                                             27.050        0.000                      0                  501        0.106        0.000                      0                  501       29.600        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                   To Clock                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                   --------                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  proxy_dclk_out_ch0_clink_clk_7x80MHz                                                                                                                              -0.854       -1.589                      2                    6        0.081        0.000                      0                    2  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  proxy_dclk_out_ch1_clink_clk_7x80MHz                                                                                                                              -0.706       -1.221                      2                    6        0.097        0.000                      0                    2  
clk_pll_i_5                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5        9.168        0.000                      0                    8       37.151        0.000                      0                    8  
clk_pll_i_5                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5        7.246        0.000                      0                    8       38.078        0.000                      0                    8  
sync_pulse_5                                                                                                                                                 mem_refclk_5                                                                                                                                                       0.988        0.000                      0                    1        0.683        0.000                      0                    1  
oserdes_clk_29                                                                                                                                               oserdes_clkdiv_29                                                                                                                                                  1.651        0.000                      0                   15        0.080        0.000                      0                   15  
oserdes_clk_30                                                                                                                                               oserdes_clkdiv_30                                                                                                                                                  1.651        0.000                      0                   11        0.094        0.000                      0                   11  
oserdes_clk_31                                                                                                                                               oserdes_clkdiv_31                                                                                                                                                  1.578        0.000                      0                   13        0.094        0.000                      0                   13  
oserdes_clk_32                                                                                                                                               oserdes_clkdiv_32                                                                                                                                                  1.651        0.000                      0                   15        0.074        0.000                      0                   15  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  clk_pll_i_5                                                                                                                                                        7.845        0.000                      0                  301        0.060        0.000                      0                  301  
proxy_dclk_out_ch0_clink_clk_7x80MHz                                                                                                                         clk_out1_core_clk_wiz_1_0_2                                                                                                                                        9.135        0.000                      0                    4                                                                        
proxy_dclk_out_ch1_clink_clk_7x80MHz                                                                                                                         clk_out1_core_clk_wiz_1_0_2                                                                                                                                        9.124        0.000                      0                    4                                                                        
clk_pll_i_5                                                                                                                                                  clk_out1_core_clk_wiz_1_0_2                                                                                                                                        7.543        0.000                      0                  155        0.062        0.000                      0                  155  
clk_20M_mmcm_clk_20MHz_1                                                                                                                                     clk_out1_core_clk_wiz_1_0_2                                                                                                                                        5.903        0.000                      0                  228        0.053        0.000                      0                  228  
clk_out6_core_clk_wiz_1_0_2                                                                                                                                  clk_out1_core_clk_wiz_1_0_2                                                                                                                                        9.015        0.000                      0                    8                                                                        
usart_clk                                                                                                                                                    clk_out1_core_clk_wiz_1_0_2                                                                                                                                        6.006        0.000                      0                   22        0.745        0.000                      0                    4  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  clk_20M_mmcm_clk_20MHz_1                                                                                                                                           7.259        0.000                      0                    1        0.117        0.000                      0                    1  
clk_out4_core_clk_wiz_1_0_2                                                                                                                                  clk_out2_core_clk_wiz_1_0_2                                                                                                                                       -1.766     -555.089                    463                  463        0.078        0.000                      0                  463  
clk_pll_i_4                                                                                                                                                  clk_out2_core_clk_wiz_1_0_2                                                                                                                                        7.457        0.000                      0                  285                                                                        
data_mgt_tx_out_clk                                                                                                                                          clk_out2_core_clk_wiz_1_0_2                                                                                                                                        4.597        0.000                      0                  234                                                                        
exp_mgt_tx_out_clk                                                                                                                                           clk_out2_core_clk_wiz_1_0_2                                                                                                                                        4.381        0.000                      0                  117                                                                        
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  clk_out4_core_clk_wiz_1_0_2                                                                                                                                        7.836        0.000                      0                   44        0.061        0.000                      0                   44  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  clk_out6_core_clk_wiz_1_0_2                                                                                                                                       -1.234      -40.359                     46                  100        0.053        0.000                      0                   92  
clk_pll_i_4                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4        9.500        0.000                      0                    8       37.197        0.000                      0                    8  
clk_pll_i_4                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2        8.363        0.000                      0                    8       37.796        0.000                      0                    8  
clk_pll_i_4                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2        7.288        0.000                      0                    8       38.355        0.000                      0                    8  
clk_pll_i_4                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4        6.352        0.000                      0                    8       38.851        0.000                      0                    8  
sync_pulse_4                                                                                                                                                 mem_refclk_4                                                                                                                                                       0.935        0.000                      0                    2        0.630        0.000                      0                    2  
oserdes_clk_22                                                                                                                                               oserdes_clkdiv_22                                                                                                                                                  1.651        0.000                      0                   15        0.081        0.000                      0                   15  
oserdes_clk_23                                                                                                                                               oserdes_clkdiv_23                                                                                                                                                  1.651        0.000                      0                   15        0.085        0.000                      0                   15  
oserdes_clk_24                                                                                                                                               oserdes_clkdiv_24                                                                                                                                                  1.651        0.000                      0                   15        0.083        0.000                      0                   15  
oserdes_clk_25                                                                                                                                               oserdes_clkdiv_25                                                                                                                                                  1.651        0.000                      0                   15        0.075        0.000                      0                   15  
oserdes_clk_26                                                                                                                                               oserdes_clkdiv_26                                                                                                                                                  1.651        0.000                      0                    8        0.094        0.000                      0                    8  
oserdes_clk_27                                                                                                                                               oserdes_clkdiv_27                                                                                                                                                  1.651        0.000                      0                    9        0.094        0.000                      0                    9  
oserdes_clk_28                                                                                                                                               oserdes_clkdiv_28                                                                                                                                                  1.651        0.000                      0                   10        0.094        0.000                      0                   10  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  clk_pll_i_4                                                                                                                                                        6.825        0.000                      0                   12        0.081        0.000                      0                   12  
clk_out2_core_clk_wiz_1_0_2                                                                                                                                  clk_pll_i_4                                                                                                                                                        3.846        0.000                      0                  435                                                                        
clk_out4_core_clk_wiz_1_0_2                                                                                                                                  clk_pll_i_4                                                                                                                                                        4.398        0.000                      0                    1        1.817        0.000                      0                    1  
clk_out2_core_clk_wiz_1_0_2                                                                                                                                  data_mgt_tx_out_clk                                                                                                                                                3.782        0.000                      0                   32                                                                        
data_mgt_user_clk_i                                                                                                                                          data_mgt_tx_out_clk                                                                                                                                                5.790        0.000                      0                  345        0.246        0.000                      0                  345  
data_mgt_tx_out_clk                                                                                                                                          data_mgt_user_clk_i                                                                                                                                                3.474        0.000                      0                  113        0.481        0.000                      0                  113  
clk_out2_core_clk_wiz_1_0_2                                                                                                                                  exp_mgt_tx_out_clk                                                                                                                                                 5.199        0.000                      0                   16                                                                        
exp_mgt_user_clk_i                                                                                                                                           exp_mgt_tx_out_clk                                                                                                                                                 4.616        0.000                      0                  345        0.138        0.000                      0                  345  
data_mgt_tx_out_clk                                                                                                                                          exp_mgt_user_clk_i                                                                                                                                                 3.711        0.000                      0                   27        0.691        0.000                      0                   27  
exp_mgt_tx_out_clk                                                                                                                                           exp_mgt_user_clk_i                                                                                                                                                 3.156        0.000                      0                   87        0.613        0.000                      0                   87  
clk_out1_core_clk_wiz_1_0_2                                                                                                                                  usart_clk                                                                                                                                                          5.902        0.000                      0                   45        0.159        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     UPDATE_core_mdm_1_0                   UPDATE_core_mdm_1_0                        14.792        0.000                      0                    2        0.741        0.000                      0                    2  
**async_default**                     clk_20M_mmcm_clk_20MHz_1              clk_20M_mmcm_clk_20MHz_1                   47.939        0.000                      0                   28        0.348        0.000                      0                   28  
**async_default**                     clk_out1_core_clk_wiz_1_0_2           clk_out1_core_clk_wiz_1_0_2                 3.909        0.000                      0                  726        0.272        0.000                      0                  726  
**async_default**                     clk_out2_core_clk_wiz_1_0_2           clk_out2_core_clk_wiz_1_0_2                 0.868        0.000                      0                 2181        0.089        0.000                      0                 2181  
**async_default**                     clk_out4_core_clk_wiz_1_0_2           clk_out2_core_clk_wiz_1_0_2                -1.845      -53.381                     40                   40        0.335        0.000                      0                   40  
**async_default**                     clk_out1_core_clk_wiz_1_0_2           clk_out6_core_clk_wiz_1_0_2                -0.064       -0.384                      6                   12        0.184        0.000                      0                   12  
**async_default**                     clk_out6_core_clk_wiz_1_0_2           clk_out6_core_clk_wiz_1_0_2                10.539        0.000                      0                    8        0.384        0.000                      0                    8  
**async_default**                     clk_pll_i_4                           clk_pll_i_4                                 6.029        0.000                      0                  183        0.267        0.000                      0                  183  
**async_default**                     clk_pll_i_5                           clk_pll_i_5                                 5.535        0.000                      0                  182        0.243        0.000                      0                  182  
**async_default**                     data_mgt_tx_out_clk                   data_mgt_tx_out_clk                         4.586        0.000                      0                  260        0.253        0.000                      0                  260  
**async_default**                     data_mgt_user_clk_i                   data_mgt_user_clk_i                         6.073        0.000                      0                    4        0.707        0.000                      0                    4  
**async_default**                     exp_mgt_tx_out_clk                    exp_mgt_tx_out_clk                          6.112        0.000                      0                  126        0.365        0.000                      0                  126  
**async_default**                     exp_mgt_user_clk_i                    exp_mgt_user_clk_i                          6.189        0.000                      0                    4        0.533        0.000                      0                    4  
**async_default**                     clk_out1_core_clk_wiz_1_0_2           proxy_dclk_out_ch0_clink_clk_7x80MHz       -1.938       -3.431                      3                    3        0.126        0.000                      0                    3  
**async_default**                     proxy_dclk_out_ch0_clink_clk_7x80MHz  proxy_dclk_out_ch0_clink_clk_7x80MHz        8.640        0.000                      0                    5        0.344        0.000                      0                    5  
**async_default**                     clk_out1_core_clk_wiz_1_0_2           proxy_dclk_out_ch1_clink_clk_7x80MHz       -1.869       -3.504                      3                    3        0.164        0.000                      0                    3  
**async_default**                     proxy_dclk_out_ch1_clink_clk_7x80MHz  proxy_dclk_out_ch1_clink_clk_7x80MHz        9.149        0.000                      0                    5        0.508        0.000                      0                    5  
**async_default**                     usart_clk                             usart_clk                                  57.623        0.000                      0                    6        0.464        0.000                      0                    6  
**default**                           clk_pll_i_4                                                                       1.412        0.000                      0                    2                                                                        
**default**                           clk_pll_i_5                                                                       2.659        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CH0_CLK_P
  To Clock:  CH0_CLK_P

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH0_CLK_P
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { CH0_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600     12.500  10.900  BUFGCTRL_X0Y14   CLINK/U1/U14/U0/clkin1_bufg/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   12.500  87.500  MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000     6.250   3.250   MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     6.250   3.250   MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ch0_clink_clk_7x80MHz
  To Clock:  clkfbout_ch0_clink_clk_7x80MHz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       10.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ch0_clink_clk_7x80MHz
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { CLINK/U1/U14/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     12.500  10.900  BUFGCTRL_X0Y13   CLINK/U1/U14/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   12.500  87.500  MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_mult7_b_ch0_clink_clk_7x80MHz
  To Clock:  proxy_dclk_mult7_b_ch0_clink_clk_7x80MHz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proxy_dclk_mult7_b_ch0_clink_clk_7x80MHz
Waveform:           { 0.558036 1.45089 }
Period:             1.786
Sources:            { CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     1.786   0.186    BUFGCTRL_X0Y9    CLINK/U1/U14/U0/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   1.786   211.574  MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz
  To Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz

Setup :            0  Failing Endpoints,  Worst Slack        8.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.071ns  (required time - arrival time)
  Source:                 CLINK/CH0_DOUT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U2/FSM_onehot_writer_fsm_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch0_clink_clk_7x80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@21.094ns - proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        4.284ns  (logic 0.467ns (10.901%)  route 3.817ns (89.099%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 28.005 - 21.094 ) 
    Source Clock Delay      (SCD):    7.235ns = ( 15.828 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.888     9.482 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     9.482    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.395    11.876 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           2.202    14.078    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.120    14.198 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.573    15.771    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    12.456 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    14.078    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.198 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         1.630    15.828    CLINK/CH0_DOUT_CLK
    SLICE_X16Y75                                                      r  CLINK/CH0_DOUT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y75         FDRE (Prop_fdre_C_Q)         0.308    16.136 f  CLINK/CH0_DOUT_reg[24]/Q
                         net (fo=4, routed)           2.496    18.632    CLINK/O2[24]
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.053    18.685 r  CLINK/FSM_onehot_writer_fsm[8]_i_15/O
                         net (fo=1, routed)           0.547    19.232    FPA/U9/U2/I36
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.053    19.285 r  FPA/U9/U2/FSM_onehot_writer_fsm[8]_i_6/O
                         net (fo=1, routed)           0.379    19.664    FPA/U9/U2/n_2_FSM_onehot_writer_fsm[8]_i_6
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.053    19.717 r  FPA/U9/U2/FSM_onehot_writer_fsm[8]_i_1/O
                         net (fo=9, routed)           0.395    20.112    FPA/U9/U2/n_2_FSM_onehot_writer_fsm[8]_i_1
    SLICE_X1Y10          FDSE                                         r  FPA/U9/U2/FSM_onehot_writer_fsm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    P23                                               0.000    21.094 r  CH0_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.807    21.901 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000    21.901    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    24.003 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.101    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.445    27.659    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098    24.561 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540    26.101    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         1.791    28.005    FPA/U9/U2/FPA_CH1_CLK
    SLICE_X1Y10                                                       r  FPA/U9/U2/FSM_onehot_writer_fsm_reg[0]/C
                         clock pessimism              0.496    28.501    
                         clock uncertainty           -0.074    28.428    
    SLICE_X1Y10          FDSE (Setup_fdse_C_CE)      -0.244    28.184    FPA/U9/U2/FSM_onehot_writer_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         28.184    
                         arrival time                         -20.112    
  -------------------------------------------------------------------
                         slack                                  8.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 FPA/U9/U2/din_p_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U2/dout_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch0_clink_clk_7x80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns - proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.099%)  route 0.055ns (29.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 13.041 - 8.594 ) 
    Source Clock Delay      (SCD):    3.730ns = ( 12.323 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.399     8.993 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     8.993    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.705    10.697 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           0.892    11.589    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    11.615 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.593    12.208    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    11.032 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    11.589    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    11.615 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         0.708    12.323    FPA/U9/U2/FPA_CH1_CLK
    SLICE_X0Y20                                                       r  FPA/U9/U2/din_p_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100    12.423 r  FPA/U9/U2/din_p_reg[26]/Q
                         net (fo=1, routed)           0.055    12.478    FPA/U9/U2/U1/I5[2]
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.028    12.506 r  FPA/U9/U2/U1/dout_o[26]_i_1/O
                         net (fo=1, routed)           0.000    12.506    FPA/U9/U2/n_10_U1
    SLICE_X1Y20          FDRE                                         r  FPA/U9/U2/dout_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.472     9.066 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     9.066    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.106 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.065    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.802    12.897    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    11.447 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    12.065    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         0.946    13.041    FPA/U9/U2/FPA_CH1_CLK
    SLICE_X1Y20                                                       r  FPA/U9/U2/dout_o_reg[26]/C
                         clock pessimism             -0.707    12.334    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.060    12.394    FPA/U9/U2/dout_o_reg[26]
  -------------------------------------------------------------------
                         required time                        -12.394    
                         arrival time                          12.506    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proxy_dclk_out_ch0_clink_clk_7x80MHz
Waveform:           { 8.59375 14.8437 }
Period:             12.500
Sources:            { CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600     12.500  10.900   BUFGCTRL_X0Y2    CLINK/U1/U14/U0/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   12.500  200.860  MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     6.250   5.340    SLICE_X14Y21     FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910     6.250   5.340    SLICE_X14Y20     FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_out_mult7_ch0_clink_clk_7x80MHz
  To Clock:  proxy_dclk_out_mult7_ch0_clink_clk_7x80MHz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proxy_dclk_out_mult7_ch0_clink_clk_7x80MHz
Waveform:           { 1.45089 2.34375 }
Period:             1.786
Sources:            { CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     1.786   0.186    BUFGCTRL_X0Y8    CLINK/U1/U14/U0/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   1.786   211.574  MMCME2_ADV_X1Y2  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CH1_CLK_P
  To Clock:  CH1_CLK_P

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH1_CLK_P
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { CH1_CLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600     12.500  10.900  BUFGCTRL_X0Y12   CLINK/U1/U1/U0/clkin1_bufg/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   12.500  87.500  MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000     6.250   3.250   MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000     6.250   3.250   MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ch1_clink_clk_7x80MHz
  To Clock:  clkfbout_ch1_clink_clk_7x80MHz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       10.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ch1_clink_clk_7x80MHz
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { CLINK/U1/U1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     12.500  10.900  BUFGCTRL_X0Y11   CLINK/U1/U1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   12.500  87.500  MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_mult7_b_ch1_clink_clk_7x80MHz
  To Clock:  proxy_dclk_mult7_b_ch1_clink_clk_7x80MHz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proxy_dclk_mult7_b_ch1_clink_clk_7x80MHz
Waveform:           { 0.558036 1.45089 }
Period:             1.786
Sources:            { CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     1.786   0.186    BUFGCTRL_X0Y7    CLINK/U1/U1/U0/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   1.786   211.574  MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz
  To Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz

Setup :            0  Failing Endpoints,  Worst Slack        8.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 CLINK/U1/U10/RST200ms_TRUE.temp_rst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            CLINK/U1/U32/iserdes_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch1_clink_clk_7x80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@21.094ns - proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        3.035ns  (logic 0.308ns (10.149%)  route 2.727ns (89.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.705ns = ( 27.799 - 21.094 ) 
    Source Clock Delay      (SCD):    7.480ns = ( 16.074 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.872     9.466 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     9.466    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.395    11.861 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           2.202    14.063    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    14.183 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.770    15.953    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.893    12.060 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    14.063    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    14.183 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         1.891    16.074    CLINK/U1/U10/CH1_DOUT_CLK
    SLICE_X2Y29                                                       r  CLINK/U1/U10/RST200ms_TRUE.temp_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.308    16.382 r  CLINK/U1/U10/RST200ms_TRUE.temp_rst_reg[0]/Q
                         net (fo=4, routed)           2.727    19.109    CLINK/U1/U32/DCM_RST
    ILOGIC_X0Y98         ISERDESE2                                    r  CLINK/U1/U32/iserdes_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    N21                                               0.000    21.094 r  CH1_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.792    21.885 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000    21.885    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    23.988 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.086    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.640    27.839    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.659    24.180 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.906    26.086    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         1.600    27.799    CLINK/U1/U32/I1
    ILOGIC_X0Y98                                                      r  CLINK/U1/U32/iserdes_inst/CLKDIV
                         clock pessimism              0.496    28.295    
                         clock uncertainty           -0.074    28.221    
    ILOGIC_X0Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    27.767    CLINK/U1/U32/iserdes_inst
  -------------------------------------------------------------------
                         required time                         27.767    
                         arrival time                         -19.109    
  -------------------------------------------------------------------
                         slack                                  8.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FPA/U9/U3/dout_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch1_clink_clk_7x80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns - proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 13.031 - 8.594 ) 
    Source Clock Delay      (SCD):    3.719ns = ( 12.313 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.384     8.977 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     8.977    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.705    10.682 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           0.892    11.574    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    11.600 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.646    12.246    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.420    10.826 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.748    11.574    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.600 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         0.713    12.313    FPA/U9/U3/FPA_CH2_CLK
    SLICE_X1Y15                                                       r  FPA/U9/U3/dout_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100    12.413 r  FPA/U9/U3/dout_o_reg[2]/Q
                         net (fo=1, routed)           0.099    12.512    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X2Y15          RAMD32                                       r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.456     9.050 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     9.050    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.091 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.050    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.875    12.955    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.716    11.239 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.811    12.050    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         0.951    13.031    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y15                                                       r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.706    12.325    
    SLICE_X2Y15          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    12.457    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -12.457    
                         arrival time                          12.512    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proxy_dclk_out_ch1_clink_clk_7x80MHz
Waveform:           { 8.59375 14.8437 }
Period:             12.500
Sources:            { CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600     12.500  10.900   BUFGCTRL_X0Y3    CLINK/U1/U1/U0/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   12.500  200.860  MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     6.250   5.340    SLICE_X2Y15      FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910     6.250   5.340    SLICE_X2Y15      FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_out_mult7_ch1_clink_clk_7x80MHz
  To Clock:  proxy_dclk_out_mult7_ch1_clink_clk_7x80MHz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proxy_dclk_out_mult7_ch1_clink_clk_7x80MHz
Waveform:           { 1.45089 2.34375 }
Period:             1.786
Sources:            { CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     1.786   0.186    BUFGCTRL_X0Y6    CLINK/U1/U1/U0/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   1.786   211.574  MMCME2_ADV_X0Y1  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  DRCK_core_mdm_1_0
  To Clock:  DRCK_core_mdm_1_0

Setup :            0  Failing Endpoints,  Worst Slack       13.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.395ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DRCK_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by DRCK_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DRCK_core_mdm_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DRCK_core_mdm_1_0 fall@16.667ns - DRCK_core_mdm_1_0 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.375ns (12.898%)  route 2.532ns (87.102%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 19.992 - 16.667 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRCK_core_mdm_1_0 rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.785     1.785    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.120     1.905 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK/O
                         net (fo=287, routed)         1.784     3.689    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0
    SLICE_X61Y45                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.269     3.958 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=4, routed)           1.097     5.056    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.053     5.109 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.632     5.740    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_0_SYNC_FDRE_i_2
    SLICE_X46Y45         LUT4 (Prop_lut4_I3_O)        0.053     5.793 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.804     6.597    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X34Y41         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock DRCK_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.529    18.196    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.113    18.309 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK/O
                         net (fo=287, routed)         1.683    19.992    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0
    SLICE_X34Y41                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.277    20.269    
                         clock uncertainty           -0.035    20.233    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.242    19.991    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 13.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DRCK_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DRCK_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DRCK_core_mdm_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DRCK_core_mdm_1_0 rise@0.000ns - DRCK_core_mdm_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.344%)  route 0.311ns (75.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DRCK_core_mdm_1_0 rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     0.840 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK/O
                         net (fo=287, routed)         0.596     1.436    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0
    SLICE_X56Y50                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.100     1.536 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.311     1.847    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in
    SLICE_X61Y45         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DRCK_core_mdm_1_0 rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.946     0.946    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_1_Use_E2.BSCANE2_I
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     0.976 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK/O
                         net (fo=287, routed)         0.887     1.863    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0
    SLICE_X61Y45                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                         clock pessimism             -0.164     1.699    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.041     1.740    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DRCK_core_mdm_1_0
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600     33.333  31.733  BUFGCTRL_X0Y24  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780     16.666  15.886  SLICE_X50Y44    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780     16.666  15.886  SLICE_X50Y44    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MGT_CLK_0
  To Clock:  MGT_CLK_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGT_CLK_0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { AURORA_CLK_P0 }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462  GTXE2_CHANNEL_X0Y0  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  MGT_CLK_1
  To Clock:  MGT_CLK_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGT_CLK_1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { AURORA_CLK_P1 }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462  GTXE2_CHANNEL_X0Y4  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_0
  To Clock:  SYS_CLK_0

Setup :            0  Failing Endpoints,  Worst Slack        3.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_0 rise@5.000ns - SYS_CLK_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.308ns (26.583%)  route 0.851ns (73.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 9.498 - 5.000 ) 
    Source Clock Delay      (SCD):    4.804ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_0 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.193     3.055    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     3.175 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          1.629     4.804    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X8Y209                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y209         FDPE (Prop_fdpe_C_Q)         0.308     5.112 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[5]/Q
                         net (fo=1, routed)           0.851     5.962    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_rst_ref_sync_r_reg[5]
    SLICE_X5Y221         FDPE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_0 rise edge)
                                                      5.000     5.000 r  
    R21                                               0.000     5.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     5.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.091     7.872    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.985 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          1.513     9.498    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X5Y221                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]/C
                         clock pessimism              0.329     9.827    
                         clock uncertainty           -0.035     9.791    
    SLICE_X5Y221         FDPE (Setup_fdpe_C_D)       -0.045     9.746    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.746    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  3.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_0 rise@0.000ns - SYS_CLK_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.871%)  route 0.113ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_0 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.891     1.264    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.290 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          0.677     1.967    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X0Y211                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDPE (Prop_fdpe_C_Q)         0.100     2.067 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[11]/Q
                         net (fo=1, routed)           0.113     2.180    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_rst_ref_sync_r_reg[11]
    SLICE_X0Y211         FDPE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_0 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.958     1.404    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.434 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          0.902     2.336    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X0Y211                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]/C
                         clock pessimism             -0.369     1.967    
    SLICE_X0Y211         FDPE (Hold_fdpe_C_D)         0.033     2.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { SYS_CLK_P0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            4.761     5.000   0.239  IDELAYCTRL_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_iodelay_ctrl/u_idelayctrl/REFCLK
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X0Y4   ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X0Y4   ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk_5
  To Clock:  freq_refclk_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk_5
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required  Actual  Slack  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250     2.500   1.250  PHASER_OUT_PHY_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500     2.500   0.000  PHASER_OUT_PHY_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562     1.250   0.688  PHASER_REF_X0Y4       ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563     1.250   0.687  PHASER_IN_PHY_X0Y16   ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.249     2.500   1.251  ILOGIC_X0Y201  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_16
  To Clock:  iserdes_clkdiv_16

Setup :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_16  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_16  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_16 rise@7.344ns - iserdes_clkdiv_16 rise@2.344ns)
  Data Path Delay:        0.770ns  (logic 0.373ns (48.418%)  route 0.397ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.523ns = ( 12.867 - 7.344 ) 
    Source Clock Delay      (SCD):    6.242ns = ( 8.585 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_16 rise edge)
                                                      2.344     2.344 r  
    R21                                               0.000     2.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     3.205 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     4.936    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.024 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.631     5.655    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     7.996 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.169 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.416     8.585    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y202                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y202        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.373     8.958 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.397     9.356    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_16 rise edge)
                                                      7.344     7.344 r  
    R21                                               0.000     7.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     7.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     8.125 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     9.734    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.817 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.584    10.401    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    12.704 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.867 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.867    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.303    13.169    
                         clock uncertainty           -0.056    13.113    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.528    12.585    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  3.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_16  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_16  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_16 rise@2.344ns - iserdes_clkdiv_16 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 6.093 - 2.344 ) 
    Source Clock Delay      (SCD):    3.526ns = ( 5.870 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_16 rise edge)
                                                      2.344     2.344 r  
    R21                                               0.000     2.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     2.717 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     3.479    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.529 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.249     3.778    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     5.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.870 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.928 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.928    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X0Y16        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_16 rise edge)
                                                      2.344     2.344 r  
    R21                                               0.000     2.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     2.789 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     3.636    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.689 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.281     3.970    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     5.997 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     6.093 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     6.093    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.223     5.870    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.858    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.858    
                         arrival time                           5.928    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_16
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.500     5.000   2.500  IN_FIFO_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.249     2.500   1.251  ILOGIC_X0Y238  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_17
  To Clock:  iserdes_clkdiv_17

Setup :            0  Failing Endpoints,  Worst Slack        3.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_17  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_17  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_17
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_17 rise@7.344ns - iserdes_clkdiv_17 rise@2.344ns)
  Data Path Delay:        0.770ns  (logic 0.373ns (48.418%)  route 0.397ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 12.848 - 7.344 ) 
    Source Clock Delay      (SCD):    6.216ns = ( 8.559 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_17 rise edge)
                                                      2.344     2.344 r  
    R21                                               0.000     2.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     3.205 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     4.936    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.024 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.611     5.635    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     7.976 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.149 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.410     8.559    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y238                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y238        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.373     8.932 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.397     9.330    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X0Y19        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_17 rise edge)
                                                      7.344     7.344 r  
    R21                                               0.000     7.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     7.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     8.125 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     9.734    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.817 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.565    10.382    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    12.685 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.848 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.848    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X0Y19                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.302    13.149    
                         clock uncertainty           -0.056    13.093    
    IN_FIFO_X0Y19        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.528    12.565    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  3.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_17  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_17  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_17
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_17 rise@2.344ns - iserdes_clkdiv_17 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 6.075 - 2.344 ) 
    Source Clock Delay      (SCD):    3.509ns = ( 5.853 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_17 rise edge)
                                                      2.344     2.344 r  
    R21                                               0.000     2.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     2.717 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     3.479    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.529 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.232     3.761    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     5.763 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.853 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.911 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.911    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X0Y19        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_17 rise edge)
                                                      2.344     2.344 r  
    R21                                               0.000     2.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     2.789 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     3.636    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.689 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.263     3.952    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     5.979 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     6.075 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     6.075    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X0Y19                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.222     5.853    
    IN_FIFO_X0Y19        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.841    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.841    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_17
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.500     5.000   2.500  IN_FIFO_X0Y19  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X0Y19  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X0Y19  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk_5
  To Clock:  mem_refclk_5

Setup :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk_5 rise@2.500ns - mem_refclk_5 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.576ns (58.241%)  route 0.413ns (41.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 5.558 - 2.500 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.632     3.313    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X0Y4     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.889 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.413     4.302    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/n_1_phy_control_i
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_5 rise edge)
                                                      2.500     2.500 r  
    R21                                               0.000     2.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     3.281 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     4.890    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.973 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.585     5.558    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.255     5.813    
                         clock uncertainty           -0.056     5.757    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.010     5.747    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk_5 rise@0.000ns - mem_refclk_5 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.340ns (65.637%)  route 0.178ns (34.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.237     1.422    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X0Y4     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.762 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.178     1.940    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/n_1_phy_control_i
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.268     1.614    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.192     1.422    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.555    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk_5
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required  Actual  Slack    Location          Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK  n/a            1.250     2.500   1.250    PHY_CONTROL_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000   2.500   157.500  PLLE2_ADV_X0Y4    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK  n/a            0.625     1.250   0.625    PHY_CONTROL_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.625     1.250   0.625    PHY_CONTROL_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_29
  To Clock:  oserdes_clk_29

Setup :            0  Failing Endpoints,  Worst Slack        1.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_29'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_29'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_29
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_29 fall@3.750ns - oserdes_clk_29 fall@1.250ns)
  Data Path Delay:        0.850ns  (logic 0.482ns (56.732%)  route 0.368ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.413ns = ( 13.163 - 3.750 ) 
    Source Clock Delay      (SCD):    9.464ns = ( 10.714 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_29 fall edge)
                                                      1.250     1.250 f  
    R21                                               0.000     1.250 f  SYS_CLK_P0
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     2.112 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     3.843    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.931 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.626     4.557    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     8.183 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.530    10.714 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.482    11.196 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.368    11.563    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_29 fall edge)
                                                      3.750     3.750 f  
    R21                                               0.000     3.750 f  SYS_CLK_P0
                         net (fo=0)                   0.000     3.750    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     4.531 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     6.140    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.223 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.579     6.802    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    10.348 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.461    12.809 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.354    13.163    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.404    13.568    
                         clock uncertainty           -0.056    13.512    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.679    12.833    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_29'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_29'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_29
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_29 fall@1.250ns - oserdes_clk_29 fall@1.250ns)
  Data Path Delay:        0.486ns  (logic 0.346ns (71.155%)  route 0.140ns (28.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.473ns = ( 8.723 - 1.250 ) 
    Source Clock Delay      (SCD):    6.955ns = ( 8.205 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_29 fall edge)
                                                      1.250     1.250 f  
    R21                                               0.000     1.250 f  SYS_CLK_P0
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     1.623 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     2.385    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.435 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.240     2.675    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.882 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.205 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     8.551 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.140     8.692    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y208        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_29 fall edge)
                                                      1.250     1.250 f  
    R21                                               0.000     1.250 f  SYS_CLK_P0
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     1.696 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     2.543    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.596 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.271     2.867    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.137 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.523 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     8.723    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.318     8.405    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     8.318    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.318    
                         arrival time                           8.692    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_29
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.249     2.500   1.251  OLOGIC_X0Y208  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_29
  To Clock:  oserdes_clkdiv_29

Setup :            0  Failing Endpoints,  Worst Slack        3.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_29  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_29  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_29
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_29 rise@5.000ns - oserdes_clkdiv_29 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.102ns = ( 12.102 - 5.000 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_29 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.626     3.307    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.933 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.090 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.090    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.624     7.714 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.363     8.078    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q6[0]
    OLOGIC_X0Y209        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_29 rise edge)
                                                      5.000     5.000 r  
    R21                                               0.000     5.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     5.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     7.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.579     8.052    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.598 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.746 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.356    12.102    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.344    12.446    
                         clock uncertainty           -0.056    12.391    
    OLOGIC_X0Y209        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    11.843    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.843    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  3.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_29  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_29  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_29
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_29 rise@0.000ns - oserdes_clkdiv_29 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.150ns (51.678%)  route 0.140ns (48.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.175ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_29 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.240     1.425    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.632 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.715 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.715    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.150     4.865 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.140     5.005    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q2[1]
    OLOGIC_X0Y203        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_29 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.271     1.617    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.887 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.975 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.200     5.175    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.260     4.915    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     4.936    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.936    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_29
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     5.000   2.500  OUT_FIFO_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_30
  To Clock:  oserdes_clk_30

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_30
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.249     2.500   1.251  OLOGIC_X0Y219  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_30
  To Clock:  oserdes_clkdiv_30

Setup :            0  Failing Endpoints,  Worst Slack        8.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_30  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_30  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_30
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_30 rise@10.000ns - oserdes_clkdiv_30 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.082ns = ( 17.082 - 10.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_30 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.616     3.297    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.923 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.080 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.080    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.624     7.704 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.363     8.068    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X0Y219        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_30 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.570    13.043    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.589 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.737 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.345    17.082    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.343    17.425    
                         clock uncertainty           -0.056    17.370    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    16.822    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.822    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  8.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_30  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_30  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_30
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_30 rise@0.000ns - oserdes_clkdiv_30 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.150ns (51.678%)  route 0.140ns (48.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_30 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.231     1.416    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.623 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.706 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.706    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.150     4.856 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.140     4.996    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X0Y215        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_30 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.261     1.607    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.877 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.965 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.196     5.161    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.259     4.902    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     4.923    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.923    
                         arrival time                           4.996    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_30
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     10.000  7.500  OUT_FIFO_X0Y17  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X0Y17  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X0Y17  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_31
  To Clock:  oserdes_clk_31

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_31
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.249     2.500   1.251  OLOGIC_X0Y225  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_31
  To Clock:  oserdes_clkdiv_31

Setup :            0  Failing Endpoints,  Worst Slack        8.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_31  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_31  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_31
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_31 rise@10.000ns - oserdes_clkdiv_31 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.097ns = ( 17.097 - 10.000 ) 
    Source Clock Delay      (SCD):    7.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_31 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.626     3.307    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.933 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.090 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     7.090    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.624     7.714 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.363     8.078    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X0Y231        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_31 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.579    13.052    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.598 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.746 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    17.097    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.344    17.441    
                         clock uncertainty           -0.056    17.386    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    16.838    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.838    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  8.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_31  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_31  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_31
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_31 rise@0.000ns - oserdes_clkdiv_31 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.150ns (51.678%)  route 0.140ns (48.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.173ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_31 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.240     1.425    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.632 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.715 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.715    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.150     4.865 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.140     5.005    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X0Y227        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_31 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.271     1.617    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.887 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.975 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.198     5.173    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.260     4.913    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     4.934    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.934    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_31
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     10.000  7.500  OUT_FIFO_X0Y18  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X0Y18  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X0Y18  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_32
  To Clock:  oserdes_clk_32

Setup :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_32'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_32'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_32 fall@3.750ns - oserdes_clk_32 fall@1.250ns)
  Data Path Delay:        0.850ns  (logic 0.482ns (56.732%)  route 0.368ns (43.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.412ns = ( 13.162 - 3.750 ) 
    Source Clock Delay      (SCD):    9.454ns = ( 10.704 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_32 fall edge)
                                                      1.250     1.250 f  
    R21                                               0.000     1.250 f  SYS_CLK_P0
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     2.112 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     3.843    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.931 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.616     4.547    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     8.173 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.530    10.704 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.482    11.186 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.368    11.553    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y244        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_32 fall edge)
                                                      3.750     3.750 f  
    R21                                               0.000     3.750 f  SYS_CLK_P0
                         net (fo=0)                   0.000     3.750    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     4.531 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     6.140    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.223 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.570     6.793    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    10.339 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.461    12.800 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.362    13.162    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y244                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.403    13.566    
                         clock uncertainty           -0.056    13.510    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D1)      -0.679    12.831    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_32'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_32'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_32 fall@1.250ns - oserdes_clk_32 fall@1.250ns)
  Data Path Delay:        0.486ns  (logic 0.346ns (71.155%)  route 0.140ns (28.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.468ns = ( 8.718 - 1.250 ) 
    Source Clock Delay      (SCD):    6.946ns = ( 8.196 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_32 fall edge)
                                                      1.250     1.250 f  
    R21                                               0.000     1.250 f  SYS_CLK_P0
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     1.623 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     2.385    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.435 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.231     2.666    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.873 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.196 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     8.542 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.140     8.683    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y244        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_32 fall edge)
                                                      1.250     1.250 f  
    R21                                               0.000     1.250 f  SYS_CLK_P0
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     1.696 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     2.543    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.596 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.261     2.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.127 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.513 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     8.718    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y244                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.317     8.401    
    OLOGIC_X0Y244        ODDR (Hold_oddr_C_D2)       -0.087     8.314    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.314    
                         arrival time                           8.683    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_32
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.249     2.500   1.251  OLOGIC_X0Y244  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_32
  To Clock:  oserdes_clkdiv_32

Setup :            0  Failing Endpoints,  Worst Slack        3.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_32  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_32  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_32 rise@5.000ns - oserdes_clkdiv_32 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.624ns (55.273%)  route 0.505ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.105ns = ( 12.105 - 5.000 ) 
    Source Clock Delay      (SCD):    7.080ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_32 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.616     3.297    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.923 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.080 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.080    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.624     7.704 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.505     8.209    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q1[3]
    OLOGIC_X0Y238        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_32 rise edge)
                                                      5.000     5.000 r  
    R21                                               0.000     5.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     5.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     7.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.570     8.043    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.589 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.737 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.368    12.105    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.343    12.448    
                         clock uncertainty           -0.056    12.393    
    OLOGIC_X0Y238        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.548    11.845    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.845    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  3.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_32  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_32  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_32 rise@0.000ns - oserdes_clkdiv_32 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.150ns (51.678%)  route 0.140ns (48.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_32 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.231     1.416    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.623 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.706 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.706    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.150     4.856 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.140     4.996    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q2[1]
    OLOGIC_X0Y239        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_32 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.261     1.607    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.877 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.965 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.206     5.171    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.259     4.912    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.021     4.933    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.933    
                         arrival time                           4.996    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_32
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     5.000   2.500  OUT_FIFO_X0Y19  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X0Y19  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X0Y19  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out_5
  To Clock:  pll_clk3_out_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out_5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFH/I             n/a            1.600     10.000  8.400   BUFHCE_X0Y48     ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_5
  To Clock:  clk_pll_i_5

Setup :            0  Failing Endpoints,  Worst Slack        2.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_5 rise@10.000ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 0.953ns (12.355%)  route 6.761ns (87.645%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.444     4.536    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/CLK
    SLICE_X8Y188                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.308     4.844 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg/Q
                         net (fo=81, routed)          2.933     7.777    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]
    SLICE_X19Y113        LUT3 (Prop_lut3_I1_O)        0.065     7.842 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/req_row_r_lcl[11]_i_1/O
                         net (fo=8, routed)           3.827    11.669    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/I71[11]
    SLICE_X26Y203        LUT6 (Prop_lut6_I2_O)        0.170    11.839 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/row_hit_r_i_4/O
                         net (fo=1, routed)           0.000    11.839    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/S[0]
    SLICE_X26Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    12.072 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.072    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/n_0_row_hit_r_reg_i_2
    SLICE_X26Y204        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.177    12.249 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg_i_1/CO[0]
                         net (fo=1, routed)           0.000    12.249    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_ns
    SLICE_X26Y204        FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_5 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.413    14.309    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/CLK
    SLICE_X26Y204                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg/C
                         clock pessimism              0.206    14.515    
                         clock uncertainty           -0.060    14.454    
    SLICE_X26Y204        FDRE (Setup_fdre_C_D)        0.048    14.502    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/row_hit_r_reg
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_5 rise@0.000ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.283ns (66.862%)  route 0.140ns (33.138%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.537     1.694    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/CLK
    SLICE_X37Y199                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y199        FDRE (Prop_fdre_C_Q)         0.100     1.794 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]/Q
                         net (fo=2, routed)           0.140     1.933    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]
    SLICE_X37Y199        LUT1 (Prop_lut1_I0_O)        0.028     1.961 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[8]_i_5/O
                         net (fo=1, routed)           0.000     1.961    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r[8]_i_5
    SLICE_X37Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.075 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.076    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_0_zq_cntrl.zq_timer.zq_timer_r_reg[8]_i_1
    SLICE_X37Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.117 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.117    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/n_7_zq_cntrl.zq_timer.zq_timer_r_reg[12]_i_1
    SLICE_X37Y200        FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.841     2.149    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/CLK
    SLICE_X37Y200                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]/C
                         clock pessimism             -0.159     1.990    
    SLICE_X37Y200        FDRE (Hold_fdre_C_D)         0.071     2.061    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i_5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     IN_FIFO/RDCLK       n/a            2.500     10.000  7.500   IN_FIFO_X0Y16    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@10.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 0.282ns (3.094%)  route 8.832ns (96.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.640     4.732    ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/Clk
    SLICE_X10Y80                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.282     5.014 r  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=109, routed)         8.832    13.846    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/s_axi_wdata[19]
    RAMB36_X6Y11         RAMB36E1                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    14.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    11.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    12.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.574    14.469    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/s_axi_aclk
    RAMB36_X6Y11                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.208    14.677    
                         clock uncertainty           -0.082    14.596    
    RAMB36_X6Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.724    13.872    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ACQ/CALIB/CONFIG/calib_block_array_reg[1][hder_info][block_act_posix][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/CALIB/CONFIG/CALIB_BLOCK_INFO_ARRAY_reg[1][hder_info][block_act_posix][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.562%)  route 0.250ns (71.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.609     1.766    ACQ/CALIB/CONFIG/clk_100
    SLICE_X30Y50                                                      r  ACQ/CALIB/CONFIG/calib_block_array_reg[1][hder_info][block_act_posix][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.100     1.866 r  ACQ/CALIB/CONFIG/calib_block_array_reg[1][hder_info][block_act_posix][4]/Q
                         net (fo=1, routed)           0.250     2.116    ACQ/CALIB/CONFIG/calib_block_array_reg[1][hder_info][block_act_posix]__0[4]
    SLICE_X34Y47         FDRE                                         r  ACQ/CALIB/CONFIG/CALIB_BLOCK_INFO_ARRAY_reg[1][hder_info][block_act_posix][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.899     2.207    ACQ/CALIB/CONFIG/clk_100
    SLICE_X34Y47                                                      r  ACQ/CALIB/CONFIG/CALIB_BLOCK_INFO_ARRAY_reg[1][hder_info][block_act_posix][4]/C
                         clock pessimism             -0.179     2.028    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.039     2.067    ACQ/CALIB/CONFIG/CALIB_BLOCK_INFO_ARRAY_reg[1][hder_info][block_act_posix][4]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_core_clk_wiz_1_0_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     10.000  6.000   XADC_X0Y0        ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  ACQ/U8/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  ACQ/U8/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  ACQ/U8/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20M_mmcm_clk_20MHz_1
  To Clock:  clk_20M_mmcm_clk_20MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       41.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.298ns  (required time - arrival time)
  Source:                 ACQ/IRIG/U3/U1/threshold_i4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ACQ/IRIG/U3/U1/threshold_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_mmcm_clk_20MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_mmcm_clk_20MHz_1 rise@50.000ns - clk_20M_mmcm_clk_20MHz_1 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 5.819ns (70.441%)  route 2.442ns (29.559%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 54.564 - 50.000 ) 
    Source Clock Delay      (SCD):    4.940ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.967     5.059    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459     0.600 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374     2.974    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.094 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         1.846     4.940    ACQ/IRIG/U3/U1/clk_20M
    DSP48_X2Y12                                                       r  ACQ/IRIG/U3/U1/threshold_i4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      3.398     8.338 f  ACQ/IRIG/U3/U1/threshold_i4/P[16]
                         net (fo=1, routed)           1.092     9.430    ACQ/IRIG/U3/U1/n_91_threshold_i4
    SLICE_X37Y30         LUT4 (Prop_lut4_I3_O)        0.053     9.483 r  ACQ/IRIG/U3/U1/threshold_i1_i_2/O
                         net (fo=1, routed)           0.000     9.483    ACQ/IRIG/U3/U1/n_2_threshold_i1_i_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     9.716 r  ACQ/IRIG/U3/U1/threshold_i1_i_1/CO[3]
                         net (fo=2, routed)           0.563    10.280    ACQ/IRIG/U3/U1/threshold_i3
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[16])
                                                      2.135    12.415 r  ACQ/IRIG/U3/U1/threshold_i1/P[16]
                         net (fo=1, routed)           0.786    13.201    ACQ/IRIG/U3/U1/p_0_in[7]
    SLICE_X33Y24         FDRE                                         r  ACQ/IRIG/U3/U1/threshold_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                     50.000    50.000 r  
    R21                                               0.000    50.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    50.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    50.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    52.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    52.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    53.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    53.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    54.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    51.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    52.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    52.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    54.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    51.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    52.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    52.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.835    54.731    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208    50.523 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262    52.785    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    52.898 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         1.666    54.564    ACQ/IRIG/U3/U1/clk_20M
    SLICE_X33Y24                                                      r  ACQ/IRIG/U3/U1/threshold_i_reg[7]/C
                         clock pessimism              0.282    54.846    
                         clock uncertainty           -0.302    54.544    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)       -0.045    54.499    ACQ/IRIG/U3/U1/threshold_i_reg[7]
  -------------------------------------------------------------------
                         required time                         54.499    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                 41.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ACQ/IRIG/U5/no_valid_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ACQ/IRIG/U5/no_valid_input_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_mmcm_clk_20MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_mmcm_clk_20MHz_1 rise@0.000ns - clk_20M_mmcm_clk_20MHz_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.699     1.856    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654     0.202 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931     1.133    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.159 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         0.683     1.842    ACQ/IRIG/U5/clk_20M
    SLICE_X19Y10                                                      r  ACQ/IRIG/U5/no_valid_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.100     1.942 r  ACQ/IRIG/U5/no_valid_input_reg/Q
                         net (fo=1, routed)           0.054     1.996    ACQ/IRIG/U5/U1/I3
    SLICE_X18Y10         LUT4 (Prop_lut4_I3_O)        0.028     2.024 r  ACQ/IRIG/U5/U1/no_valid_input_latch_i_1/O
                         net (fo=1, routed)           0.000     2.024    ACQ/IRIG/U5/no_valid_input_latch1_out
    SLICE_X18Y10         FDRE                                         r  ACQ/IRIG/U5/no_valid_input_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.948     2.256    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972     0.284 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996     1.280    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.310 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         0.923     2.233    ACQ/IRIG/U5/clk_20M
    SLICE_X18Y10                                                      r  ACQ/IRIG/U5/no_valid_input_latch_reg/C
                         clock pessimism             -0.380     1.853    
    SLICE_X18Y10         FDRE (Hold_fdre_C_D)         0.087     1.940    ACQ/IRIG/U5/no_valid_input_latch_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20M_mmcm_clk_20MHz_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { ACQ/U8/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600     50.000  48.400   BUFGCTRL_X0Y1    ACQ/U8/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   50.000  163.360  MMCME2_ADV_X1Y0  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400     25.000  24.600   SLICE_X15Y2      ACQ/IRIG/U2/raw_clock_in_reg_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     25.000  24.650   SLICE_X27Y19     ACQ/IRIG/U1/U1/acq_fsm_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clk_20MHz_1
  To Clock:  clkfbout_mmcm_clk_20MHz_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       48.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clk_20MHz_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { ACQ/U8/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     50.000  48.400  BUFGCTRL_X0Y15   ACQ/U8/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X1Y0  ACQ/U8/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_core_clk_wiz_1_0_2
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :           51  Failing Endpoints,  Worst Slack       -0.134ns,  Total Violation       -1.326ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 ACQ/BUF_MNG/BUF_CTRL/U2F/Q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ACQ/BUF_MNG/FSM/end_loc_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_core_clk_wiz_1_0_2 rise@6.250ns - clk_out2_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.946ns (31.157%)  route 4.300ns (68.843%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.180ns = ( 10.430 - 6.250 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       1.392     4.484    ACQ/BUF_MNG/BUF_CTRL/U2F/CLK_DATA
    SLICE_X59Y100                                                     r  ACQ/BUF_MNG/BUF_CTRL/U2F/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.269     4.753 f  ACQ/BUF_MNG/BUF_CTRL/U2F/Q_reg[17]/Q
                         net (fo=11, routed)          0.959     5.711    ACQ/BUF_MNG/FSM/NB_IMG_PRE[17]
    SLICE_X62Y105        LUT4 (Prop_lut4_I3_O)        0.053     5.764 r  ACQ/BUF_MNG/FSM/start_loc_s[31]_i_39/O
                         net (fo=2, routed)           0.539     6.303    ACQ/BUF_MNG/FSM/n_2_start_loc_s[31]_i_39
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     6.627 r  ACQ/BUF_MNG/FSM/start_loc_s_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.627    ACQ/BUF_MNG/FSM/n_2_start_loc_s_reg[31]_i_19
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.685 f  ACQ/BUF_MNG/FSM/start_loc_s_reg[31]_i_5/CO[3]
                         net (fo=129, routed)         0.633     7.318    ACQ/BUF_MNG/FSM/n_2_start_loc_s_reg[31]_i_5
    SLICE_X59Y106        LUT4 (Prop_lut4_I3_O)        0.227     7.545 r  ACQ/BUF_MNG/FSM/end_loc_s[11]_i_17/O
                         net (fo=2, routed)           0.443     7.988    ACQ/BUF_MNG/FSM/n_2_end_loc_s[11]_i_17
    SLICE_X59Y107        LUT5 (Prop_lut5_I4_O)        0.168     8.156 r  ACQ/BUF_MNG/FSM/end_loc_s[11]_i_21/O
                         net (fo=1, routed)           0.000     8.156    ACQ/BUF_MNG/FSM/n_2_end_loc_s[11]_i_21
    SLICE_X59Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     8.469 r  ACQ/BUF_MNG/FSM/end_loc_s_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.469    ACQ/BUF_MNG/FSM/n_2_end_loc_s_reg[11]_i_9
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.527 r  ACQ/BUF_MNG/FSM/end_loc_s_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.527    ACQ/BUF_MNG/FSM/n_2_end_loc_s_reg[15]_i_9
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.585 r  ACQ/BUF_MNG/FSM/end_loc_s_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.585    ACQ/BUF_MNG/FSM/n_2_end_loc_s_reg[19]_i_9
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.798 r  ACQ/BUF_MNG/FSM/end_loc_s_reg[23]_i_9/O[1]
                         net (fo=1, routed)           1.058     9.856    ACQ/BUF_MNG/FSM/n_8_end_loc_s_reg[23]_i_9
    SLICE_X42Y100        LUT4 (Prop_lut4_I1_O)        0.152    10.008 r  ACQ/BUF_MNG/FSM/end_loc_s[21]_i_2/O
                         net (fo=1, routed)           0.668    10.676    ACQ/BUF_MNG/FSM/n_2_end_loc_s[21]_i_2
    SLICE_X51Y106        LUT5 (Prop_lut5_I2_O)        0.053    10.729 r  ACQ/BUF_MNG/FSM/end_loc_s[21]_i_1/O
                         net (fo=1, routed)           0.000    10.729    ACQ/BUF_MNG/FSM/n_2_end_loc_s[21]_i_1
    SLICE_X51Y106        FDRE                                         r  ACQ/BUF_MNG/FSM/end_loc_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      6.250     6.250 r  
    R21                                               0.000     6.250 r  SYS_CLK_P0
                         net (fo=0)                   0.000     6.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     7.031 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     8.640    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.723 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091     9.814    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079     9.893 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    10.711    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439     7.272 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761     9.033    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     9.146 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    10.578    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.090     7.488 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     9.033    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.113     9.146 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       1.284    10.430    ACQ/BUF_MNG/FSM/CLK_DATA
    SLICE_X51Y106                                                     r  ACQ/BUF_MNG/FSM/end_loc_s_reg[21]/C
                         clock pessimism              0.206    10.636    
                         clock uncertainty           -0.075    10.560    
    SLICE_X51Y106        FDRE (Setup_fdre_C_D)        0.035    10.595    ACQ/BUF_MNG/FSM/end_loc_s_reg[21]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                 -0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_180_185/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_core_clk_wiz_1_0_2 rise@0.000ns - clk_out2_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.884%)  route 0.109ns (52.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       0.667     1.824    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/aclk
    SLICE_X106Y50                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.100     1.924 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[181]/Q
                         net (fo=1, routed)           0.109     2.033    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_180_185/DIA0
    SLICE_X104Y50        RAMD32                                       r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_180_185/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       0.885     2.193    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_180_185/WCLK
    SLICE_X104Y50                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_180_185/RAMA/CLK
                         clock pessimism             -0.339     1.854    
    SLICE_X104Y50        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_180_185/RAMA
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_core_clk_wiz_1_0_2
Waveform:           { 0 3.125 }
Period:             6.250
Sources:            { ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.292     6.250   2.958    DSP48_X3Y49      ACQ/BUF_MNG/FSM/rd_image_offset_temp_reg__0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   6.250   207.110  MMCME2_ADV_X0Y3  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910     3.125   2.215    SLICE_X92Y67     ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     3.125   2.215    SLICE_X86Y72     ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_core_clk_wiz_1_0_2
  To Clock:  clk_out3_core_clk_wiz_1_0_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_core_clk_wiz_1_0_2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            4.761     5.000   0.239  IDELAYCTRL_X0Y1  CLINK/U1/idelayctrl_b13/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y1  CLINK/U1/idelayctrl_b13/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_core_clk_wiz_1_0_2
  To Clock:  clk_out4_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_core_clk_wiz_1_0_2 fall@10.000ns - clk_out4_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 0.558ns (11.497%)  route 4.296ns (88.503%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 14.580 - 10.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        1.794     4.886    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/ext_spi_clk
    SLICE_X45Y46                                                      r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDPE (Prop_fdpe_C_Q)         0.246     5.132 r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/Q
                         net (fo=15, routed)          1.971     7.103    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/Tx_FIFO_Empty_SPISR_frm_spi_clk
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.153     7.256 r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_IO1_T_i_5/O
                         net (fo=3, routed)           0.315     7.570    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/n_0_QSPI_IO1_T_i_5
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.053     7.623 r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=9, routed)           1.218     8.842    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/n_0_RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_i_8
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.053     8.895 r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3/O
                         net (fo=8, routed)           0.495     9.389    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/n_0_RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_2_i_3
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.053     9.442 r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[4]_i_1/O
                         net (fo=8, routed)           0.297     9.739    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/n_0_RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[4]_i_1
    SLICE_X28Y47         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_core_clk_wiz_1_0_2 fall edge)
                                                     10.000    10.000 f  
    R21                                               0.000    10.000 f  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    14.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.090    11.238 f  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.545    12.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    12.896 f  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        1.684    14.580    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/ext_spi_clk
    SLICE_X28Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.282    14.862    
                         clock uncertainty           -0.094    14.768    
    SLICE_X28Y47         FDRE (Setup_fdre_C_CE)      -0.242    14.526    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_core_clk_wiz_1_0_2 rise@0.000ns - clk_out4_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.091ns (26.849%)  route 0.248ns (73.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        0.565     1.722    ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/init_clk_in
    SLICE_X96Y150                                                     r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y150        FDRE (Prop_fdre_C_Q)         0.091     1.813 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.248     2.061    ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/n_0_txresetdone_cdc_sync
    SLICE_X103Y147       FDRE                                         r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        0.813     2.121    ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X103Y147                                                    r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_s3_reg/C
                         clock pessimism             -0.151     1.970    
    SLICE_X103Y147       FDRE (Hold_fdre_C_D)         0.004     1.974    ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/gt_txresetfsm_i/txresetdone_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_core_clk_wiz_1_0_2
Waveform:           { 0 10 }
Period:             20.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600     20.000  18.400   BUFGCTRL_X0Y20   ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y3  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910     10.000  9.090    SLICE_X58Y67     ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     10.000  9.090    SLICE_X58Y67     ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_core_clk_wiz_1_0_2
  To Clock:  clk_out6_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 FPA/U9/U1/FSM_onehot_diag_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            FPA/U9/U1/FSM_onehot_diag_fsm_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out6_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out6_core_clk_wiz_1_0_2 rise@12.500ns - clk_out6_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 0.560ns (8.572%)  route 5.973ns (91.428%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 17.056 - 12.500 ) 
    Source Clock Delay      (SCD):    4.862ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         1.770     4.862    FPA/U9/U1/clk_80
    SLICE_X59Y20                                                      r  FPA/U9/U1/FSM_onehot_diag_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.246     5.108 r  FPA/U9/U1/FSM_onehot_diag_fsm_reg[7]/Q
                         net (fo=33, routed)          2.799     7.907    FPA/U9/U1/n_2_FSM_onehot_diag_fsm_reg[7]
    SLICE_X37Y15         LUT3 (Prop_lut3_I1_O)        0.155     8.062 r  FPA/U9/U1/FSM_onehot_diag_fsm[9]_i_7/O
                         net (fo=37, routed)          2.106    10.168    FPA/U9/U1/n_2_FSM_onehot_diag_fsm[9]_i_7
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.053    10.221 r  FPA/U9/U1/FSM_onehot_diag_fsm[9]_i_18/O
                         net (fo=1, routed)           0.416    10.636    FPA/U9/U1/U1/I35
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.053    10.689 r  FPA/U9/U1/U1/FSM_onehot_diag_fsm[9]_i_8/O
                         net (fo=1, routed)           0.394    11.083    FPA/U9/U1/U1/n_2_FSM_onehot_diag_fsm[9]_i_8
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.053    11.136 r  FPA/U9/U1/U1/FSM_onehot_diag_fsm[9]_i_1/O
                         net (fo=10, routed)          0.259    11.395    FPA/U9/U1/n_2_U1
    SLICE_X60Y19         FDSE                                         r  FPA/U9/U1/FSM_onehot_diag_fsm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                     12.500    12.500 r  
    R21                                               0.000    12.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000    12.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    13.281 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    14.890    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.973 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    16.064    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    16.143 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    16.961    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    13.522 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    15.283    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    16.828    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.090    13.738 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.545    15.283    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         1.660    17.056    FPA/U9/U1/clk_80
    SLICE_X60Y19                                                      r  FPA/U9/U1/FSM_onehot_diag_fsm_reg[0]/C
                         clock pessimism              0.282    17.338    
                         clock uncertainty           -0.085    17.252    
    SLICE_X60Y19         FDSE (Setup_fdse_C_CE)      -0.244    17.008    FPA/U9/U1/FSM_onehot_diag_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         17.008    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  5.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FPA/U9/U5/dout_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out6_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_core_clk_wiz_1_0_2 rise@0.000ns - clk_out6_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         0.684     1.841    FPA/U9/U5/clk_80
    SLICE_X11Y15                                                      r  FPA/U9/U5/dout_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.100     1.941 r  FPA/U9/U5/dout_o_reg[2]/Q
                         net (fo=1, routed)           0.100     2.041    FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X10Y14         RAMD32                                       r  FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         0.923     2.231    FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y14                                                      r  FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.377     1.854    
    SLICE_X10Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.986    FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_core_clk_wiz_1_0_2
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600     12.500  10.900   BUFGCTRL_X0Y23   ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   12.500  200.860  MMCME2_ADV_X0Y3  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     6.250   5.340    SLICE_X16Y14     FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     6.250   5.340    SLICE_X16Y14     FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_core_clk_wiz_1_0_2
  To Clock:  clkfbout_core_clk_wiz_1_0_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_core_clk_wiz_1_0_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600     10.000  8.400   BUFGCTRL_X0Y25   ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y3  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout_5
  To Clock:  pll_clkfbout_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout_5
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     5.000   3.751   PLLE2_ADV_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    5.000   47.633  PLLE2_ADV_X0Y4  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_5
  To Clock:  sync_pulse_5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse_5
Waveform:           { 1.09375 3.59375 }
Period:             40.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2     n/a            1.249     40.000  38.751   PLLE2_ADV_X0Y4       ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2     n/a            160.000   40.000  120.000  PLLE2_ADV_X0Y4       ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN  n/a            1.250     2.500   1.250    PHASER_IN_PHY_X0Y16  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_1
  To Clock:  SYS_CLK_1

Setup :            0  Failing Endpoints,  Worst Slack        3.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_1 rise@5.000ns - SYS_CLK_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.269ns (25.284%)  route 0.795ns (74.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 9.372 - 5.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_1 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.188     3.127    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.247 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          1.454     4.701    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X99Y106                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDPE (Prop_fdpe_C_Q)         0.269     4.970 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[11]/Q
                         net (fo=1, routed)           0.795     5.765    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_rst_ref_sync_r_reg[11]
    SLICE_X99Y106        FDPE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_1 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.086     7.915    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113     8.028 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          1.344     9.372    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X99Y106                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]/C
                         clock pessimism              0.329     9.701    
                         clock uncertainty           -0.035     9.666    
    SLICE_X99Y106        FDPE (Setup_fdpe_C_D)       -0.032     9.634    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[12]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  3.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by SYS_CLK_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_1 rise@0.000ns - SYS_CLK_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.627%)  route 0.108ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_1 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.887     1.251    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.277 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          0.579     1.856    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X99Y110                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDPE (Prop_fdpe_C_Q)         0.091     1.947 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[5]/Q
                         net (fo=1, routed)           0.108     2.055    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_rst_ref_sync_r_reg[5]
    SLICE_X99Y110        FDPE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_1 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.954     1.395    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.425 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref/O
                         net (fo=16, routed)          0.779     2.204    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
    SLICE_X99Y110                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]/C
                         clock pessimism             -0.348     1.856    
    SLICE_X99Y110        FDPE (Hold_fdpe_C_D)         0.011     1.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { SYS_CLK_P1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            4.761     5.000   0.239  IDELAYCTRL_X1Y2  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/u_idelayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X1Y2  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_iodelay_ctrl/u_idelayctrl/REFCLK
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X1Y1   ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X1Y1   ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk_4
  To Clock:  freq_refclk_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk_4
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250     2.500   1.250  PHASER_OUT_PHY_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500     2.500   0.000  PHASER_OUT_PHY_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562     1.250   0.688  PHASER_REF_X1Y2      ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563     1.250   0.687  PHASER_IN_PHY_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.249     2.500   1.251  ILOGIC_X1Y101  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_12
  To Clock:  iserdes_clkdiv_12

Setup :            0  Failing Endpoints,  Worst Slack        3.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_12  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_12  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_12 rise@7.344ns - iserdes_clkdiv_12 rise@2.344ns)
  Data Path Delay:        0.770ns  (logic 0.373ns (48.418%)  route 0.397ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 13.143 - 7.344 ) 
    Source Clock Delay      (SCD):    6.562ns = ( 8.906 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_12 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.283 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.536    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.624 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.352     5.976    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.317 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.490 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.416     8.906    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y101                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y101        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.373     9.279 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.397     9.676    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/n_2_ddr_byte_group_io
    IN_FIFO_X1Y8         IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_12 rise edge)
                                                      7.344     7.344 r  
    AB11                                              0.000     7.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     8.172 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     9.342    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.425 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.252    10.677    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    12.980 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.143 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.143    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.346    13.490    
                         clock uncertainty           -0.056    13.434    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.503    12.931    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_12  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_12  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_12 rise@2.344ns - iserdes_clkdiv_12 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.120 - 2.344 ) 
    Source Clock Delay      (SCD):    3.545ns = ( 5.889 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_12 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     2.707 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     3.210    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.260 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.536     3.796    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     5.799 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.889 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.947 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.947    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y8         IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_12 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     2.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     3.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.606     3.998    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     6.024 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     6.120 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     6.120    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.231     5.889    
    IN_FIFO_X1Y8         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.877    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.877    
                         arrival time                           5.947    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_12
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.500     5.000   2.500  IN_FIFO_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.249     2.500   1.251  ILOGIC_X1Y115  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_13
  To Clock:  iserdes_clkdiv_13

Setup :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_13  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_13  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_13
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_13 rise@7.344ns - iserdes_clkdiv_13 rise@2.344ns)
  Data Path Delay:        0.881ns  (logic 0.373ns (42.351%)  route 0.508ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 13.143 - 7.344 ) 
    Source Clock Delay      (SCD):    6.551ns = ( 8.895 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_13 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.283 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.536    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.624 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.352     5.976    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.317 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.490 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.405     8.895    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y122                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.373     9.268 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.508     9.775    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d7[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D7[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_13 rise edge)
                                                      7.344     7.344 r  
    AB11                                              0.000     7.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     8.172 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     9.342    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.425 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.252    10.677    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    12.980 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.143 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.143    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.346    13.490    
                         clock uncertainty           -0.056    13.434    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D7[2])
                                                     -0.441    12.993    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  3.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_13  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_13  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_13
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_13 rise@2.344ns - iserdes_clkdiv_13 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.775ns = ( 6.119 - 2.344 ) 
    Source Clock Delay      (SCD):    3.544ns = ( 5.888 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_13 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     2.707 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     3.210    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.260 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.535     3.795    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     5.798 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.888 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.946 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.946    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X1Y9         IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_13 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     2.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     3.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.605     3.997    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     6.023 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     6.119 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     6.119    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.231     5.888    
    IN_FIFO_X1Y9         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.876    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.876    
                         arrival time                           5.946    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_13
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.500     5.000   2.500  IN_FIFO_X1Y9  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y9  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y9  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.249     2.500   1.251  ILOGIC_X1Y127  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_14
  To Clock:  iserdes_clkdiv_14

Setup :            0  Failing Endpoints,  Worst Slack        3.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_14  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_14  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_14
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_14 rise@7.344ns - iserdes_clkdiv_14 rise@2.344ns)
  Data Path Delay:        0.770ns  (logic 0.373ns (48.418%)  route 0.397ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.132 - 7.344 ) 
    Source Clock Delay      (SCD):    6.534ns = ( 8.878 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_14 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.283 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.536    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.624 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.341     5.965    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.306 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.479 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.399     8.878    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y136                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y136        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.373     9.251 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.397     9.648    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y10        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_14 rise edge)
                                                      7.344     7.344 r  
    AB11                                              0.000     7.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     8.172 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     9.342    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.425 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.241    10.666    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    12.969 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.132 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.132    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.346    13.479    
                         clock uncertainty           -0.056    13.423    
    IN_FIFO_X1Y10        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.484    12.939    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_14  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_14  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_14
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_14 rise@2.344ns - iserdes_clkdiv_14 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 6.109 - 2.344 ) 
    Source Clock Delay      (SCD):    3.535ns = ( 5.879 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_14 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     2.707 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     3.210    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.260 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.526     3.786    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     5.789 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.879 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.937 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.937    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y10        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_14 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     2.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     3.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.595     3.987    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     6.013 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     6.109 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     6.109    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.230     5.879    
    IN_FIFO_X1Y10        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.867    
                         arrival time                           5.937    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_14
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.500     5.000   2.500  IN_FIFO_X1Y10  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y10  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y10  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.249     2.500   1.251  ILOGIC_X1Y139  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_15
  To Clock:  iserdes_clkdiv_15

Setup :            0  Failing Endpoints,  Worst Slack        3.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_15  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_15  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (iserdes_clkdiv_15 rise@7.344ns - iserdes_clkdiv_15 rise@2.344ns)
  Data Path Delay:        0.770ns  (logic 0.373ns (48.418%)  route 0.397ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 13.124 - 7.344 ) 
    Source Clock Delay      (SCD):    6.540ns = ( 8.884 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_15 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.283 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.536    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.624 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.332     5.956    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.341     8.297 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     8.470 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.414     8.884    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y148                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.373     9.257 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.397     9.654    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y11        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_15 rise edge)
                                                      7.344     7.344 r  
    AB11                                              0.000     7.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     8.172 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     9.342    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.425 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.233    10.658    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    12.961 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    13.124 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    13.124    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.345    13.470    
                         clock uncertainty           -0.056    13.414    
    IN_FIFO_X1Y11        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.484    12.930    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  3.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_15  {rise@2.344ns fall@4.844ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_15  {rise@2.344ns fall@4.844ns period=5.000ns})
  Path Group:             iserdes_clkdiv_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_15 rise@2.344ns - iserdes_clkdiv_15 rise@2.344ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 6.102 - 2.344 ) 
    Source Clock Delay      (SCD):    3.528ns = ( 5.872 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_15 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     2.707 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     3.210    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.260 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.519     3.779    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     5.782 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     5.872 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     5.930 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     5.930    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y11        IN_FIFO                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_15 rise edge)
                                                      2.344     2.344 r  
    AB11                                              0.000     2.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     2.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     3.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.588     3.980    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027     6.006 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     6.102 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     6.102    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.230     5.872    
    IN_FIFO_X1Y11        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.012     5.860    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -5.860    
                         arrival time                           5.930    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_15
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.500     5.000   2.500  IN_FIFO_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            1.075     2.500   1.425  IN_FIFO_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk_4
  To Clock:  mem_refclk_4

Setup :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk_4 rise@2.500ns - mem_refclk_4 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.576ns (58.241%)  route 0.413ns (41.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 5.600 - 2.500 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.098     3.378    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.954 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.413     4.367    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_4 rise edge)
                                                      2.500     2.500 r  
    AB11                                              0.000     2.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     3.329 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     4.499    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.582 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.018     5.600    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.278     5.878    
                         clock uncertainty           -0.056     5.822    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.010     5.812    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  1.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk_4 rise@0.000ns - mem_refclk_4 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.340ns (65.259%)  route 0.181ns (34.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.401     1.318    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.658 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.181     1.839    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.593     1.641    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.160     1.481    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.614    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk_4
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required  Actual  Slack    Location          Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK  n/a            1.250     2.500   1.250    PHY_CONTROL_X1Y2  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000   2.500   157.500  PLLE2_ADV_X1Y1    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK  n/a            0.625     1.250   0.625    PHY_CONTROL_X1Y1  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.625     1.250   0.625    PHY_CONTROL_X1Y2  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_22
  To Clock:  oserdes_clk_22

Setup :            0  Failing Endpoints,  Worst Slack        1.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_22'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_22'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_22
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_22 fall@3.750ns - oserdes_clk_22 fall@1.250ns)
  Data Path Delay:        0.852ns  (logic 0.482ns (56.599%)  route 0.370ns (43.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.690ns = ( 13.440 - 3.750 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 11.034 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_22 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     2.189 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     3.442    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.530 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.347     4.877    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     8.504 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.530    11.034 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.482    11.516 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.370    11.886    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_22 fall edge)
                                                      3.750     3.750 f  
    AB11                                              0.000     3.750 f  SYS_CLK_P1
                         net (fo=0)                   0.000     3.750    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     4.579 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     5.749    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.832 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.247     7.079    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    10.625 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.461    13.086 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.354    13.440    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.448    13.888    
                         clock uncertainty           -0.056    13.832    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.679    13.153    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         13.153    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  1.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_22'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_22'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_22
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_22 fall@1.250ns - oserdes_clk_22 fall@1.250ns)
  Data Path Delay:        0.488ns  (logic 0.346ns (70.864%)  route 0.142ns (29.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.500ns = ( 8.750 - 1.250 ) 
    Source Clock Delay      (SCD):    6.974ns = ( 8.224 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_22 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     1.614 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.117    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.167 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.527     2.694    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.901 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.224 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.570 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.142     8.712    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_22 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     1.691 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.245    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.298 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.596     2.894    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.164 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.550 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     8.750    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.326     8.424    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.087     8.337    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.337    
                         arrival time                           8.712    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_22
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.249     2.500   1.251  OLOGIC_X1Y108  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_22
  To Clock:  oserdes_clkdiv_22

Setup :            0  Failing Endpoints,  Worst Slack        3.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_22  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_22  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_22
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_22 rise@5.000ns - oserdes_clkdiv_22 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_22 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.347     3.627    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     7.254 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.411 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.624     8.035 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.363     8.398    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q6[0]
    OLOGIC_X1Y109        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_22 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.247     8.329    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.023 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.356    12.379    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y109                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.388    12.767    
                         clock uncertainty           -0.056    12.711    
    OLOGIC_X1Y109        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    12.163    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  3.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_22  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_22  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_22
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_22 rise@0.000ns - oserdes_clkdiv_22 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.150ns (51.500%)  route 0.141ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.202ns
    Source Clock Delay      (SCD):    4.734ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_22 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.527     1.444    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.651 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.734 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.734    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y8        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.884 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.141     5.025    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y103        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_22 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.596     1.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.914 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.002 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.200     5.202    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y103                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.269     4.934    
    OLOGIC_X1Y103        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.955    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.955    
                         arrival time                           5.025    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_22
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     5.000   2.500  OUT_FIFO_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_23
  To Clock:  oserdes_clk_23

Setup :            0  Failing Endpoints,  Worst Slack        1.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_23'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_23'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_23 fall@3.750ns - oserdes_clk_23 fall@1.250ns)
  Data Path Delay:        0.852ns  (logic 0.482ns (56.599%)  route 0.370ns (43.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.667ns = ( 13.417 - 3.750 ) 
    Source Clock Delay      (SCD):    9.774ns = ( 11.024 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_23 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     2.189 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     3.442    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.530 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.337     4.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     8.494 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.530    11.024 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.482    11.506 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.370    11.876    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_23 fall edge)
                                                      3.750     3.750 f  
    AB11                                              0.000     3.750 f  SYS_CLK_P1
                         net (fo=0)                   0.000     3.750    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     4.579 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     5.749    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.832 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.238     7.070    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    10.616 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.461    13.077 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.340    13.417    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.447    13.864    
                         clock uncertainty           -0.056    13.808    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.679    13.129    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         13.129    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  1.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_23'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_23'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_23 fall@1.250ns - oserdes_clk_23 fall@1.250ns)
  Data Path Delay:        0.488ns  (logic 0.346ns (70.864%)  route 0.142ns (29.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.484ns = ( 8.734 - 1.250 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 8.215 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_23 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     1.614 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.117    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.167 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.518     2.685    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.892 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.215 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.561 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.142     8.703    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_23 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     1.691 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.245    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.298 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.586     2.884    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.154 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.540 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     8.734    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.325     8.409    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.087     8.322    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.322    
                         arrival time                           8.703    
  -------------------------------------------------------------------
                         slack                                  0.381    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_23
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.249     2.500   1.251  OLOGIC_X1Y120  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_23
  To Clock:  oserdes_clkdiv_23

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_23  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_23  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_23 rise@5.000ns - oserdes_clkdiv_23 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.624ns (54.716%)  route 0.516ns (45.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.359ns = ( 12.359 - 5.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_23 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.337     3.617    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     7.244 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.401 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.401    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.624     8.025 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.516     8.541    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q6[1]
    OLOGIC_X1Y121        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_23 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.238     8.320    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.866 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.014 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.345    12.359    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y121                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.387    12.746    
                         clock uncertainty           -0.056    12.690    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.548    12.142    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  3.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_23  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_23  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_23 rise@0.000ns - oserdes_clkdiv_23 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.150ns (51.500%)  route 0.141ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.188ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_23 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.518     1.435    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.725 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.725    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y9        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.141     5.016    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y115        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_23 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.586     1.634    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.904 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.992 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.196     5.188    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y115                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.268     4.921    
    OLOGIC_X1Y115        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.942    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_23
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     5.000   2.500  OUT_FIFO_X1Y9  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y9  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y9  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_24
  To Clock:  oserdes_clk_24

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_24'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_24'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_24 fall@3.750ns - oserdes_clk_24 fall@1.250ns)
  Data Path Delay:        0.852ns  (logic 0.482ns (56.599%)  route 0.370ns (43.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.684ns = ( 13.434 - 3.750 ) 
    Source Clock Delay      (SCD):    9.784ns = ( 11.034 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_24 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     2.189 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     3.442    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.530 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.347     4.877    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     8.504 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.530    11.034 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.482    11.516 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.370    11.886    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_24 fall edge)
                                                      3.750     3.750 f  
    AB11                                              0.000     3.750 f  SYS_CLK_P1
                         net (fo=0)                   0.000     3.750    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     4.579 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     5.749    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.832 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.247     7.079    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    10.625 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.461    13.086 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.348    13.434    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.448    13.882    
                         clock uncertainty           -0.056    13.826    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.679    13.147    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  1.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_24'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_24'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_24 fall@1.250ns - oserdes_clk_24 fall@1.250ns)
  Data Path Delay:        0.488ns  (logic 0.346ns (70.864%)  route 0.142ns (29.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.498ns = ( 8.748 - 1.250 ) 
    Source Clock Delay      (SCD):    6.974ns = ( 8.224 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_24 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     1.614 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.117    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.167 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.527     2.694    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.901 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.224 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.570 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.142     8.712    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_24 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     1.691 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.245    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.298 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.596     2.894    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.164 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.550 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     8.748    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.326     8.422    
    OLOGIC_X1Y132        ODDR (Hold_oddr_C_D1)       -0.087     8.335    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.335    
                         arrival time                           8.712    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_24
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.249     2.500   1.251  OLOGIC_X1Y132  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_24
  To Clock:  oserdes_clkdiv_24

Setup :            0  Failing Endpoints,  Worst Slack        3.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_24  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_24  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_24 rise@5.000ns - oserdes_clkdiv_24 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.624ns (54.716%)  route 0.516ns (45.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.376ns = ( 12.376 - 5.000 ) 
    Source Clock Delay      (SCD):    7.411ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_24 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.347     3.627    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     7.254 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.411 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.411    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.624     8.035 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.516     8.551    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/Q7[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_24 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.247     8.329    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.023 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.353    12.376    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y134                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.388    12.764    
                         clock uncertainty           -0.056    12.708    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.548    12.160    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  3.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_24  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_24  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_24 rise@0.000ns - oserdes_clkdiv_24 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.150ns (51.500%)  route 0.141ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    4.734ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_24 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.527     1.444    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.651 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.734 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.734    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y10       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.884 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.141     5.025    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y127        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_24 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.596     1.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.914 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.002 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.198     5.200    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y127                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.269     4.932    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.953    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.953    
                         arrival time                           5.025    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_24
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     5.000   2.500  OUT_FIFO_X1Y10  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y10  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y10  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_25
  To Clock:  oserdes_clk_25

Setup :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_25'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_25'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_25 fall@3.750ns - oserdes_clk_25 fall@1.250ns)
  Data Path Delay:        0.852ns  (logic 0.482ns (56.599%)  route 0.370ns (43.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.689ns = ( 13.439 - 3.750 ) 
    Source Clock Delay      (SCD):    9.774ns = ( 11.024 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_25 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     2.189 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     3.442    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.530 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.337     4.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     8.494 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.530    11.024 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.482    11.506 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.370    11.876    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_25 fall edge)
                                                      3.750     3.750 f  
    AB11                                              0.000     3.750 f  SYS_CLK_P1
                         net (fo=0)                   0.000     3.750    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     4.579 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     5.749    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.832 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.238     7.070    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    10.616 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.461    13.077 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.362    13.439    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.447    13.886    
                         clock uncertainty           -0.056    13.830    
    OLOGIC_X1Y144        ODDR (Setup_oddr_C_D1)      -0.679    13.151    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_25'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_25'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_25 fall@1.250ns - oserdes_clk_25 fall@1.250ns)
  Data Path Delay:        0.488ns  (logic 0.346ns (70.864%)  route 0.142ns (29.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.495ns = ( 8.745 - 1.250 ) 
    Source Clock Delay      (SCD):    6.965ns = ( 8.215 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_25 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     1.614 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.117    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.167 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.518     2.685    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.892 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.215 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.561 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.142     8.703    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_25 fall edge)
                                                      1.250     1.250 f  
    AB11                                              0.000     1.250 f  SYS_CLK_P1
                         net (fo=0)                   0.000     1.250    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     1.691 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.245    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.298 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.586     2.884    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.154 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.540 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     8.745    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.325     8.420    
    OLOGIC_X1Y144        ODDR (Hold_oddr_C_D1)       -0.087     8.333    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.333    
                         arrival time                           8.703    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_25
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.249     2.500   1.251  OLOGIC_X1Y144  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_25
  To Clock:  oserdes_clkdiv_25

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_25  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_25  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_25 rise@5.000ns - oserdes_clkdiv_25 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.379ns = ( 12.379 - 5.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_25 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.337     3.617    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     7.244 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.401 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.401    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.624     8.025 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.363     8.388    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q6[0]
    OLOGIC_X1Y145        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_25 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.238     8.320    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.866 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.014 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.365    12.379    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y145                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.387    12.766    
                         clock uncertainty           -0.056    12.710    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    12.162    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_25  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_25  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_25 rise@0.000ns - oserdes_clkdiv_25 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.150ns (51.500%)  route 0.141ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_25 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.518     1.435    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.725 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.725    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y11       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.141     5.016    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/Q2[2]
    OLOGIC_X1Y139        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_25 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.586     1.634    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.904 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.992 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.206     5.198    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y139                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.268     4.931    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.952    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.952    
                         arrival time                           5.016    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_25
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     5.000   2.500  OUT_FIFO_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     2.500   1.425  OUT_FIFO_X1Y11  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_26
  To Clock:  oserdes_clk_26

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_26
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.249     2.500   1.251  OLOGIC_X1Y63  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_26
  To Clock:  oserdes_clkdiv_26

Setup :            0  Failing Endpoints,  Worst Slack        8.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_26  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_26  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_26
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_26 rise@10.000ns - oserdes_clkdiv_26 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.624ns (62.603%)  route 0.373ns (37.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.124ns = ( 17.124 - 10.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_26 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.082     3.362    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.989 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.146 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=8, routed)           0.000     7.146    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.624     7.770 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.373     8.143    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y71         OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_26 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.003    13.085    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.631 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.779 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=8, routed)           0.345    17.124    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.367    17.491    
                         clock uncertainty           -0.056    17.435    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    16.887    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.887    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  8.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_26  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_26  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_26
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_26 rise@0.000ns - oserdes_clkdiv_26 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.150ns (51.500%)  route 0.141ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_26 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.395     1.312    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.519 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.602 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=8, routed)           0.000     4.602    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.752 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.141     4.893    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_26 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.446     1.494    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.764 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.852 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=8, routed)           0.196     5.048    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.251     4.798    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.819    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           4.893    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_26
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     10.000  7.500  OUT_FIFO_X1Y5  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X1Y5  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X1Y5  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_27
  To Clock:  oserdes_clk_27

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_27
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.249     2.500   1.251  OLOGIC_X1Y81  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_27
  To Clock:  oserdes_clkdiv_27

Setup :            0  Failing Endpoints,  Worst Slack        8.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_27  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_27  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_27
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_27 rise@10.000ns - oserdes_clkdiv_27 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.139ns = ( 17.139 - 10.000 ) 
    Source Clock Delay      (SCD):    7.156ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_27 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.092     3.372    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.999 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.156 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=9, routed)           0.000     7.156    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.624     7.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.363     8.143    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y81         OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_27 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.012    13.094    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.640 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.788 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=9, routed)           0.351    17.139    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.368    17.507    
                         clock uncertainty           -0.056    17.451    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    16.903    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  8.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_27  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_27  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_27
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_27 rise@0.000ns - oserdes_clkdiv_27 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.154ns (52.157%)  route 0.141ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.062ns
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_27 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.404     1.321    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.528 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.611 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=9, routed)           0.000     4.611    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.154     4.765 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.141     4.906    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y86         OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_27 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.456     1.504    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.774 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=9, routed)           0.200     5.062    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.252     4.811    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.832    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.832    
                         arrival time                           4.906    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_27
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     10.000  7.500  OUT_FIFO_X1Y6  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X1Y6  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X1Y6  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_28
  To Clock:  oserdes_clk_28

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_28
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.249     2.500   1.251  OLOGIC_X1Y93  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_28
  To Clock:  oserdes_clkdiv_28

Setup :            0  Failing Endpoints,  Worst Slack        8.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_28  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_28  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_28
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_28 rise@10.000ns - oserdes_clkdiv_28 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.624ns (63.205%)  route 0.363ns (36.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.144ns = ( 17.144 - 10.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_28 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.082     3.362    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     6.989 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     7.146 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     7.146    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.624     7.770 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.363     8.133    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y93         OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_28 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.003    13.085    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.631 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.779 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.365    17.144    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.367    17.511    
                         clock uncertainty           -0.056    17.455    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.548    16.907    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  8.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_28  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_28  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_28
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_28 rise@0.000ns - oserdes_clkdiv_28 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.150ns (51.500%)  route 0.141ns (48.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_28 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.395     1.312    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.519 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.602 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     4.602    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.150     4.752 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.141     4.893    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y89         OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_28 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.446     1.494    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.764 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.852 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.206     5.058    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.251     4.808    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.829    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           4.893    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_28
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.500     10.000  7.500  OUT_FIFO_X1Y7  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X1Y7  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            1.075     5.000   3.925  OUT_FIFO_X1Y7  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out_4
  To Clock:  pll_clk3_out_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out_4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFH/I             n/a            1.600     10.000  8.400   BUFHCE_X1Y12     ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y1  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y1  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y1  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_4
  To Clock:  clk_pll_i_4

Setup :            0  Failing Endpoints,  Worst Slack        1.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RSTDQSFIND
                            (rising edge-triggered cell PHASER_IN_PHY clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_4 rise@10.000ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.335ns (4.315%)  route 7.429ns (95.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.036ns = ( 14.036 - 10.000 ) 
    Source Clock Delay      (SCD):    4.742ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.401     3.681    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.121     3.802 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.863     4.665    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.887     0.778 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.998     2.776    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.846     4.742    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/CLK
    SLICE_X15Y43                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.269     5.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg/Q
                         net (fo=92, routed)          6.790    11.801    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/calib_in_common
    SLICE_X108Y124       LUT5 (Prop_lut5_I0_O)        0.066    11.867 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/phaser_in_gen.phaser_in_i_5__0/O
                         net (fo=3, routed)           0.639    12.505    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/I41
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY                                r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RSTDQSFIND
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.303    13.385    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.079    13.464 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.817    14.281    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.653    10.628 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.901    12.529    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.394    14.036    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/CLK
    PHASER_IN_PHY_X1Y10                                               r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYSCLK
                         clock pessimism              0.264    14.300    
                         clock uncertainty           -0.060    14.240    
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Setup_phaser_in_phy_SYSCLK_RSTDQSFIND)
                                                     -0.285    13.955    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                  1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_4 rise@0.000ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.426%)  route 0.115ns (53.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.376     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.316 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.340     1.656    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415     0.241 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.744     0.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.612     1.623    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X106Y146                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.100     1.723 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]/Q
                         net (fo=2, routed)           0.115     1.838    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DIA0
    SLICE_X104Y146       RAMD32                                       r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.432     1.480    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.525 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.501     2.026    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.711     0.315 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.807     1.122    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.152 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.810     1.962    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/WCLK
    SLICE_X104Y146                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/RAMA/CLK
                         clock pessimism             -0.309     1.653    
    SLICE_X104Y146       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.784    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i_4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location          Pin
Min Period        n/a     IN_FIFO/RDCLK       n/a            2.500     10.000  7.500   IN_FIFO_X1Y8      ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y1   ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBIN
Low Pulse Width   Slow    PHY_CONTROL/PHYCLK  n/a            1.250     5.000   3.750   PHY_CONTROL_X1Y2  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK  n/a            1.250     5.000   3.750   PHY_CONTROL_X1Y2  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout_4
  To Clock:  pll_clkfbout_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout_4
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     5.000   3.751   PLLE2_ADV_X1Y1  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    5.000   47.633  PLLE2_ADV_X1Y1  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_4
  To Clock:  sync_pulse_4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse_4
Waveform:           { 1.09375 3.59375 }
Period:             40.000
Sources:            { ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2     n/a            1.249     40.000  38.751   PLLE2_ADV_X1Y1      ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2     n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y1      ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN  n/a            1.250     2.500   1.250    PHASER_IN_PHY_X1Y8  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  UPDATE_core_mdm_1_0
  To Clock:  UPDATE_core_mdm_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             UPDATE_core_mdm_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (UPDATE_core_mdm_1_0 rise@33.333ns - UPDATE_core_mdm_1_0 fall@16.667ns)
  Data Path Delay:        6.457ns  (logic 0.368ns (5.699%)  route 6.089ns (94.301%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 34.206 - 33.333 ) 
    Source Clock Delay      (SCD):    1.946ns = ( 18.613 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UPDATE_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          1.946    18.613    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X46Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.209    18.822 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/Q
                         net (fo=4, routed)           1.049    19.871    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.053    19.924 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=8, routed)           0.681    20.604    ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/Dbg_Reg_En[1]
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.053    20.657 r  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/control_reg[0]_i_2/O
                         net (fo=1, routed)           0.845    21.502    ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/n_0_control_reg[0]_i_2
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.053    21.555 r  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/control_reg[0]_i_1/O
                         net (fo=10, routed)          3.515    25.070    ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y105        FDCE                                         r  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock UPDATE_core_mdm_1_0 rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          0.873    34.206    ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/Dbg_Update
    SLICE_X40Y105                                                     r  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.128    34.334    
                         clock uncertainty           -0.035    34.299    
    SLICE_X40Y105        FDCE (Setup_fdce_C_CE)      -0.299    34.000    ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.000    
                         arrival time                         -25.070    
  -------------------------------------------------------------------
                         slack                                  8.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             UPDATE_core_mdm_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (UPDATE_core_mdm_1_0 fall@16.667ns - UPDATE_core_mdm_1_0 fall@16.667ns)
  Data Path Delay:        0.350ns  (logic 0.107ns (30.579%)  route 0.243ns (69.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 17.677 - 16.667 ) 
    Source Clock Delay      (SCD):    0.844ns = ( 17.510 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UPDATE_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          0.844    17.510    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X33Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.079    17.589 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=14, routed)          0.243    17.832    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.028    17.860 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=3, unplaced)         0.000    17.860    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X33Y47         FDCE                                         r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock UPDATE_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          1.011    17.677    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X33Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.167    17.510    
    SLICE_X33Y47         FDCE (Hold_fdce_C_D)         0.034    17.544    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.544    
                         arrival time                          17.860    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UPDATE_core_mdm_1_0
Waveform:           { 0 16.6665 }
Period:             33.333
Sources:            { ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDRE/C    n/a            0.750     33.333  32.583  SLICE_X47Y47  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400     16.666  16.266  SLICE_X47Y47  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/CLR  n/a            0.400     16.667  16.266  SLICE_X47Y97  ACQ/BD/core_wrapper_i/core_i/MCU/microblaze_1/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  data_mgt_tx_out_clk
  To Clock:  data_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_tx_out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (data_mgt_tx_out_clk rise@8.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.361ns (9.141%)  route 3.588ns (90.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 10.305 - 8.000 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     1.082 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.440     2.522    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_ACLK
    SLICE_X78Y154                                                     r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y154        FDRE (Prop_fdre_C_Q)         0.308     2.830 r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/FSM_onehot_state_reg[1]/Q
                         net (fo=108, routed)         3.588     6.418    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/n_0_FSM_onehot_state_reg[1]
    SLICE_X75Y168        LUT6 (Prop_lut6_I1_O)        0.053     6.471 r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1[78]_i_1/O
                         net (fo=1, routed)           0.000     6.471    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/n_0_storage_data1[78]_i_1
    SLICE_X75Y168        FDRE                                         r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_tx_out_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     9.041 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.264    10.305    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_ACLK
    SLICE_X75Y168                                                     r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[78]/C
                         clock pessimism              0.130    10.435    
                         clock uncertainty           -0.035    10.400    
    SLICE_X75Y168        FDRE (Setup_fdre_C_D)        0.035    10.435    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[78]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  3.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_tx_out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_mgt_tx_out_clk rise@0.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.076%)  route 0.284ns (68.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.361 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.562     0.923    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/S00_AXIS_ACLK
    SLICE_X87Y197                                                     r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y197        FDCE (Prop_fdce_C_Q)         0.100     1.023 r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.284     1.307    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/n_0_Q_reg_reg[0]
    SLICE_X84Y200        LUT5 (Prop_lut5_I2_O)        0.028     1.335 r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/rd_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     1.335    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_4_gsync_stage[2].wr_stg_inst
    SLICE_X84Y200        FDCE                                         r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.400 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.866     1.266    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/S00_AXIS_ACLK
    SLICE_X84Y200                                                     r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.047     1.219    
    SLICE_X84Y200        FDCE (Hold_fdce_C_D)         0.061     1.280    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_mgt_tx_out_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ACQ/MGT/MGTS/DATA/tx_out_clk }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            5.000     8.000   3.000  GTXE2_CHANNEL_X0Y0  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910     4.000   3.090  SLICE_X88Y204       ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910     4.000   3.090  SLICE_X92Y169       ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  data_mgt_user_clk_i
  To Clock:  data_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/gen_sp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (data_mgt_user_clk_i rise@8.000ns - data_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.628ns (16.516%)  route 3.174ns (83.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 9.327 - 8.000 ) 
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.428     1.428    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/user_clk
    SLICE_X99Y173                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/gen_sp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y173        FDRE (Prop_fdre_C_Q)         0.246     1.674 f  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/gen_sp_r_reg/Q
                         net (fo=20, routed)          1.578     3.252    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/gen_sp_r
    SLICE_X90Y158        LUT2 (Prop_lut2_I0_O)        0.161     3.413 f  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer[31]_i_3__0/O
                         net (fo=16, routed)          0.572     3.985    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/n_0_TX_DATA_Buffer[31]_i_3__0
    SLICE_X90Y155        LUT6 (Prop_lut6_I5_O)        0.168     4.153 r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer[7]_i_3__0/O
                         net (fo=3, routed)           0.582     4.736    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer10_out
    SLICE_X90Y157        LUT6 (Prop_lut6_I4_O)        0.053     4.789 r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer[7]_i_1__0/O
                         net (fo=8, routed)           0.442     5.230    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/n_0_TX_DATA_Buffer[7]_i_1__0
    SLICE_X91Y157        FDRE                                         r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.327     9.327    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/user_clk
    SLICE_X91Y157                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]/C
                         clock pessimism              0.089     9.416    
                         clock uncertainty           -0.035     9.381    
    SLICE_X91Y157        FDRE (Setup_fdre_C_CE)      -0.244     9.137    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_1_i/data_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  3.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_sym_gen_4byte_i/tx_pe_data_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_mgt_user_clk_i rise@0.000ns - data_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.204%)  route 0.166ns (60.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.565     0.565    ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X98Y150                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150        FDRE (Prop_fdre_C_Q)         0.107     0.672 r  ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/TX_PE_DATA_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.166     0.838    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_sym_gen_4byte_i/I24[17]
    SLICE_X99Y149        FDRE                                         r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_sym_gen_4byte_i/tx_pe_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.784     0.784    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_sym_gen_4byte_i/user_clk
    SLICE_X99Y149                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_sym_gen_4byte_i/tx_pe_data_r_reg[14]/C
                         clock pessimism              0.000     0.784    
    SLICE_X99Y149        FDRE (Hold_fdre_C_D)        -0.004     0.780    ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_sym_gen_4byte_i/tx_pe_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         data_mgt_user_clk_i
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ACQ/MGT/MGTS/DATA/user_clk }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            5.000     8.000   3.000  GTXE2_CHANNEL_X0Y0  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780     4.000   3.220  SLICE_X98Y152       ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_lane_init_sm_4byte_i/counter2_r_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780     4.000   3.220  SLICE_X98Y152       ACQ/MGT/MGTS/DATA/U0/data_mgt_aurora_lane_4byte_0_i/data_mgt_lane_init_sm_4byte_i/counter2_r_reg[14]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  exp_mgt_tx_out_clk
  To Clock:  exp_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_tx_out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_tx_out_clk rise@8.000ns - exp_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.414ns (11.699%)  route 3.125ns (88.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.209     1.209    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     1.329 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.620     2.949    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/M00_AXIS_ACLK
    SLICE_X82Y210                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y210        FDRE (Prop_fdre_C_Q)         0.308     3.257 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[3]/Q
                         net (fo=35, routed)          0.614     3.871    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/O2
    SLICE_X80Y209        LUT2 (Prop_lut2_I0_O)        0.053     3.924 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_dwidth_converter.axis_dwidth_converter_0/gen_upsizer_conversion.axisc_upsizer_0/storage_data1[63]_i_3/O
                         net (fo=8, routed)           0.724     4.648    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/I1
    SLICE_X90Y210        LUT6 (Prop_lut6_I5_O)        0.053     4.701 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1[63]_i_1/O
                         net (fo=101, routed)         1.787     6.488    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/n_0_storage_data1[63]_i_1
    SLICE_X84Y223        FDRE                                         r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_tx_out_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     8.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.144     9.144    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113     9.257 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.443    10.700    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_ACLK
    SLICE_X84Y223                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]/C
                         clock pessimism              0.211    10.911    
                         clock uncertainty           -0.035    10.876    
    SLICE_X84Y223        FDRE (Setup_fdre_C_CE)      -0.244    10.632    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  4.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_tx_out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_tx_out_clk rise@0.000ns - exp_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.870%)  route 0.224ns (69.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.558 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.639     1.197    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/M00_AXIS_ACLK
    SLICE_X83Y207                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y207        FDCE (Prop_fdce_C_Q)         0.100     1.297 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=7, routed)           0.224     1.521    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/O3[3]
    RAMB36_X4Y41         RAMB36E1                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.600 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.896     1.496    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/M00_AXIS_ACLK
    RAMB36_X4Y41                                                      r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.235     1.261    
    RAMB36_X4Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.444    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         exp_mgt_tx_out_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ACQ/MGT/MGTS/EXP/tx_out_clk }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            5.000     8.000   3.000  GTXE2_CHANNEL_X0Y4  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910     4.000   3.090  SLICE_X70Y217       ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910     4.000   3.090  SLICE_X70Y217       ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  exp_mgt_user_clk_i
  To Clock:  exp_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/gen_cc_r_reg/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_user_clk_i rise@8.000ns - exp_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.637ns (18.034%)  route 2.895ns (81.966%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 9.456 - 8.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.604     1.604    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/user_clk
    SLICE_X84Y224                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/gen_cc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y224        FDRE (Prop_fdre_C_Q)         0.246     1.850 f  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/gen_cc_r_reg/Q
                         net (fo=43, routed)          1.667     3.517    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/gen_cc_r
    SLICE_X98Y213        LUT2 (Prop_lut2_I1_O)        0.170     3.687 f  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer[15]_i_6__0/O
                         net (fo=2, routed)           0.446     4.134    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/n_0_TX_DATA_Buffer[15]_i_6__0
    SLICE_X98Y214        LUT6 (Prop_lut6_I3_O)        0.168     4.302 r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer[7]_i_3/O
                         net (fo=5, routed)           0.419     4.721    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/n_0_TX_DATA_Buffer[7]_i_3
    SLICE_X96Y214        LUT5 (Prop_lut5_I2_O)        0.053     4.774 r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer[7]_i_1/O
                         net (fo=8, routed)           0.362     5.136    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/n_0_TX_DATA_Buffer[7]_i_1
    SLICE_X101Y213       FDRE                                         r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.456     9.456    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/user_clk
    SLICE_X101Y213                                                    r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]/C
                         clock pessimism              0.139     9.595    
                         clock uncertainty           -0.035     9.560    
    SLICE_X101Y213       FDRE (Setup_fdre_C_CE)      -0.244     9.316    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_sym_gen_4byte_i/TX_DATA_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  4.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/previous_cycle_data_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/word_aligned_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_user_clk_i rise@0.000ns - exp_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.638     0.638    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/user_clk
    SLICE_X95Y217                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/previous_cycle_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y217        FDRE (Prop_fdre_C_Q)         0.100     0.738 r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/previous_cycle_data_r_reg[20]/Q
                         net (fo=1, routed)           0.055     0.793    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/data1[4]
    SLICE_X94Y217        LUT6 (Prop_lut6_I3_O)        0.028     0.821 r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/word_aligned_data_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.821    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/n_0_word_aligned_data_r[3]_i_1__0
    SLICE_X94Y217        FDRE                                         r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/word_aligned_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.860     0.860    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/user_clk
    SLICE_X94Y217                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/word_aligned_data_r_reg[3]/C
                         clock pessimism             -0.211     0.649    
    SLICE_X94Y217        FDRE (Hold_fdre_C_D)         0.087     0.736    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_sym_dec_4byte_i/word_aligned_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         exp_mgt_user_clk_i
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ACQ/MGT/MGTS/EXP/user_clk }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            5.000     8.000   3.000  GTXE2_CHANNEL_X0Y4  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780     4.000   3.220  SLICE_X86Y221       ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_1_i/exp_mgt_lane_init_sm_4byte_i/counter2_r_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780     4.000   3.220  SLICE_X88Y209       ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_lane_init_sm_4byte_i/counter2_r_reg[14]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usart_clk
  To Clock:  usart_clk

Setup :            0  Failing Endpoints,  Worst Slack       27.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.050ns  (required time - arrival time)
  Source:                 ACQ/BULK_USART/U9/U3C/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            ACQ/BULK_USART/U6/packet_complete_reg/D
                            (falling edge-triggered cell FDSE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             usart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (usart_clk fall@30.000ns - usart_clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.454ns (15.493%)  route 2.476ns (84.507%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.555ns = ( 35.555 - 30.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         1.734     1.734 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           2.825     4.559    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     4.679 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         1.568     6.247    ACQ/BULK_USART/U9/U3C/I16
    SLICE_X57Y73                                                      r  ACQ/BULK_USART/U9/U3C/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.246     6.493 r  ACQ/BULK_USART/U9/U3C/Q_reg[0]/Q
                         net (fo=6, routed)           1.392     7.885    ACQ/BULK_USART/U6/Q[0]
    SLICE_X66Y94         LUT3 (Prop_lut3_I0_O)        0.155     8.040 r  ACQ/BULK_USART/U6/packet_complete_i_3/O
                         net (fo=2, routed)           1.084     9.125    ACQ/BULK_USART/U6/n_2_packet_complete_i_3
    SLICE_X56Y81         LUT6 (Prop_lut6_I1_O)        0.053     9.178 r  ACQ/BULK_USART/U6/packet_complete_i_1/O
                         net (fo=1, routed)           0.000     9.178    ACQ/BULK_USART/U6/n_2_packet_complete_i_1
    SLICE_X56Y81         FDSE                                         r  ACQ/BULK_USART/U6/packet_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usart_clk fall edge)
                                                     30.000    30.000 f  
    E26                                               0.000    30.000 f  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000    30.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         1.592    31.592 f  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           2.386    33.978    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    34.091 f  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         1.464    35.555    ACQ/BULK_USART/U6/I3
    SLICE_X56Y81                                                      r  ACQ/BULK_USART/U6/packet_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.672    36.227    
                         clock uncertainty           -0.035    36.192    
    SLICE_X56Y81         FDSE (Setup_fdse_C_D)        0.036    36.228    ACQ/BULK_USART/U6/packet_complete_reg
  -------------------------------------------------------------------
                         required time                         36.228    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 27.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             usart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usart_clk rise@0.000ns - usart_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.828    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.854 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         0.551     2.405    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y103                                                     r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDCE (Prop_fdce_C_Q)         0.100     2.505 r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.055     2.560    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[4]
    SLICE_X41Y103        FDCE                                         r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         0.661     0.661 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           1.591     2.252    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     2.282 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         0.750     3.032    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X41Y103                                                     r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.627     2.405    
    SLICE_X41Y103        FDCE (Hold_fdce_C_D)         0.049     2.454    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usart_clk
Waveform:           { 0 30 }
Period:             60.000
Sources:            { R_GIGE_BULK_CLK0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     60.000  57.817  RAMB36_X0Y20   ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400     30.000  29.600  SLICE_X36Y104  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     30.000  29.650  SLICE_X61Y97   ACQ/BULK_USART/U1/TX_ACTIVE_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz

Setup :            2  Failing Endpoints,  Worst Slack       -0.854ns,  Total Violation       -1.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 FPA/U9/U6/readout_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U2/readout_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch0_clink_clk_7x80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@21.094ns - clk_out1_core_clk_wiz_1_0_2 rise@20.000ns)
  Data Path Delay:        3.566ns  (logic 0.269ns (7.544%)  route 3.297ns (92.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.846ns = ( 27.939 - 21.094 ) 
    Source Clock Delay      (SCD):    4.930ns = ( 24.930 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     20.000    20.000 r  
    R21                                               0.000    20.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    20.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    20.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    22.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    22.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    23.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    23.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    24.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    21.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    22.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    24.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    21.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    22.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.838    24.930    FPA/U9/U6/clk_100
    SLICE_X19Y17                                                      r  FPA/U9/U6/readout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.269    25.199 r  FPA/U9/U6/readout_i_reg/Q
                         net (fo=13, routed)          3.297    28.495    FPA/U9/U2/I1
    SLICE_X8Y17          FDRE                                         r  FPA/U9/U2/readout_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    P23                                               0.000    21.094 r  CH0_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.807    21.901 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000    21.901    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    24.003 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.101    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.445    27.659    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098    24.561 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540    26.101    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         1.725    27.939    FPA/U9/U2/FPA_CH1_CLK
    SLICE_X8Y17                                                       r  FPA/U9/U2/readout_sync_reg/C
                         clock pessimism              0.000    27.939    
                         clock uncertainty           -0.289    27.650    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)       -0.009    27.641    FPA/U9/U2/readout_sync_reg
  -------------------------------------------------------------------
                         required time                         27.641    
                         arrival time                         -28.495    
  -------------------------------------------------------------------
                         slack                                 -0.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U2/FPA_FIFO_FLUSH_reg/D
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch0_clink_clk_7x80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.406ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        1.655ns  (logic 0.128ns (7.736%)  route 1.527ns (92.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 13.013 - 8.594 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 11.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762    11.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    11.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266    11.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023    11.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341    11.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758    11.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578    11.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165    10.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    11.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.659    11.816    FPA/U5/U1/clk_100
    SLICE_X31Y9                                                       r  FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.100    11.916 f  FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/Q
                         net (fo=9, routed)           1.527    13.442    FPA/U9/U2/I2
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.028    13.470 r  FPA/U9/U2/FIFO_FLUSH_i_1/O
                         net (fo=1, routed)           0.000    13.470    FPA/U9/U2/n_2_FIFO_FLUSH_i_1
    SLICE_X8Y17          FDRE                                         r  FPA/U9/U2/FPA_FIFO_FLUSH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.472     9.066 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     9.066    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.106 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.065    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.802    12.897    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    11.447 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    12.065    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         0.918    13.013    FPA/U9/U2/FPA_CH1_CLK
    SLICE_X8Y17                                                       r  FPA/U9/U2/FPA_FIFO_FLUSH_reg/C
                         clock pessimism              0.000    13.013    
                         clock uncertainty            0.289    13.302    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.087    13.389    FPA/U9/U2/FPA_FIFO_FLUSH_reg
  -------------------------------------------------------------------
                         required time                        -13.389    
                         arrival time                          13.470    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz

Setup :            2  Failing Endpoints,  Worst Slack       -0.706ns,  Total Violation       -1.221ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U3/FPA_FIFO_FLUSH_reg/D
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch1_clink_clk_7x80MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.094ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@21.094ns - clk_out1_core_clk_wiz_1_0_2 rise@20.000ns)
  Data Path Delay:        3.552ns  (logic 0.322ns (9.065%)  route 3.230ns (90.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 27.987 - 21.094 ) 
    Source Clock Delay      (SCD):    4.887ns = ( 24.887 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     20.000    20.000 r  
    R21                                               0.000    20.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    20.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    20.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    22.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    22.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    23.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    23.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    24.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    21.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    22.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    24.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    21.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    22.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.795    24.887    FPA/U5/U1/clk_100
    SLICE_X31Y9                                                       r  FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.269    25.156 f  FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/Q
                         net (fo=9, routed)           3.230    28.386    FPA/U9/U3/I2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.053    28.439 r  FPA/U9/U3/FIFO_FLUSH_i_1__0/O
                         net (fo=1, routed)           0.000    28.439    FPA/U9/U3/n_2_FIFO_FLUSH_i_1__0
    SLICE_X4Y12          FDRE                                         r  FPA/U9/U3/FPA_FIFO_FLUSH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    N21                                               0.000    21.094 r  CH1_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.792    21.885 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000    21.885    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    23.988 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.086    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.640    27.839    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.659    24.180 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.906    26.086    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         1.788    27.987    FPA/U9/U3/FPA_CH2_CLK
    SLICE_X4Y12                                                       r  FPA/U9/U3/FPA_FIFO_FLUSH_reg/C
                         clock pessimism              0.000    27.987    
                         clock uncertainty           -0.289    27.698    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.035    27.733    FPA/U9/U3/FPA_FIFO_FLUSH_reg
  -------------------------------------------------------------------
                         required time                         27.733    
                         arrival time                         -28.439    
  -------------------------------------------------------------------
                         slack                                 -0.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U3/FPA_FIFO_FLUSH_reg/D
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             proxy_dclk_out_ch1_clink_clk_7x80MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.406ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        1.661ns  (logic 0.128ns (7.705%)  route 1.533ns (92.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 13.032 - 8.594 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 11.816 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762    11.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    11.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266    11.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023    11.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341    11.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758    11.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578    11.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165    10.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    11.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.659    11.816    FPA/U5/U1/clk_100
    SLICE_X31Y9                                                       r  FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.100    11.916 f  FPA/U5/U1/fpa_intf_cfg_i_reg[comn][fpa_diag_mode]/Q
                         net (fo=9, routed)           1.533    13.449    FPA/U9/U3/I2
    SLICE_X4Y12          LUT2 (Prop_lut2_I1_O)        0.028    13.477 r  FPA/U9/U3/FIFO_FLUSH_i_1__0/O
                         net (fo=1, routed)           0.000    13.477    FPA/U9/U3/n_2_FIFO_FLUSH_i_1__0
    SLICE_X4Y12          FDRE                                         r  FPA/U9/U3/FPA_FIFO_FLUSH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.456     9.050 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     9.050    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.091 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.050    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.875    12.955    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.716    11.239 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.811    12.050    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         0.952    13.032    FPA/U9/U3/FPA_CH2_CLK
    SLICE_X4Y12                                                       r  FPA/U9/U3/FPA_FIFO_FLUSH_reg/C
                         clock pessimism              0.000    13.032    
                         clock uncertainty            0.289    13.321    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.060    13.381    FPA/U9/U3/FPA_FIFO_FLUSH_reg
  -------------------------------------------------------------------
                         required time                        -13.381    
                         arrival time                          13.477    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_5
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5

Setup :            0  Failing Endpoints,  Worst Slack        9.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5 fall@13.594ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 3.120ns (58.393%)  route 2.223ns (41.608%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 6.828 - 1.094 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.580     4.672    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X35Y201                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y201        FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.223     7.164    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    C14                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.136     9.300 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.300    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/p_31_out
    IDELAY_X0Y212        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715    10.015 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.015    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X0Y212        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5 fall edge)
                                                     13.594    13.594 f  
    R21                                               0.000    13.594 f  SYS_CLK_P0
                         net (fo=0)                   0.000    13.594    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    14.375 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    15.984    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.067 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.584    16.651    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    18.954 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.374    19.328    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I13
    ILOGIC_X0Y212                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.208    19.535    
                         clock uncertainty           -0.210    19.326    
    ILOGIC_X0Y212        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.143    19.183    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.183    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  9.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.151ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5 rise@22.344ns - clk_pll_i_5 rise@60.000ns)
  Data Path Delay:        1.689ns  (logic 0.990ns (58.606%)  route 0.699ns (41.394%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.859ns = ( 13.703 - 9.844 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                     60.000    60.000 r  
    R21                                               0.000    60.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    60.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373    60.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762    61.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    61.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266    61.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023    61.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341    61.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442    60.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758    61.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    61.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.618    61.775    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X35Y201                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y201        FDRE (Prop_fdre_C_Q)         0.100    61.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.699    62.574    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A15                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.626    63.200 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I18
    IDELAY_X0Y203        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    63.464 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.464    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelaye2
    ILOGIC_X0Y203        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_5 rise edge)
                                                     22.344    22.344 r  
    R21                                               0.000    22.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000    22.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446    22.789 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847    23.636    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.689 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.281    23.970    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    25.997 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    26.203    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I1
    ILOGIC_X0Y203                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.161    26.042    
                         clock uncertainty            0.210    26.252    
    ILOGIC_X0Y203        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.313    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.313    
                         arrival time                          63.464    
  -------------------------------------------------------------------
                         slack                                 37.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_5
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5

Setup :            0  Failing Endpoints,  Worst Slack        7.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5 fall@13.594ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 3.120ns (43.059%)  route 4.126ns (56.941%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.715ns = ( 6.809 - 1.094 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.580     4.672    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X35Y201                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y201        FDRE (Prop_fdre_C_Q)         0.269     4.941 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          4.126     9.066    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    H9                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.136    11.202 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.202    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_63_out
    IDELAY_X0Y248        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715    11.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.917    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X0Y248        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5 fall edge)
                                                     13.594    13.594 f  
    R21                                               0.000    13.594 f  SYS_CLK_P0
                         net (fo=0)                   0.000    13.594    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    14.375 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    15.984    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.067 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.565    16.632    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    18.935 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.374    19.309    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I56
    ILOGIC_X0Y248                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.208    19.516    
                         clock uncertainty           -0.210    19.307    
    ILOGIC_X0Y248        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.143    19.164    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  7.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.078ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5 rise@22.344ns - clk_pll_i_5 rise@60.000ns)
  Data Path Delay:        2.598ns  (logic 0.990ns (38.112%)  route 1.608ns (61.888%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 13.685 - 9.844 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 11.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                     60.000    60.000 r  
    R21                                               0.000    60.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    60.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373    60.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762    61.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    61.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266    61.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023    61.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341    61.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442    60.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758    61.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    61.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.618    61.775    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X35Y201                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y201        FDRE (Prop_fdre_C_Q)         0.100    61.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.608    63.483    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    H12                  IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.626    64.109 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.109    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_47_out
    IDELAY_X0Y238        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.373    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[1].iserdes_dq_.idelaye2
    ILOGIC_X0Y238        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_5 rise edge)
                                                     22.344    22.344 r  
    R21                                               0.000    22.344 r  SYS_CLK_P0
                         net (fo=0)                   0.000    22.344    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446    22.789 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847    23.636    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.689 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.263    23.952    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X0Y19  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    25.979 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    26.185    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I1
    ILOGIC_X0Y238                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.161    26.024    
                         clock uncertainty            0.210    26.234    
    ILOGIC_X0Y238        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.295    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.295    
                         arrival time                          64.373    
  -------------------------------------------------------------------
                         slack                                 38.078    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_5
  To Clock:  mem_refclk_5

Setup :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_5'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk_5 rise@2.500ns - sync_pulse_5 rise@1.094ns)
  Data Path Delay:        0.632ns  (logic 0.000ns (0.000%)  route 0.632ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 5.558 - 2.500 ) 
    Source Clock Delay      (SCD):    2.681ns = ( 3.774 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_5 rise edge)
                                                      1.094     1.094 r  
    R21                                               0.000     1.094 r  SYS_CLK_P0
                         net (fo=0)                   0.000     1.094    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     1.955 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     3.686    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.774 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.632     4.406    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_5 rise edge)
                                                      2.500     2.500 r  
    R21                                               0.000     2.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     3.281 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     4.890    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.973 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.585     5.558    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.208     5.766    
                         clock uncertainty           -0.203     5.563    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     5.395    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                  0.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_5'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_5  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk_5 rise@0.000ns - sync_pulse_5 rise@1.094ns)
  Data Path Delay:        0.585ns  (logic 0.000ns (0.000%)  route 0.585ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.473ns = ( 3.567 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_5 rise edge)
                                                      1.094     1.094 r  
    R21                                               0.000     1.094 r  SYS_CLK_P0
                         net (fo=0)                   0.000     1.094    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     1.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     3.484    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.567 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.585     4.152    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.632     3.313    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.208     3.105    
                         clock uncertainty            0.203     3.308    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.161     3.469    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.683    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_29
  To Clock:  oserdes_clkdiv_29

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_29  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_29  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_29
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_29 rise@5.000ns - oserdes_clk_29 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.746ns = ( 11.746 - 5.000 ) 
    Source Clock Delay      (SCD):    6.933ns = ( 9.433 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_29 rise edge)
                                                      2.500     2.500 r  
    R21                                               0.000     2.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     3.362 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     5.093    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.181 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.626     5.807    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.433 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.771 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.771    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_29 rise edge)
                                                      5.000     5.000 r  
    R21                                               0.000     5.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     5.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     7.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.579     8.052    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.598 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.746 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.746    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.335    12.081    
                         clock uncertainty           -0.056    12.026    
    OUT_FIFO_X0Y16       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    11.423    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_29  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_29  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_29
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_29 rise@0.000ns - oserdes_clk_29 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.137ns (47.969%)  route 0.149ns (52.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.174ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_29 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.240     1.425    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.632 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.769 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.149     4.917    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_29 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.271     1.617    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.887 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.975 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.199     5.174    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.255     4.919    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     4.838    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.838    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_30
  To Clock:  oserdes_clkdiv_30

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_30  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_30  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_30
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_30 rise@10.000ns - oserdes_clk_30 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 16.737 - 10.000 ) 
    Source Clock Delay      (SCD):    6.923ns = ( 14.423 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_30 rise edge)
                                                      7.500     7.500 r  
    R21                                               0.000     7.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000     7.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     8.362 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    10.093    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.181 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.616    10.797    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.423 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.761 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.761    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_30 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.570    13.043    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.589 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.737 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    16.737    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.334    17.071    
                         clock uncertainty           -0.056    17.016    
    OUT_FIFO_X0Y17       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    16.413    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         16.413    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_30  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_30  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_30
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_30 rise@0.000ns - oserdes_clk_30 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.965ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_30 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.231     1.416    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.623 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.795 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.795    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_30 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.261     1.607    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.877 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.965 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.965    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.254     4.711    
    OUT_FIFO_X0Y17       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.701    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_31
  To Clock:  oserdes_clkdiv_31

Setup :            0  Failing Endpoints,  Worst Slack        1.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_31  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_31  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_31
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_31 rise@10.000ns - oserdes_clk_31 rise@5.000ns)
  Data Path Delay:        3.122ns  (logic 0.517ns (16.562%)  route 2.605ns (83.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.099ns = ( 17.099 - 10.000 ) 
    Source Clock Delay      (SCD):    6.933ns = ( 14.433 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_31 rise edge)
                                                      5.000     5.000 r  
    R21                                               0.000     5.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     5.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     7.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.626     8.307    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    11.933 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    12.450 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.605    15.055    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y236        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_31 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.579    13.052    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.598 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.746 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.353    17.099    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.335    17.434    
                         clock uncertainty           -0.056    17.379    
    OLOGIC_X0Y236        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.745    16.634    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.634    
                         arrival time                         -15.055    
  -------------------------------------------------------------------
                         slack                                  1.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_31  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_31  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_31
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_31 rise@0.000ns - oserdes_clk_31 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.975ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_31 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.240     1.425    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.632 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.804 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.804    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_31 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.271     1.617    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.887 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.975 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.975    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.255     4.720    
    OUT_FIFO_X0Y18       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.710    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_32
  To Clock:  oserdes_clkdiv_32

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_32  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_32  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_32
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_32 rise@5.000ns - oserdes_clk_32 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 11.737 - 5.000 ) 
    Source Clock Delay      (SCD):    6.923ns = ( 9.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_32 rise edge)
                                                      2.500     2.500 r  
    R21                                               0.000     2.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     3.362 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     5.093    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.181 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.616     5.797    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.423 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.761 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.761    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_32 rise edge)
                                                      5.000     5.000 r  
    R21                                               0.000     5.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     5.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     7.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.570     8.043    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.589 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.737 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.737    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.334    12.071    
                         clock uncertainty           -0.056    12.016    
    OUT_FIFO_X0Y19       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    11.413    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_32  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_32  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_32
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_32 rise@0.000ns - oserdes_clk_32 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.137ns (47.969%)  route 0.149ns (52.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_32 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.231     1.416    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.623 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.760 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.149     4.908    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y243        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_32 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.261     1.607    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.877 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.965 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.205     5.170    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.254     4.916    
    OLOGIC_X0Y243        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     4.835    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           4.908    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_pll_i_5

Setup :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_5 rise@10.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.866ns (53.475%)  route 0.753ns (46.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 14.222 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.489     4.581    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119/WCLK
    SLICE_X2Y176                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y176         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866     5.447 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_114_119/RAMB/O
                         net (fo=1, routed)           0.753     6.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[116]
    SLICE_X9Y186         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_5 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.326    14.222    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/m_axi_aclk
    SLICE_X9Y186                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[116]/C
                         clock pessimism              0.196    14.418    
                         clock uncertainty           -0.241    14.177    
    SLICE_X9Y186         FDRE (Setup_fdre_C_D)       -0.132    14.045    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[116]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  7.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_5 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.297ns (54.682%)  route 0.246ns (45.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.559     1.716    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143/WCLK
    SLICE_X8Y182                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y182         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     2.013 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_138_143/RAMB_D1/O
                         net (fo=1, routed)           0.246     2.259    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[141]
    SLICE_X9Y186         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.765     2.073    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/m_axi_aclk
    SLICE_X9Y186                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[141]/C
                         clock pessimism             -0.151     1.922    
                         clock uncertainty            0.241     2.163    
    SLICE_X9Y186         FDRE (Hold_fdre_C_D)         0.036     2.199    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        9.135ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.135ns  (required time - arrival time)
  Source:                 FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz)
  Destination:            FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_core_clk_wiz_1_0_2)
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.741ns  (logic 0.282ns (38.038%)  route 0.459ns (61.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22                                      0.000     0.000 r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X22Y22         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.741    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X23Y19         FDCE                                         r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y19         FDCE (Setup_fdce_C_D)       -0.124     9.876    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  9.135    





---------------------------------------------------------------------------------------------------
From Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        9.124ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.124ns  (required time - arrival time)
  Source:                 FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz)
  Destination:            FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_core_clk_wiz_1_0_2)
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.743ns  (logic 0.282ns (37.943%)  route 0.461ns (62.057%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14                                       0.000     0.000 r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.282     0.282 r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.461     0.743    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X1Y14          FDCE                                         r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)       -0.133     9.867    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.867    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  9.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_5
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@10.000ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.855ns (48.512%)  route 0.907ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 14.435 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.849     4.941    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113/WCLK
    SLICE_X10Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.855     5.796 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_108_113/RAMC/O
                         net (fo=1, routed)           0.907     6.703    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[112]
    SLICE_X11Y60         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    14.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    11.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    12.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.539    14.435    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/s_axi_aclk
    SLICE_X11Y60                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[112]/C
                         clock pessimism              0.196    14.631    
                         clock uncertainty           -0.242    14.389    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.143    14.246    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[112]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  7.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@0.000ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.297ns (58.981%)  route 0.207ns (41.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.688     1.845    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X18Y49                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     2.142 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35/RAMB_D1/O
                         net (fo=1, routed)           0.207     2.348    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[33]
    SLICE_X19Y55         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.855     2.163    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/s_axi_aclk
    SLICE_X19Y55                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]/C
                         clock pessimism             -0.151     2.012    
                         clock uncertainty            0.242     2.254    
    SLICE_X19Y55         FDRE (Hold_fdre_C_D)         0.033     2.287    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20M_mmcm_clk_20MHz_1
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        5.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 ACQ/IRIG/U4/irig_data_i_reg[time_dval]/C
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ACQ/IRIG/U10/irig_data_latch_reg[hours_reg][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@10.000ns - clk_20M_mmcm_clk_20MHz_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.322ns (9.964%)  route 2.910ns (90.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.967     5.059    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459     0.600 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374     2.974    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.094 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         1.844     4.938    ACQ/IRIG/U4/clk_20M
    SLICE_X13Y9                                                       r  ACQ/IRIG/U4/irig_data_i_reg[time_dval]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.269     5.207 r  ACQ/IRIG/U4/irig_data_i_reg[time_dval]/Q
                         net (fo=4, routed)           0.940     6.146    ACQ/IRIG/U4/irig_data_i[time_dval]
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.053     6.199 r  ACQ/IRIG/U4/i_2_96/O
                         net (fo=96, routed)          1.970     8.169    ACQ/IRIG/U10/I8[0]
    SLICE_X15Y0          FDRE                                         r  ACQ/IRIG/U10/irig_data_latch_reg[hours_reg][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    14.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    11.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    12.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.735    14.631    ACQ/IRIG/U10/I2
    SLICE_X15Y0                                                       r  ACQ/IRIG/U10/irig_data_latch_reg[hours_reg][9]/C
                         clock pessimism              0.196    14.827    
                         clock uncertainty           -0.510    14.316    
    SLICE_X15Y0          FDRE (Setup_fdre_C_CE)      -0.244    14.072    ACQ/IRIG/U10/irig_data_latch_reg[hours_reg][9]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  5.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ACQ/IRIG/U4/irig_data_i_reg[dayofyear_reg][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ACQ/IRIG/U10/irig_data_latch_reg[dayofyear_reg][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@0.000ns - clk_20M_mmcm_clk_20MHz_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.128ns (14.839%)  route 0.735ns (85.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.358ns
    Phase Error              (PE):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.699     1.856    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654     0.202 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931     1.133    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.159 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         0.684     1.843    ACQ/IRIG/U4/clk_20M
    SLICE_X13Y8                                                       r  ACQ/IRIG/U4/irig_data_i_reg[dayofyear_reg][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.100     1.943 r  ACQ/IRIG/U4/irig_data_i_reg[dayofyear_reg][0]/Q
                         net (fo=1, routed)           0.735     2.678    ACQ/IRIG/U4/irig_data_i[dayofyear_reg][0]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.028     2.706 r  ACQ/IRIG/U4/i_2_63/O
                         net (fo=1, routed)           0.000     2.706    ACQ/IRIG/U10/I12[0]
    SLICE_X13Y10         FDRE                                         r  ACQ/IRIG/U10/irig_data_latch_reg[dayofyear_reg][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.925     2.233    ACQ/IRIG/U10/I2
    SLICE_X13Y10                                                      r  ACQ/IRIG/U10/irig_data_latch_reg[dayofyear_reg][0]/C
                         clock pessimism             -0.151     2.082    
                         clock uncertainty            0.510     2.592    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.060     2.652    ACQ/IRIG/U10/irig_data_latch_reg[dayofyear_reg][0]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_core_clk_wiz_1_0_2
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        9.015ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_core_clk_wiz_1_0_2)
  Destination:            FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_core_clk_wiz_1_0_2)
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.853ns  (logic 0.246ns (28.845%)  route 0.607ns (71.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13                                      0.000     0.000 r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X15Y13         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.607     0.853    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X17Y14         FDCE                                         r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y14         FDCE (Setup_fdce_C_D)       -0.132     9.868    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.868    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  9.015    





---------------------------------------------------------------------------------------------------
From Clock:  usart_clk
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        6.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 ACQ/BULK_USART/U8/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            ACQ/BULK_USART/U10/U1A/flop1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@10.000ns - usart_clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.269ns (14.251%)  route 1.619ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        -1.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 14.373 - 10.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         1.734     1.734 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           2.825     4.559    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     4.679 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         1.586     6.265    ACQ/BULK_USART/U8/CLK
    SLICE_X56Y99                                                      r  ACQ/BULK_USART/U8/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.269     6.534 r  ACQ/BULK_USART/U8/r_RX_DV_reg/Q
                         net (fo=43, routed)          1.619     8.153    ACQ/BULK_USART/U10/U1A/RX_DV
    SLICE_X27Y73         FDRE                                         r  ACQ/BULK_USART/U10/U1A/flop1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    14.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    11.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    12.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.477    14.373    ACQ/BULK_USART/U10/U1A/I5
    SLICE_X27Y73                                                      r  ACQ/BULK_USART/U10/U1A/flop1/C
                         clock pessimism              0.000    14.373    
                         clock uncertainty           -0.194    14.179    
    SLICE_X27Y73         FDRE (Setup_fdre_C_D)       -0.020    14.159    ACQ/BULK_USART/U10/U1A/flop1
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ACQ/BULK_USART/U3/timeout_o_reg/C
                            (rising edge-triggered cell FDRE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            ACQ/BULK_USART/U9/U1B/flop1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@0.000ns - usart_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.100ns (14.722%)  route 0.579ns (85.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.828    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.854 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         0.581     2.435    ACQ/BULK_USART/U3/CLK
    SLICE_X57Y73                                                      r  ACQ/BULK_USART/U3/timeout_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.100     2.535 r  ACQ/BULK_USART/U3/timeout_o_reg/Q
                         net (fo=9, routed)           0.579     3.114    ACQ/BULK_USART/U9/U1B/I5
    SLICE_X34Y64         FDRE                                         r  ACQ/BULK_USART/U9/U1B/flop1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.821     2.129    ACQ/BULK_USART/U9/U1B/I6
    SLICE_X34Y64                                                      r  ACQ/BULK_USART/U9/U1B/flop1/C
                         clock pessimism              0.000     2.129    
                         clock uncertainty            0.194     2.322    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.047     2.369    ACQ/BULK_USART/U9/U1B/flop1
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_20M_mmcm_clk_20MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 ACQ/IRIG/U10/irig_en_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/IRIG/IRIG_PPS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_mmcm_clk_20MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_20M_mmcm_clk_20MHz_1 rise@50.000ns - clk_out1_core_clk_wiz_1_0_2 rise@40.000ns)
  Data Path Delay:        2.225ns  (logic 0.361ns (16.228%)  route 1.864ns (83.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 54.622 - 50.000 ) 
    Source Clock Delay      (SCD):    4.872ns = ( 44.872 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.534ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     40.000    40.000 r  
    R21                                               0.000    40.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    40.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    40.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    42.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    42.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    43.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    43.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    44.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    41.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    42.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    43.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    44.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    41.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    42.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    43.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.780    44.872    ACQ/IRIG/U10/I2
    SLICE_X46Y21                                                      r  ACQ/IRIG/U10/irig_en_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.308    45.180 r  ACQ/IRIG/U10/irig_en_i_reg/Q
                         net (fo=6, routed)           1.864    47.043    ACQ/IRIG/U4/IRIG_ENABLE
    SLICE_X22Y15         LUT2 (Prop_lut2_I1_O)        0.053    47.096 r  ACQ/IRIG/U4/PPS_i_1/O
                         net (fo=1, routed)           0.000    47.096    ACQ/IRIG/n_142_U4
    SLICE_X22Y15         FDRE                                         r  ACQ/IRIG/IRIG_PPS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                     50.000    50.000 r  
    R21                                               0.000    50.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    50.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    50.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    52.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    52.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    53.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    53.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    54.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    51.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    52.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    52.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    54.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    51.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    52.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    52.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.835    54.731    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208    50.523 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262    52.785    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    52.898 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         1.724    54.622    ACQ/IRIG/clk_20M
    SLICE_X22Y15                                                      r  ACQ/IRIG/IRIG_PPS_reg/C
                         clock pessimism              0.196    54.818    
                         clock uncertainty           -0.534    54.284    
    SLICE_X22Y15         FDRE (Setup_fdre_C_D)        0.071    54.355    ACQ/IRIG/IRIG_PPS_reg
  -------------------------------------------------------------------
                         required time                         54.355    
                         arrival time                         -47.096    
  -------------------------------------------------------------------
                         slack                                  7.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ACQ/IRIG/U10/irig_en_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/IRIG/IRIG_PPS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20M_mmcm_clk_20MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_mmcm_clk_20MHz_1 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.146ns (14.434%)  route 0.866ns (85.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.534ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.645     1.802    ACQ/IRIG/U10/I2
    SLICE_X46Y21                                                      r  ACQ/IRIG/U10/irig_en_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.118     1.920 r  ACQ/IRIG/U10/irig_en_i_reg/Q
                         net (fo=6, routed)           0.866     2.785    ACQ/IRIG/U4/IRIG_ENABLE
    SLICE_X22Y15         LUT2 (Prop_lut2_I1_O)        0.028     2.813 r  ACQ/IRIG/U4/PPS_i_1/O
                         net (fo=1, routed)           0.000     2.813    ACQ/IRIG/n_142_U4
    SLICE_X22Y15         FDRE                                         r  ACQ/IRIG/IRIG_PPS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.948     2.256    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972     0.284 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996     1.280    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.310 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         0.917     2.227    ACQ/IRIG/clk_20M
    SLICE_X22Y15                                                      r  ACQ/IRIG/IRIG_PPS_reg/C
                         clock pessimism             -0.151     2.076    
                         clock uncertainty            0.534     2.610    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.087     2.697    ACQ/IRIG/IRIG_PPS_reg
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_core_clk_wiz_1_0_2
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :          463  Failing Endpoints,  Worst Slack       -1.766ns,  Total Violation     -555.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/buf_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_core_clk_wiz_1_0_2 rise@81.250ns - clk_out4_core_clk_wiz_1_0_2 rise@80.000ns)
  Data Path Delay:        2.240ns  (logic 0.322ns (14.374%)  route 1.918ns (85.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 85.628 - 81.250 ) 
    Source Clock Delay      (SCD):    4.685ns = ( 84.685 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                     80.000    80.000 r  
    R21                                               0.000    80.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    80.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    80.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    82.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    82.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    83.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    83.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    84.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    81.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    82.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    83.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    84.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.314    81.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.627    82.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    83.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        1.593    84.685    ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X69Y56                                                      r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.269    84.954 f  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=93, routed)          1.318    86.271    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/s_axi_aresetn
    SLICE_X70Y55         LUT1 (Prop_lut1_I0_O)        0.053    86.324 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/s_id_d2[3]_i_1/O
                         net (fo=39, routed)          0.600    86.925    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/n_0_s_id_d2[3]_i_1
    SLICE_X73Y52         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/buf_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                     81.250    81.250 r  
    R21                                               0.000    81.250 r  SYS_CLK_P0
                         net (fo=0)                   0.000    81.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    82.031 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    83.640    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    83.723 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    84.814    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    84.893 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    85.711    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    82.272 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    84.033    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    84.146 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    85.578    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.090    82.488 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545    84.033    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.113    84.146 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       1.482    85.628    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/s_axi_aclk
    SLICE_X73Y52                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/buf_cnt_reg[0]/C
                         clock pessimism              0.107    85.735    
                         clock uncertainty           -0.209    85.526    
    SLICE_X73Y52         FDRE (Setup_fdre_C_R)       -0.367    85.159    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/buf_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         85.159    
                         arrival time                         -86.925    
  -------------------------------------------------------------------
                         slack                                 -1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_rresp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_core_clk_wiz_1_0_2 rise@0.000ns - clk_out4_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.128ns (20.516%)  route 0.496ns (79.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        0.601     1.758    ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X69Y56                                                      r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=93, routed)          0.496     2.354    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/m_axi_aresetn
    SLICE_X77Y68         LUT5 (Prop_lut5_I3_O)        0.028     2.382 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_rresp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.382    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/n_0_gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_rresp_reg[0]_i_1
    SLICE_X77Y68         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_rresp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       0.813     2.121    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/m_axi_aclk
    SLICE_X77Y68                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_rresp_reg_reg[0]/C
                         clock pessimism             -0.086     2.035    
                         clock uncertainty            0.209     2.244    
    SLICE_X77Y68         FDRE (Hold_fdre_C_D)         0.060     2.304    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_rresp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_4
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.457ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i_4)
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2)
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.523ns  (logic 0.844ns (33.456%)  route 1.679ns (66.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y55                                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65/RAMC_D1/CLK
    SLICE_X74Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.844     0.844 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_60_65/RAMC_D1/O
                         net (fo=1, routed)           1.679     2.523    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[65]
    SLICE_X75Y16         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X75Y16         FDRE (Setup_fdre_C_D)       -0.020     9.980    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[65]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                  7.457    





---------------------------------------------------------------------------------------------------
From Clock:  data_mgt_tx_out_clk
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.597ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by data_mgt_tx_out_clk)
  Destination:            ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_core_clk_wiz_1_0_2)
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.252ns  (logic 0.866ns (26.631%)  route 2.386ns (73.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198                                     0.000     0.000 r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83/RAMB/CLK
    SLICE_X90Y198        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866     0.866 r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_78_83/RAMB/O
                         net (fo=1, routed)           2.386     3.252    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[80]
    SLICE_X81Y108        FDRE                                         r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y108        FDRE (Setup_fdre_C_D)       -0.151     7.849    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[80]
  -------------------------------------------------------------------
                         required time                          7.849    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  4.597    





---------------------------------------------------------------------------------------------------
From Clock:  exp_mgt_tx_out_clk
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.381ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by exp_mgt_tx_out_clk)
  Destination:            ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_core_clk_wiz_1_0_2)
  Path Group:             clk_out2_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.623ns  (logic 0.308ns (8.502%)  route 3.315ns (91.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y205                                     0.000     0.000 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X78Y205        FDCE (Prop_fdce_C_Q)         0.308     0.308 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           3.315     3.623    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[8]
    SLICE_X78Y113        FDCE                                         r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X78Y113        FDCE (Setup_fdce_C_D)        0.004     8.004    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  4.381    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_out4_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 ACQ/FAN/fan_ctrl_inst/dataout0_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/FAN/pwm0/idata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_core_clk_wiz_1_0_2 rise@20.000ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        1.525ns  (logic 0.269ns (17.641%)  route 1.256ns (82.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 24.189 - 20.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 14.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    10.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    12.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    12.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    13.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    13.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    14.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    11.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    12.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    13.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    14.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    11.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    12.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    13.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.602    14.694    ACQ/FAN/fan_ctrl_inst/I2
    SLICE_X31Y97                                                      r  ACQ/FAN/fan_ctrl_inst/dataout0_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.269    14.963 r  ACQ/FAN/fan_ctrl_inst/dataout0_o_reg[9]/Q
                         net (fo=2, routed)           1.256    16.218    ACQ/FAN/pwm0/D[9]
    SLICE_X39Y108        FDCE                                         r  ACQ/FAN/pwm0/idata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                     20.000    20.000 r  
    R21                                               0.000    20.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    20.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    20.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    22.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    22.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    23.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    23.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    24.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    21.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    22.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    22.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    24.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.090    21.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.545    22.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    22.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        1.293    24.189    ACQ/FAN/pwm0/PWM_CLK
    SLICE_X39Y108                                                     r  ACQ/FAN/pwm0/idata_reg[9]/C
                         clock pessimism              0.107    24.296    
                         clock uncertainty           -0.209    24.087    
    SLICE_X39Y108        FDCE (Setup_fdce_C_D)       -0.032    24.055    ACQ/FAN/pwm0/idata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.055    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_core_clk_wiz_1_0_2 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.091ns (15.626%)  route 0.491ns (84.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.655     1.812    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/s_axi_aclk
    SLICE_X47Y46                                                      r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.091     1.903 r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.491     2.394    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/n_0_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
    SLICE_X44Y46         FDCE                                         r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        0.894     2.202    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/ext_spi_clk
    SLICE_X44Y46                                                      r  ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.086     2.116    
                         clock uncertainty            0.209     2.325    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.009     2.334    ACQ/BD/core_wrapper_i/core_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_out6_core_clk_wiz_1_0_2

Setup :           46  Failing Endpoints,  Worst Slack       -1.234ns,  Total Violation      -40.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 FPA/U5/U1/fpa_intf_cfg_i_reg[scd_misc][scd_fig4_t2_dly][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U1/dly_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out6_core_clk_wiz_1_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_core_clk_wiz_1_0_2 rise@12.500ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        2.969ns  (logic 0.987ns (33.248%)  route 1.982ns (66.752%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.566ns = ( 17.066 - 12.500 ) 
    Source Clock Delay      (SCD):    4.869ns = ( 14.869 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    10.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    12.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    12.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    13.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    13.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    14.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    11.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    12.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    13.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    14.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    11.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    12.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    13.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.777    14.869    FPA/U5/U1/clk_100
    SLICE_X55Y16                                                      r  FPA/U5/U1/fpa_intf_cfg_i_reg[scd_misc][scd_fig4_t2_dly][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.269    15.138 r  FPA/U5/U1/fpa_intf_cfg_i_reg[scd_misc][scd_fig4_t2_dly][0]/Q
                         net (fo=1, routed)           0.521    15.658    FPA/U5/U1/n_2_fpa_intf_cfg_i_reg[scd_misc][scd_fig4_t2_dly][0]
    SLICE_X56Y17         LUT6 (Prop_lut6_I2_O)        0.053    15.711 r  FPA/U5/U1/FSM_onehot_diag_fsm[9]_i_30/O
                         net (fo=1, routed)           0.000    15.711    FPA/U5/U1/n_2_FSM_onehot_diag_fsm[9]_i_30
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    16.024 r  FPA/U5/U1/FSM_onehot_diag_fsm_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.024    FPA/U5/U1/n_2_FSM_onehot_diag_fsm_reg[9]_i_13
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094    16.118 f  FPA/U5/U1/FSM_onehot_diag_fsm_reg[9]_i_4/CO[1]
                         net (fo=2, routed)           0.575    16.693    FPA/U9/U1/U0/CO[0]
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.152    16.845 r  FPA/U9/U1/U0/dly_cnt[15]_i_7__0/O
                         net (fo=1, routed)           0.265    17.110    FPA/U9/U1/U0/n_2_dly_cnt[15]_i_7__0
    SLICE_X52Y11         LUT4 (Prop_lut4_I3_O)        0.053    17.163 r  FPA/U9/U1/U0/dly_cnt[15]_i_2/O
                         net (fo=17, routed)          0.162    17.325    FPA/U9/U1/U0/O3
    SLICE_X52Y11         LUT6 (Prop_lut6_I0_O)        0.053    17.378 r  FPA/U9/U1/U0/dly_cnt[15]_i_1__0/O
                         net (fo=14, routed)          0.459    17.837    FPA/U9/U1/n_13_U0
    SLICE_X53Y11         FDRE                                         r  FPA/U9/U1/dly_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                     12.500    12.500 r  
    R21                                               0.000    12.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000    12.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    13.281 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    14.890    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.973 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    16.064    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    16.143 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    16.961    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    13.522 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    15.283    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    16.828    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.090    13.738 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.545    15.283    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         1.670    17.066    FPA/U9/U1/clk_80
    SLICE_X53Y11                                                      r  FPA/U9/U1/dly_cnt_reg[10]/C
                         clock pessimism              0.107    17.173    
                         clock uncertainty           -0.202    16.970    
    SLICE_X53Y11         FDRE (Setup_fdre_C_R)       -0.367    16.603    FPA/U9/U1/dly_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         16.603    
                         arrival time                         -17.837    
  -------------------------------------------------------------------
                         slack                                 -1.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 FPA/U5/U1/fpa_intf_cfg_i_reg[scd_op][scd_xsize][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U1/ch2_data_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out6_core_clk_wiz_1_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_core_clk_wiz_1_0_2 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.199ns (32.300%)  route 0.417ns (67.700%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.655     1.812    FPA/U5/U1/clk_100
    SLICE_X41Y10                                                      r  FPA/U5/U1/fpa_intf_cfg_i_reg[scd_op][scd_xsize][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.100     1.912 r  FPA/U5/U1/fpa_intf_cfg_i_reg[scd_op][scd_xsize][0]/Q
                         net (fo=1, routed)           0.185     2.097    FPA/U9/U1/O38[0]
    SLICE_X43Y9          LUT5 (Prop_lut5_I0_O)        0.030     2.127 r  FPA/U9/U1/ch2_data_i[0]_i_2/O
                         net (fo=1, routed)           0.232     2.359    FPA/U9/U1/U2/I2
    SLICE_X43Y13         LUT5 (Prop_lut5_I3_O)        0.069     2.428 r  FPA/U9/U1/U2/ch2_data_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.428    FPA/U9/U1/n_17_U2
    SLICE_X43Y13         FDRE                                         r  FPA/U9/U1/ch2_data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         0.890     2.198    FPA/U9/U1/clk_80
    SLICE_X43Y13                                                      r  FPA/U9/U1/ch2_data_i_reg[0]/C
                         clock pessimism             -0.086     2.112    
                         clock uncertainty            0.202     2.314    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.061     2.375    FPA/U9/U1/ch2_data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_4
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4

Setup :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4 fall@13.594ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.741ns (50.718%)  route 2.663ns (49.282%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 7.104 - 1.094 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.401     3.681    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.121     3.802 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.863     4.665    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.887     0.778 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.998     2.776    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.650     4.546    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.269     4.815 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          2.663     7.478    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq/IBUFDISABLE
    AD4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.757     9.235 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.235    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I21
    IDELAY_X1Y112        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715     9.950 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.950    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y112        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4 fall edge)
                                                     13.594    13.594 f  
    AB11                                              0.000    13.594 f  SYS_CLK_P1
                         net (fo=0)                   0.000    13.594    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    14.422 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    15.592    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.675 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.252    16.927    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    19.230 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.374    19.604    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I12
    ILOGIC_X1Y112                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.198    19.803    
                         clock uncertainty           -0.210    19.593    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.143    19.450    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.450    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  9.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.197ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4 rise@22.344ns - clk_pll_i_4 rise@60.000ns)
  Data Path Delay:        1.923ns  (logic 1.093ns (56.844%)  route 0.830ns (43.156%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 13.730 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                     60.000    60.000 r  
    AB11                                              0.000    60.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    60.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364    60.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.376    61.293    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.316 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.340    61.656    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415    60.241 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.744    60.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.633    61.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          0.830    62.573    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq/IBUFDISABLE
    AE5                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    63.302 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.302    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I15
    IDELAY_X1Y103        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    63.566 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.566    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelaye2
    ILOGIC_X1Y103        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_4 rise edge)
                                                     22.344    22.344 r  
    AB11                                              0.000    22.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000    22.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441    22.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.606    23.998    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.024 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    26.230    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/I1
    ILOGIC_X1Y103                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.131    26.099    
                         clock uncertainty            0.210    26.309    
    ILOGIC_X1Y103        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.370    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.370    
                         arrival time                          63.566    
  -------------------------------------------------------------------
                         slack                                 37.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_4
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        8.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2 fall@13.594ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 2.741ns (41.991%)  route 3.787ns (58.009%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns = ( 7.091 - 1.094 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.401     3.681    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.121     3.802 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.863     4.665    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.887     0.778 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.998     2.776    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.650     4.546    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.269     4.815 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          3.787     8.601    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq/IBUFDISABLE
    AA4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.757    10.358 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.358    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/p_59_out
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715    11.073 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.073    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y124        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2 fall edge)
                                                     13.594    13.594 f  
    AB11                                              0.000    13.594 f  SYS_CLK_P1
                         net (fo=0)                   0.000    13.594    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    14.422 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    15.592    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.675 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.252    16.927    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    19.230 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.361    19.591    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/I33
    ILOGIC_X1Y124                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.198    19.790    
                         clock uncertainty           -0.210    19.580    
    ILOGIC_X1Y124        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.143    19.437    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.437    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  8.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.796ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2 rise@22.344ns - clk_pll_i_4 rise@60.000ns)
  Data Path Delay:        2.515ns  (logic 1.093ns (43.462%)  route 1.422ns (56.538%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 13.723 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                     60.000    60.000 r  
    AB11                                              0.000    60.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    60.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364    60.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.376    61.293    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.316 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.340    61.656    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415    60.241 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.744    60.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.633    61.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          1.422    63.166    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq/IBUFDISABLE
    Y5                   IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    63.895 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.895    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/p_39_out
    IDELAY_X1Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.159 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.159    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelaye2
    ILOGIC_X1Y115        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_2 rise edge)
                                                     22.344    22.344 r  
    AB11                                              0.000    22.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000    22.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441    22.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.605    23.997    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.023 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.200    26.223    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/I1
    ILOGIC_X1Y115                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.131    26.092    
                         clock uncertainty            0.210    26.302    
    ILOGIC_X1Y115        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.363    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.363    
                         arrival time                          64.159    
  -------------------------------------------------------------------
                         slack                                 37.796    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_4
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        7.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2 fall@13.594ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 2.741ns (36.111%)  route 4.849ns (63.889%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 7.078 - 1.094 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.401     3.681    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.121     3.802 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.863     4.665    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.887     0.778 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.998     2.776    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.650     4.546    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.269     4.815 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          4.849     9.664    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    Y3                   IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.757    11.421 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.421    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/p_95_out
    IDELAY_X1Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715    12.136 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.136    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y136        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2 fall edge)
                                                     13.594    13.594 f  
    AB11                                              0.000    13.594 f  SYS_CLK_P1
                         net (fo=0)                   0.000    13.594    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    14.422 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    15.592    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.675 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.241    16.916    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    19.219 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.359    19.578    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/I47
    ILOGIC_X1Y136                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.198    19.777    
                         clock uncertainty           -0.210    19.567    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.143    19.424    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.424    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  7.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.355ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2 rise@22.344ns - clk_pll_i_4 rise@60.000ns)
  Data Path Delay:        3.063ns  (logic 1.093ns (35.684%)  route 1.970ns (64.316%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.712 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                     60.000    60.000 r  
    AB11                                              0.000    60.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    60.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364    60.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.376    61.293    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.316 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.340    61.656    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415    60.241 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.744    60.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.633    61.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          1.970    63.714    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    AC2                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.443 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.443    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/p_71_out
    IDELAY_X1Y127        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.707 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.707    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelaye2
    ILOGIC_X1Y127        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_2 rise edge)
                                                     22.344    22.344 r  
    AB11                                              0.000    22.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000    22.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441    22.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.595    23.987    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.013 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.199    26.212    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/I1
    ILOGIC_X1Y127                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.131    26.081    
                         clock uncertainty            0.210    26.291    
    ILOGIC_X1Y127        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.352    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.352    
                         arrival time                          64.707    
  -------------------------------------------------------------------
                         slack                                 38.355    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_4
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4

Setup :            0  Failing Endpoints,  Worst Slack        6.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4 fall@13.594ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 2.741ns (32.121%)  route 5.792ns (67.879%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 7.085 - 1.094 ) 
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.401     3.681    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.121     3.802 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.863     4.665    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.887     0.778 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.998     2.776    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.650     4.546    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.269     4.815 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          5.792    10.607    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.757    12.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    12.364    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_123_out
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.715    13.079 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    13.079    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelaye2
    ILOGIC_X1Y148        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4 fall edge)
                                                     13.594    13.594 f  
    AB11                                              0.000    13.594 f  SYS_CLK_P1
                         net (fo=0)                   0.000    13.594    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    14.422 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    15.592    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.675 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          1.233    16.908    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.303    19.211 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.374    19.585    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I61
    ILOGIC_X1Y148                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.198    19.784    
                         clock uncertainty           -0.210    19.574    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.143    19.431    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         19.431    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  6.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.851ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4 rise@22.344ns - clk_pll_i_4 rise@60.000ns)
  Data Path Delay:        3.559ns  (logic 1.093ns (30.712%)  route 2.466ns (69.288%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.868ns = ( 13.712 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                     60.000    60.000 r  
    AB11                                              0.000    60.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    60.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364    60.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.376    61.293    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.316 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.340    61.656    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415    60.241 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.744    60.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    61.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.633    61.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X101Y56                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=80, routed)          2.466    64.210    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.939    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/p_99_out
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    65.203 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.203    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelaye2
    ILOGIC_X1Y139        ISERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_4 rise edge)
                                                     22.344    22.344 r  
    AB11                                              0.000    22.344 r  SYS_CLK_P1
                         net (fo=0)                   0.000    22.344    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441    22.785 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.339    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.392 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=13, routed)          0.588    23.980    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.006 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    26.212    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/I1
    ILOGIC_X1Y139                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.131    26.081    
                         clock uncertainty            0.210    26.291    
    ILOGIC_X1Y139        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.352    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.352    
                         arrival time                          65.203    
  -------------------------------------------------------------------
                         slack                                 38.851    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_4
  To Clock:  mem_refclk_4

Setup :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_4'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk_4 rise@2.500ns - sync_pulse_4 rise@1.094ns)
  Data Path Delay:        1.353ns  (logic 0.000ns (0.000%)  route 1.353ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.335ns = ( 5.835 - 2.500 ) 
    Source Clock Delay      (SCD):    2.280ns = ( 3.374 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_4 rise edge)
                                                      1.094     1.094 r  
    AB11                                              0.000     1.094 r  SYS_CLK_P1
                         net (fo=0)                   0.000     1.094    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     2.033 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     3.286    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.374 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=13, routed)          1.353     4.727    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_4 rise edge)
                                                      2.500     2.500 r  
    AB11                                              0.000     2.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     3.329 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     4.499    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.582 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.253     5.835    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.198     6.033    
                         clock uncertainty           -0.203     5.830    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     5.662    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.662    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  0.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_4'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_4  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk_4 rise@0.000ns - sync_pulse_4 rise@1.094ns)
  Data Path Delay:        1.253ns  (logic 0.000ns (0.000%)  route 1.253ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.082ns = ( 3.175 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_4 rise edge)
                                                      1.094     1.094 r  
    AB11                                              0.000     1.094 r  SYS_CLK_P1
                         net (fo=0)                   0.000     1.094    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     1.922 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     3.092    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.175 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=13, routed)          1.253     4.428    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.353     3.633    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2                                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.198     3.435    
                         clock uncertainty            0.203     3.638    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.161     3.799    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.799    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_22
  To Clock:  oserdes_clkdiv_22

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_22  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_22  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_22
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_22 rise@5.000ns - oserdes_clk_22 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 12.023 - 5.000 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 9.754 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_22 rise edge)
                                                      2.500     2.500 r  
    AB11                                              0.000     2.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.347     6.127    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.754 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    10.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.092    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y8        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_22 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.247     8.329    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.023 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    12.023    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y8                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.379    12.402    
                         clock uncertainty           -0.056    12.346    
    OUT_FIFO_X1Y8        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    11.743    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_22  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_22  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_22
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_22 rise@0.000ns - oserdes_clk_22 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.137ns (47.801%)  route 0.150ns (52.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_22 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.527     1.444    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.651 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.788 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.150     4.937    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y107        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_22 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.596     1.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.914 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.002 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.199     5.201    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y107                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.264     4.938    
    OLOGIC_X1Y107        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     4.857    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.857    
                         arrival time                           4.937    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_23
  To Clock:  oserdes_clkdiv_23

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_23  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_23  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_23 rise@5.000ns - oserdes_clk_23 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.014ns = ( 12.014 - 5.000 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 9.744 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_23 rise edge)
                                                      2.500     2.500 r  
    AB11                                              0.000     2.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.337     6.117    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.744 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    10.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.082    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y9        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_23 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.238     8.320    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.866 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.014 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    12.014    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y9                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.378    12.392    
                         clock uncertainty           -0.056    12.336    
    OUT_FIFO_X1Y9        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    11.733    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_23  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_23  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_23 rise@0.000ns - oserdes_clk_23 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.137ns (47.801%)  route 0.150ns (52.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_23 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.518     1.435    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.779 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.150     4.928    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y119        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_23 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.586     1.634    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.904 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.992 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.195     5.187    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.263     4.925    
    OLOGIC_X1Y119        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     4.844    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.844    
                         arrival time                           4.928    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_24
  To Clock:  oserdes_clkdiv_24

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_24  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_24  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_24 rise@5.000ns - oserdes_clk_24 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.023ns = ( 12.023 - 5.000 ) 
    Source Clock Delay      (SCD):    7.254ns = ( 9.754 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_24 rise edge)
                                                      2.500     2.500 r  
    AB11                                              0.000     2.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.347     6.127    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.754 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    10.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.092    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y10       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_24 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.247     8.329    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.875 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.023 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    12.023    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y10                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.379    12.402    
                         clock uncertainty           -0.056    12.346    
    OUT_FIFO_X1Y10       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    11.743    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_24  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_24  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_24 rise@0.000ns - oserdes_clk_24 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.137ns (47.801%)  route 0.150ns (52.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_24 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.527     1.444    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.651 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.788 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.150     4.937    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y131        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_24 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.596     1.644    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.914 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     5.002 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.197     5.199    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y131                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.264     4.936    
    OLOGIC_X1Y131        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     4.855    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.855    
                         arrival time                           4.937    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_25
  To Clock:  oserdes_clkdiv_25

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_25  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_25  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_25 rise@5.000ns - oserdes_clk_25 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.014ns = ( 12.014 - 5.000 ) 
    Source Clock Delay      (SCD):    7.244ns = ( 9.744 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_25 rise edge)
                                                      2.500     2.500 r  
    AB11                                              0.000     2.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     2.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     3.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     4.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.337     6.117    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627     9.744 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    10.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    10.082    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y11       OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_25 rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829     5.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170     6.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.238     8.320    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    11.866 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    12.014 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    12.014    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y11                                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.378    12.392    
                         clock uncertainty           -0.056    12.336    
    OUT_FIFO_X1Y11       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    11.733    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_25  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_25  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_25 rise@0.000ns - oserdes_clk_25 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.137ns (47.801%)  route 0.150ns (52.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_25 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.518     1.435    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.779 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.150     4.928    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y143        OSERDESE2                                    r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_25 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.586     1.634    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.904 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.992 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.205     5.197    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y143                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.263     4.935    
    OLOGIC_X1Y143        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.081     4.854    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -4.854    
                         arrival time                           4.928    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_26
  To Clock:  oserdes_clkdiv_26

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_26  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_26  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_26
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_26 rise@10.000ns - oserdes_clk_26 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.779ns = ( 16.779 - 10.000 ) 
    Source Clock Delay      (SCD):    6.989ns = ( 14.489 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_26 rise edge)
                                                      7.500     7.500 r  
    AB11                                              0.000     7.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     8.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     9.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.082    10.862    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.489 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.827 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.827    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_26 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.003    13.085    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.631 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.779 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=8, routed)           0.000    16.779    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.358    17.137    
                         clock uncertainty           -0.056    17.081    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    16.478    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_26  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_26  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_26
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_26 rise@0.000ns - oserdes_clk_26 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_26 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.395     1.312    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.519 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.691 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.691    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_26 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.446     1.494    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.764 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.852 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=8, routed)           0.000     4.852    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.246     4.607    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.597    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.691    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_27
  To Clock:  oserdes_clkdiv_27

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_27  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_27  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_27
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_27 rise@10.000ns - oserdes_clk_27 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.788ns = ( 16.788 - 10.000 ) 
    Source Clock Delay      (SCD):    6.999ns = ( 14.499 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_27 rise edge)
                                                      7.500     7.500 r  
    AB11                                              0.000     7.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     8.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     9.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.092    10.872    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.499 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.837 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.837    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_27 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.012    13.094    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.640 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.788 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=9, routed)           0.000    16.788    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.359    17.147    
                         clock uncertainty           -0.056    17.091    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    16.488    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         16.488    
                         arrival time                         -14.837    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_27  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_27  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_27
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_27 rise@0.000ns - oserdes_clk_27 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    4.528ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_27 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.404     1.321    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.528 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.700 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.700    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_27 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.456     1.504    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.774 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=9, routed)           0.000     4.862    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.247     4.616    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.606    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           4.700    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_28
  To Clock:  oserdes_clkdiv_28

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_28  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_28  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_28
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_28 rise@10.000ns - oserdes_clk_28 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.779ns = ( 16.779 - 10.000 ) 
    Source Clock Delay      (SCD):    6.989ns = ( 14.489 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_28 rise edge)
                                                      7.500     7.500 r  
    AB11                                              0.000     7.500 r  SYS_CLK_P1
                         net (fo=0)                   0.000     7.500    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     8.439 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     9.692    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.780 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.082    10.862    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.627    14.489 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.827 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.827    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_28 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          1.003    13.085    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.546    16.631 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.779 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000    16.779    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.358    17.137    
                         clock uncertainty           -0.056    17.081    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.603    16.478    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_28  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_28  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_28
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_28 rise@0.000ns - oserdes_clk_28 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.519ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_28 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.395     1.312    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.519 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.691 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.691    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_28 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=13, routed)          0.446     1.494    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     4.764 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.852 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     4.852    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.246     4.607    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.597    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.691    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_pll_i_4

Setup :            0  Failing Endpoints,  Worst Slack        6.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_4 rise@10.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.246ns (11.004%)  route 1.990ns (88.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.388     4.480    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/s_axi_aclk
    SLICE_X39Y166                                                     r  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y166        FDRE (Prop_fdre_C_Q)         0.246     4.726 r  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[5]/Q
                         net (fo=2, routed)           1.990     6.715    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_i[5]
    SLICE_X40Y130        FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.303    13.385    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.079    13.464 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.817    14.281    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.653    10.628 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.901    12.529    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.282    13.924    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X40Y130                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.000    13.924    
                         clock uncertainty           -0.286    13.638    
    SLICE_X40Y130        FDRE (Setup_fdre_C_D)       -0.098    13.540    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  6.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_4 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.100ns (16.993%)  route 0.488ns (83.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.560     1.717    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/s_axi_aclk
    SLICE_X23Y165                                                     r  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y165        FDRE (Prop_fdre_C_Q)         0.100     1.817 r  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/temp_out_reg[9]/Q
                         net (fo=2, routed)           0.488     2.305    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_i[9]
    SLICE_X36Y160        FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.432     1.480    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.525 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.501     2.026    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.711     0.315 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.807     1.122    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.152 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.740     1.892    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X36Y160                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.000     1.892    
                         clock uncertainty            0.286     2.178    
    SLICE_X36Y160        FDRE (Hold_fdre_C_D)         0.047     2.225    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_core_clk_wiz_1_0_2
  To Clock:  clk_pll_i_4

Setup :            0  Failing Endpoints,  Worst Slack        3.846ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_276_281/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_core_clk_wiz_1_0_2)
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4)
  Path Group:             clk_pll_i_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        2.266ns  (logic 0.866ns (38.225%)  route 1.400ns (61.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49                                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_276_281/RAMB/CLK
    SLICE_X90Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.866     0.866 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_276_281/RAMB/O
                         net (fo=1, routed)           1.400     2.266    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/p_0_out[278]
    SLICE_X89Y89         FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X89Y89         FDRE (Setup_fdre_C_D)       -0.138     6.112    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[278]
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  3.846    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_core_clk_wiz_1_0_2
  To Clock:  clk_pll_i_4

Setup :            0  Failing Endpoints,  Worst Slack        4.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_4 rise@10.000ns - clk_out4_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.322ns (6.583%)  route 4.569ns (93.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 14.234 - 10.000 ) 
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        1.593     4.685    ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X69Y56                                                      r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.269     4.954 f  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=93, routed)          4.569     9.523    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/aresetn
    SLICE_X102Y85        LUT2 (Prop_lut2_I0_O)        0.053     9.576 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     9.576    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/n_0_areset_d1_i_1
    SLICE_X102Y85        FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.303    13.385    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.079    13.464 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.817    14.281    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.653    10.628 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.901    12.529    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.592    14.234    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/CLK
    SLICE_X102Y85                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/C
                         clock pessimism              0.000    14.234    
                         clock uncertainty           -0.295    13.938    
    SLICE_X102Y85        FDRE (Setup_fdre_C_D)        0.035    13.973    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  4.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.817ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_4 rise@0.000ns - clk_out4_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.128ns (5.237%)  route 2.316ns (94.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        0.601     1.758    ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X69Y56                                                      r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.100     1.858 f  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=93, routed)          2.316     4.174    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/aresetn
    SLICE_X102Y85        LUT2 (Prop_lut2_I0_O)        0.028     4.202 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_i_1/O
                         net (fo=1, routed)           0.000     4.202    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/n_0_areset_d1_i_1
    SLICE_X102Y85        FDRE                                         r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.432     1.480    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.525 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.501     2.026    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.711     0.315 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.807     1.122    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.152 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.877     2.029    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/CLK
    SLICE_X102Y85                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.295     2.324    
    SLICE_X102Y85        FDRE (Hold_fdre_C_D)         0.061     2.385    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           4.202    
  -------------------------------------------------------------------
                         slack                                  1.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_core_clk_wiz_1_0_2
  To Clock:  data_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.782ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_core_clk_wiz_1_0_2)
  Destination:            ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by data_mgt_tx_out_clk)
  Path Group:             data_mgt_tx_out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        2.448ns  (logic 0.269ns (10.989%)  route 2.179ns (89.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y152                                     0.000     0.000 r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X89Y152        FDCE (Prop_fdce_C_Q)         0.269     0.269 r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           2.179     2.448    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X61Y107        FDCE                                         r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X61Y107        FDCE (Setup_fdce_C_D)       -0.020     6.230    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                  3.782    





---------------------------------------------------------------------------------------------------
From Clock:  data_mgt_user_clk_i
  To Clock:  data_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_Buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_tx_out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (data_mgt_tx_out_clk rise@8.000ns - data_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.246ns (8.317%)  route 2.712ns (91.683%))
  Logic Levels:           0  
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.365 - 8.000 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.440     1.440    ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/user_clk
    SLICE_X95Y163                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_Buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y163        FDRE (Prop_fdre_C_Q)         0.246     1.686 r  ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_Buffer_reg[24]/Q
                         net (fo=1, routed)           2.712     4.398    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77/DIC0
    SLICE_X92Y163        RAMD32                                       r  ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_tx_out_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     9.041 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.324    10.365    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77/WCLK
    SLICE_X92Y163                                                     r  ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77/RAMC/CLK
                         clock pessimism              0.095    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X92Y163        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.237    10.188    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_72_77/RAMC
  -------------------------------------------------------------------
                         required time                         10.188    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  5.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_Buffer_reg/C
                            (rising edge-triggered cell FDSE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_tx_out_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (data_mgt_tx_out_clk rise@0.000ns - data_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.320ns (22.722%)  route 1.088ns (77.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.327     1.327    ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X89Y158                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_Buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y158        FDSE (Prop_fdse_C_Q)         0.197     1.524 f  ACQ/MGT/MGTS/DATA/U0/data_mgt_rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_Buffer_reg/Q
                         net (fo=2, routed)           0.672     2.196    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/S00_AXIS_TVALID
    SLICE_X89Y161        LUT2 (Prop_lut2_I0_O)        0.123     2.319 r  ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_31_0_5_i_1/O
                         net (fo=151, routed)         0.416     2.735    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X88Y163        FDCE                                         r  ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     1.082 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.439     2.521    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/S00_AXIS_ACLK
    SLICE_X88Y163                                                     r  ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.095     2.426    
                         clock uncertainty            0.035     2.461    
    SLICE_X88Y163        FDCE (Hold_fdce_C_CE)        0.028     2.489    ACQ/MGT/DATA_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  data_mgt_tx_out_clk
  To Clock:  data_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/data_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (data_mgt_user_clk_i rise@8.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.361ns (12.198%)  route 2.599ns (87.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 9.272 - 8.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     1.082 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.443     2.525    ACQ/MGT/MGTS/DATA_RESET_LOGIC/USER_CLK
    SLICE_X90Y191                                                     r  ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y191        FDRE (Prop_fdre_C_Q)         0.308     2.833 r  ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/Q
                         net (fo=9, routed)           1.519     4.352    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/link_reset_cdc_sync/RESET
    SLICE_X92Y151        LUT5 (Prop_lut5_I1_O)        0.053     4.405 r  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/link_reset_cdc_sync/verify_r_i_1/O
                         net (fo=16, routed)          1.080     5.485    ACQ/MGT/MGTS/DATA/U0/data_mgt_global_logic_i/channel_init_sm_i/SS[0]
    SLICE_X77Y153        FDSE                                         r  ACQ/MGT/MGTS/DATA/U0/data_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.272     9.272    ACQ/MGT/MGTS/DATA/U0/data_mgt_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X77Y153                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]/C
                         clock pessimism              0.089     9.361    
                         clock uncertainty           -0.035     9.326    
    SLICE_X77Y153        FDSE (Setup_fdse_C_S)       -0.367     8.959    ACQ/MGT/MGTS/DATA/U0/data_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                  3.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/tx_d_pipeline_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             data_mgt_user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_mgt_user_clk_i rise@0.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.099%)  route 0.100ns (45.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.361 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.532     0.893    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_ACLK
    SLICE_X76Y158                                                     r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y158        FDRE (Prop_fdre_C_Q)         0.118     1.011 r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[11]/Q
                         net (fo=1, routed)           0.100     1.111    ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/S_AXI_TX_TDATA[52]
    SLICE_X75Y158        FDRE                                         r  ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/tx_d_pipeline_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.736     0.736    ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X75Y158                                                     r  ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/tx_d_pipeline_r_reg[52]/C
                         clock pessimism             -0.190     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X75Y158        FDRE (Hold_fdre_C_D)         0.049     0.630    ACQ/MGT/MGTS/DATA/U0/data_mgt_tx_ll_i/tx_ll_datapath_i/tx_d_pipeline_r_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_core_clk_wiz_1_0_2
  To Clock:  exp_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.199ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_core_clk_wiz_1_0_2)
  Destination:            ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by exp_mgt_tx_out_clk)
  Path Group:             exp_mgt_tx_out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.919ns  (logic 0.282ns (30.683%)  route 0.637ns (69.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y206                                     0.000     0.000 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X78Y206        FDCE (Prop_fdce_C_Q)         0.282     0.282 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.637     0.919    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[9]
    SLICE_X80Y209        FDCE                                         r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X80Y209        FDCE (Setup_fdce_C_D)       -0.132     6.118    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  5.199    





---------------------------------------------------------------------------------------------------
From Clock:  exp_mgt_user_clk_i
  To Clock:  exp_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg/C
                            (rising edge-triggered cell FDSE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_tx_out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_tx_out_clk rise@8.000ns - exp_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.322ns (7.416%)  route 4.020ns (92.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.607     1.607    ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X85Y222                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y222        FDSE (Prop_fdse_C_Q)         0.269     1.876 f  ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg/Q
                         net (fo=16, routed)          2.233     4.109    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_TREADY
    SLICE_X90Y210        LUT6 (Prop_lut6_I1_O)        0.053     4.162 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1[63]_i_1/O
                         net (fo=101, routed)         1.787     5.949    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/n_0_storage_data1[63]_i_1
    SLICE_X84Y223        FDRE                                         r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_tx_out_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     8.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.144     9.144    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113     9.257 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.443    10.700    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_ACLK
    SLICE_X84Y223                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]/C
                         clock pessimism              0.145    10.845    
                         clock uncertainty           -0.035    10.810    
    SLICE_X84Y223        FDRE (Setup_fdre_C_CE)      -0.244    10.566    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/storage_data1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.566    
                         arrival time                          -5.949    
  -------------------------------------------------------------------
                         slack                                  4.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/U9/flop1/D
                            (rising edge-triggered cell FDRE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_tx_out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_tx_out_clk rise@0.000ns - exp_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.107ns (11.947%)  route 0.789ns (88.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.641     0.641    ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_lane_init_sm_4byte_i/user_clk
    SLICE_X98Y212                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_lane_init_sm_4byte_i/lane_up_flop_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y212        FDRE (Prop_fdre_C_Q)         0.107     0.748 r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_aurora_lane_4byte_0_i/exp_mgt_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, routed)           0.789     1.537    ACQ/MGT/MGTS/U9/I3
    SLICE_X86Y194        FDRE                                         r  ACQ/MGT/MGTS/U9/flop1/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.600 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.765     1.365    ACQ/MGT/MGTS/U9/USER_CLK
    SLICE_X86Y194                                                     r  ACQ/MGT/MGTS/U9/flop1/C
                         clock pessimism             -0.008     1.357    
                         clock uncertainty            0.035     1.392    
    SLICE_X86Y194        FDRE (Hold_fdre_C_D)         0.006     1.398    ACQ/MGT/MGTS/U9/flop1
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  data_mgt_tx_out_clk
  To Clock:  exp_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_user_clk_i rise@8.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.361ns (12.747%)  route 2.471ns (87.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 9.447 - 8.000 ) 
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     1.082 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.443     2.525    ACQ/MGT/MGTS/DATA_RESET_LOGIC/USER_CLK
    SLICE_X90Y191                                                     r  ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y191        FDRE (Prop_fdre_C_Q)         0.308     2.833 r  ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/Q
                         net (fo=9, routed)           1.271     4.104    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/link_reset_cdc_sync/RESET
    SLICE_X93Y213        LUT5 (Prop_lut5_I1_O)        0.053     4.157 r  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/link_reset_cdc_sync/verify_r_i_1/O
                         net (fo=16, routed)          1.200     5.357    ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/SS[0]
    SLICE_X92Y223        FDSE                                         r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.447     9.447    ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X92Y223                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.035     9.412    
    SLICE_X92Y223        FDSE (Setup_fdse_C_S)       -0.344     9.068    ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/free_count_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  3.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/D
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_user_clk_i rise@0.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.146ns (20.135%)  route 0.579ns (79.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.361 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.563     0.924    ACQ/MGT/MGTS/DATA_RESET_LOGIC/USER_CLK
    SLICE_X90Y191                                                     r  ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y191        FDRE (Prop_fdre_C_Q)         0.118     1.042 r  ACQ/MGT/MGTS/DATA_RESET_LOGIC/reset_debounce_r2_reg/Q
                         net (fo=9, routed)           0.579     1.621    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/link_reset_cdc_sync/RESET
    SLICE_X93Y213        LUT5 (Prop_lut5_I1_O)        0.028     1.649 r  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/link_reset_cdc_sync/verify_r_i_1/O
                         net (fo=16, unplaced)        0.000     1.649    ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/SS[0]
    SLICE_X93Y213        FDRE                                         r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.863     0.863    ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X93Y213                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.035     0.898    
    SLICE_X93Y213        FDRE (Hold_fdre_C_D)         0.060     0.958    ACQ/MGT/MGTS/EXP/U0/exp_mgt_global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.691    





---------------------------------------------------------------------------------------------------
From Clock:  exp_mgt_tx_out_clk
  To Clock:  exp_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg/D
                            (rising edge-triggered cell FDSE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_user_clk_i rise@8.000ns - exp_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.555ns (15.925%)  route 2.930ns (84.075%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 9.444 - 8.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.209     1.209    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     1.329 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.613     2.942    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_ACLK
    SLICE_X83Y217                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y217        FDRE (Prop_fdre_C_Q)         0.269     3.211 r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/FSM_onehot_state_reg[1]/Q
                         net (fo=108, routed)         1.552     4.763    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/n_0_FSM_onehot_state_reg[1]
    SLICE_X83Y226        LUT2 (Prop_lut2_I0_O)        0.053     4.816 f  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_register_slice.axis_register_slice_0/axisc_register_slice_0/M00_AXIS_TVALID_INST_0/O
                         net (fo=9, routed)           0.936     5.753    ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/S_AXI_TX_TVALID
    SLICE_X84Y222        LUT5 (Prop_lut5_I3_O)        0.063     5.816 f  ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_i_2/O
                         net (fo=1, routed)           0.441     6.257    ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/n_0_TX_DST_RDY_N_Buffer_i_2
    SLICE_X85Y222        LUT6 (Prop_lut6_I1_O)        0.170     6.427 r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_i_1/O
                         net (fo=1, routed)           0.000     6.427    ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/tx_dst_rdy_n_c
    SLICE_X85Y222        FDSE                                         r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.444     9.444    ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X85Y222                                                     r  ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg/C
                         clock pessimism              0.139     9.583    
                         clock uncertainty           -0.035     9.548    
    SLICE_X85Y222        FDSE (Setup_fdse_C_D)        0.035     9.583    ACQ/MGT/MGTS/EXP/U0/exp_mgt_tx_ll_i/tx_ll_control_i/TX_DST_RDY_N_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.583    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/CTRL/exp_pwrdown_sync/flop2/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXPD[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             exp_mgt_user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_user_clk_i rise@0.000ns - exp_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.100ns (26.448%)  route 0.278ns (73.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.558 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.643     1.201    ACQ/MGT/MGTS/CTRL/exp_pwrdown_sync/I6
    SLICE_X101Y207                                                    r  ACQ/MGT/MGTS/CTRL/exp_pwrdown_sync/flop2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y207       FDRE (Prop_fdre_C_Q)         0.100     1.301 r  ACQ/MGT/MGTS/CTRL/exp_pwrdown_sync/flop2/Q
                         net (fo=11, routed)          0.278     1.579    ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/POWER_DOWN
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXPD[1]
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.063     1.063    ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/user_clk
    GTXE2_CHANNEL_X0Y4                                                r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.210     0.853    
                         clock uncertainty            0.035     0.888    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXPD[1])
                                                      0.078     0.966    ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  usart_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 ACQ/BULK_USART/U9/rx_timeout_length_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BULK_USART/U9/U3B/DQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             usart_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usart_clk rise@60.000ns - clk_out1_core_clk_wiz_1_0_2 rise@50.000ns)
  Data Path Delay:        4.772ns  (logic 0.269ns (5.637%)  route 4.503ns (94.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 65.619 - 60.000 ) 
    Source Clock Delay      (SCD):    4.734ns = ( 54.734 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     50.000    50.000 r  
    R21                                               0.000    50.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    50.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    50.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    52.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    52.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    53.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    53.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    54.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    51.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    52.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    53.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    54.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    51.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    52.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    53.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.642    54.734    ACQ/BULK_USART/U9/I1
    SLICE_X83Y87                                                      r  ACQ/BULK_USART/U9/rx_timeout_length_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.269    55.003 r  ACQ/BULK_USART/U9/rx_timeout_length_o_reg[6]/Q
                         net (fo=1, routed)           4.503    59.505    ACQ/BULK_USART/U9/U3B/I1[6]
    SLICE_X83Y86         FDRE                                         r  ACQ/BULK_USART/U9/U3B/DQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usart_clk rise edge)
                                                     60.000    60.000 r  
    E26                                               0.000    60.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000    60.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         1.592    61.592 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           2.386    63.978    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    64.091 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         1.528    65.619    ACQ/BULK_USART/U9/U3B/I16
    SLICE_X83Y86                                                      r  ACQ/BULK_USART/U9/U3B/DQ_reg[6]/C
                         clock pessimism              0.000    65.619    
                         clock uncertainty           -0.194    65.425    
    SLICE_X83Y86         FDRE (Setup_fdre_C_D)       -0.018    65.407    ACQ/BULK_USART/U9/U3B/DQ_reg[6]
  -------------------------------------------------------------------
                         required time                         65.407    
                         arrival time                         -59.505    
  -------------------------------------------------------------------
                         slack                                  5.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ACQ/BULK_USART/U9/tx_bytes_to_transmit_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BULK_USART/U9/U3A/DQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             usart_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usart_clk rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.091ns (5.349%)  route 1.610ns (94.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.582     1.739    ACQ/BULK_USART/U9/I1
    SLICE_X59Y74                                                      r  ACQ/BULK_USART/U9/tx_bytes_to_transmit_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.091     1.830 r  ACQ/BULK_USART/U9/tx_bytes_to_transmit_o_reg[3]/Q
                         net (fo=1, routed)           1.610     3.440    ACQ/BULK_USART/U9/U3A/Q[3]
    SLICE_X57Y73         FDRE                                         r  ACQ/BULK_USART/U9/U3A/DQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         0.661     0.661 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           1.591     2.252    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     2.282 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         0.797     3.079    ACQ/BULK_USART/U9/U3A/I16
    SLICE_X57Y73                                                      r  ACQ/BULK_USART/U9/U3A/DQ_reg[3]/C
                         clock pessimism              0.000     3.079    
                         clock uncertainty            0.194     3.273    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.008     3.281    ACQ/BULK_USART/U9/U3A/DQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  UPDATE_core_mdm_1_0
  To Clock:  UPDATE_core_mdm_1_0

Setup :            0  Failing Endpoints,  Worst Slack       14.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.792ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (UPDATE_core_mdm_1_0 rise@33.333ns - UPDATE_core_mdm_1_0 fall@16.667ns)
  Data Path Delay:        1.312ns  (logic 0.250ns (19.050%)  route 1.062ns (80.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 34.844 - 33.333 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 18.529 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UPDATE_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          1.863    18.529    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X33Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.197    18.726 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=14, routed)          0.571    19.297    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q
    SLICE_X33Y47         LUT1 (Prop_lut1_I0_O)        0.053    19.350 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=3, routed)           0.491    19.842    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X34Y44         FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock UPDATE_core_mdm_1_0 rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          1.511    34.844    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X34Y44                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.138    34.982    
                         clock uncertainty           -0.035    34.947    
    SLICE_X34Y44         FDCE (Recov_fdce_C_CLR)     -0.313    34.634    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.634    
                         arrival time                         -19.842    
  -------------------------------------------------------------------
                         slack                                 14.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock UPDATE_core_mdm_1_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (UPDATE_core_mdm_1_0 fall@16.667ns - UPDATE_core_mdm_1_0 fall@16.667ns)
  Data Path Delay:        0.722ns  (logic 0.107ns (14.823%)  route 0.615ns (85.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns = ( 17.677 - 16.667 ) 
    Source Clock Delay      (SCD):    0.925ns = ( 17.591 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock UPDATE_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          0.925    17.591    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X53Y48                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDCE (Prop_fdce_C_Q)         0.079    17.670 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.287    17.957    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/PORT_Selector[2]
    SLICE_X47Y48         LUT5 (Prop_lut5_I4_O)        0.028    17.985 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.328    18.313    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1
    SLICE_X33Y47         FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock UPDATE_core_mdm_1_0 fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=44, routed)          1.011    17.677    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
    SLICE_X33Y47                                                      r  ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.010    17.667    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.095    17.572    ACQ/BD/core_wrapper_i/core_i/MCU/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -17.572    
                         arrival time                          18.313    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_20M_mmcm_clk_20MHz_1
  To Clock:  clk_20M_mmcm_clk_20MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       47.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.939ns  (required time - arrival time)
  Source:                 ACQ/IRIG/U7/IRIG_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ACQ/IRIG/U1/U7/U1/SRESET_reg/PRE
                            (recovery check against rising-edge clock clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20M_mmcm_clk_20MHz_1 rise@50.000ns - clk_20M_mmcm_clk_20MHz_1 rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.269ns (16.716%)  route 1.340ns (83.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 54.674 - 50.000 ) 
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.967     5.059    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459     0.600 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374     2.974    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.094 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         1.795     4.889    ACQ/IRIG/U7/clk_20M
    SLICE_X25Y7                                                       r  ACQ/IRIG/U7/IRIG_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.269     5.158 f  ACQ/IRIG/U7/IRIG_RESET_reg/Q
                         net (fo=29, routed)          1.340     6.498    ACQ/IRIG/U1/U7/U1/IRIG_RESET
    SLICE_X7Y24          FDPE                                         f  ACQ/IRIG/U1/U7/U1/SRESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                     50.000    50.000 r  
    R21                                               0.000    50.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    50.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    50.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    52.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    52.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    53.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    53.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    54.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    51.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    52.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    52.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    54.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    51.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    52.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    52.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.835    54.731    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208    50.523 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262    52.785    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    52.898 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         1.776    54.674    ACQ/IRIG/U1/U7/U1/clk_20M
    SLICE_X7Y24                                                       r  ACQ/IRIG/U1/U7/U1/SRESET_reg/C
                         clock pessimism              0.282    54.956    
                         clock uncertainty           -0.302    54.654    
    SLICE_X7Y24          FDPE (Recov_fdpe_C_PRE)     -0.217    54.437    ACQ/IRIG/U1/U7/U1/SRESET_reg
  -------------------------------------------------------------------
                         required time                         54.437    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 47.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 ACQ/IRIG/U7/IRIG_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ACQ/IRIG/U3/U5/U1/SRESET_reg/PRE
                            (removal check against rising-edge clock clk_20M_mmcm_clk_20MHz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20M_mmcm_clk_20MHz_1 rise@0.000ns - clk_20M_mmcm_clk_20MHz_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.483%)  route 0.190ns (65.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.699     1.856    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654     0.202 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931     1.133    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.159 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         0.657     1.816    ACQ/IRIG/U7/clk_20M
    SLICE_X25Y7                                                       r  ACQ/IRIG/U7/IRIG_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.100     1.916 f  ACQ/IRIG/U7/IRIG_RESET_reg/Q
                         net (fo=29, routed)          0.190     2.106    ACQ/IRIG/U3/U5/U1/IRIG_RESET
    SLICE_X25Y9          FDPE                                         f  ACQ/IRIG/U3/U5/U1/SRESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_20M_mmcm_clk_20MHz_1 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.948     2.256    ACQ/U8/U0/clk_100M
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972     0.284 r  ACQ/U8/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996     1.280    ACQ/U8/U0/clk_20M_mmcm_clk_20MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.310 r  ACQ/U8/U0/clkout1_buf/O
                         net (fo=649, routed)         0.896     2.206    ACQ/IRIG/U3/U5/U1/clk_20M
    SLICE_X25Y9                                                       r  ACQ/IRIG/U3/U5/U1/SRESET_reg/C
                         clock pessimism             -0.376     1.830    
    SLICE_X25Y9          FDPE (Remov_fdpe_C_PRE)     -0.072     1.758    ACQ/IRIG/U3/U5/U1/SRESET_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_out1_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@10.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.454ns (8.362%)  route 4.975ns (91.638%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.680ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.588     4.680    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/s_axi_aclk
    SLICE_X24Y78                                                      r  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_fdre_C_Q)         0.246     4.926 f  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=2, routed)           0.918     5.843    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/n_0_SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.155     5.998 f  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/alarm_reg[8]_i_1/O
                         net (fo=158, routed)         1.745     7.743    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/reset2ip_reset
    SLICE_X36Y135        LUT2 (Prop_lut2_I1_O)        0.053     7.796 f  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/XADC_INST_i_1/O
                         net (fo=145, routed)         2.313    10.109    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/reset
    SLICE_X57Y161        FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    14.328    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.090    11.238 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545    12.783    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.263    14.159    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/s_axi_aclk
    SLICE_X57Y161                                                     r  ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[4]/C
                         clock pessimism              0.196    14.355    
                         clock uncertainty           -0.082    14.273    
    SLICE_X57Y161        FDCE (Recov_fdce_C_CLR)     -0.255    14.018    ACQ/BD/core_wrapper_i/core_i/xadc_wiz_1/U0/AXI_XADC_CORE_I/temperature_update_inst/timer_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.018    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  3.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_core_clk_wiz_1_0_2 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.531%)  route 0.135ns (57.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.667     1.824    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/s_axi_aclk
    SLICE_X1Y95                                                       r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.100     1.924 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.135     2.059    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
    SLICE_X4Y99          FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.887     2.195    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/s_axi_aclk
    SLICE_X4Y99                                                       r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.339     1.856    
    SLICE_X4Y99          FDCE (Remov_fdce_C_CLR)     -0.069     1.787    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_core_clk_wiz_1_0_2
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_core_clk_wiz_1_0_2 rise@6.250ns - clk_out2_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 0.435ns (9.061%)  route 4.366ns (90.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 10.427 - 6.250 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       1.570     4.662    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/M00_AXIS_ACLK
    SLICE_X72Y209                                                     r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y209        FDPE (Prop_fdpe_C_Q)         0.282     4.944 f  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.466     5.409    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X73Y209        LUT2 (Prop_lut2_I0_O)        0.153     5.562 f  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]_i_1__0/O
                         net (fo=1, routed)           3.900     9.463    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0
    SLICE_X61Y105        FDPE                                         f  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      6.250     6.250 r  
    R21                                               0.000     6.250 r  SYS_CLK_P0
                         net (fo=0)                   0.000     6.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781     7.031 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609     8.640    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.723 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091     9.814    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079     9.893 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    10.711    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439     7.272 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761     9.033    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     9.146 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    10.578    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.090     7.488 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     9.033    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.113     9.146 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       1.281    10.427    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/M00_AXIS_ACLK
    SLICE_X61Y105                                                     r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.196    10.623    
                         clock uncertainty           -0.075    10.547    
    SLICE_X61Y105        FDPE (Recov_fdpe_C_PRE)     -0.217    10.330    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_core_clk_wiz_1_0_2 rise@0.000ns - clk_out2_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.849%)  route 0.214ns (68.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       0.537     1.694    ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X36Y199                                                     r  ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y199        FDPE (Prop_fdpe_C_Q)         0.100     1.794 f  ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.214     2.008    ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
    SLICE_X34Y201        FDPE                                         f  ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       0.842     2.150    ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X34Y201                                                     r  ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.159     1.991    
    SLICE_X34Y201        FDPE (Remov_fdpe_C_PRE)     -0.072     1.919    ACQ/CALIB/U5/U14/U4/sgen_d64.t_axi4_stream32_sfifo_d64_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_core_clk_wiz_1_0_2
  To Clock:  clk_out2_core_clk_wiz_1_0_2

Setup :           40  Failing Endpoints,  Worst Slack       -1.845ns,  Total Violation      -53.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_core_clk_wiz_1_0_2 rise@81.250ns - clk_out4_core_clk_wiz_1_0_2 rise@80.000ns)
  Data Path Delay:        2.424ns  (logic 0.322ns (13.282%)  route 2.102ns (86.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 85.621 - 81.250 ) 
    Source Clock Delay      (SCD):    4.685ns = ( 84.685 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                     80.000    80.000 r  
    R21                                               0.000    80.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    80.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    80.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    82.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    82.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    83.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    83.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    84.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    81.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    82.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    83.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    84.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.314    81.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.627    82.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    83.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        1.593    84.685    ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X69Y56                                                      r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.269    84.954 r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=93, routed)          1.318    86.271    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/s_axi_aresetn
    SLICE_X70Y55         LUT1 (Prop_lut1_I0_O)        0.053    86.324 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/s_id_d2[3]_i_1/O
                         net (fo=39, routed)          0.784    87.109    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/n_0_s_id_d2[3]_i_1
    SLICE_X60Y57         FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                     81.250    81.250 r  
    R21                                               0.000    81.250 r  SYS_CLK_P0
                         net (fo=0)                   0.000    81.250    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    82.031 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    83.640    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    83.723 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    84.814    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    84.893 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    85.711    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    82.272 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    84.033    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    84.146 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    85.578    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.090    82.488 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545    84.033    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.113    84.146 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       1.475    85.621    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/s_axi_aclk
    SLICE_X60Y57                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.107    85.728    
                         clock uncertainty           -0.209    85.519    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.255    85.264    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         85.264    
                         arrival time                         -87.109    
  -------------------------------------------------------------------
                         slack                                 -1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_core_clk_wiz_1_0_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_core_clk_wiz_1_0_2  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_core_clk_wiz_1_0_2 rise@0.000ns - clk_out4_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.971%)  route 0.626ns (83.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out4_core_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout4_buf/O
                         net (fo=1061, routed)        0.601     1.758    ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X69Y56                                                      r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ACQ/BD/core_wrapper_i/core_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=93, routed)          0.430     2.288    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/aresetn
    SLICE_X70Y62         LUT1 (Prop_lut1_I0_O)        0.028     2.316 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/grstd1.grst_full.grst_f.RST_FULL_GEN_i_1/O
                         net (fo=34, routed)          0.196     2.512    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/clear
    SLICE_X69Y62         FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out2_core_clk_wiz_1_0
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout2_buf/O
                         net (fo=89631, routed)       0.816     2.124    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/aclk
    SLICE_X69Y62                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/C
                         clock pessimism             -0.086     2.038    
                         clock uncertainty            0.209     2.247    
    SLICE_X69Y62         FDCE (Remov_fdce_C_CLR)     -0.069     2.178    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  clk_out6_core_clk_wiz_1_0_2

Setup :            6  Failing Endpoints,  Worst Slack       -0.064ns,  Total Violation       -0.384ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 FPA/U4/ctrled_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U1/U0/SRESET_reg/PRE
                            (recovery check against rising-edge clock clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_core_clk_wiz_1_0_2 rise@12.500ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        1.897ns  (logic 0.269ns (14.183%)  route 1.628ns (85.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 17.073 - 12.500 ) 
    Source Clock Delay      (SCD):    4.928ns = ( 14.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    10.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    12.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    12.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    13.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    13.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    14.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    11.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    12.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    13.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    14.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    11.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    12.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    13.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.836    14.928    FPA/U4/clk_100
    SLICE_X11Y19                                                      r  FPA/U4/ctrled_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.269    15.197 f  FPA/U4/ctrled_reset_i_reg/Q
                         net (fo=67, routed)          1.628    16.824    FPA/U9/U1/U0/CTRLED_RESET
    SLICE_X41Y14         FDPE                                         f  FPA/U9/U1/U0/SRESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                     12.500    12.500 r  
    R21                                               0.000    12.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000    12.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    13.281 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    14.890    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.973 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    16.064    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    16.143 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    16.961    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    13.522 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    15.283    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    16.828    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.090    13.738 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.545    15.283    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         1.677    17.073    FPA/U9/U1/U0/clk_80
    SLICE_X41Y14                                                      r  FPA/U9/U1/U0/SRESET_reg/C
                         clock pessimism              0.107    17.180    
                         clock uncertainty           -0.202    16.977    
    SLICE_X41Y14         FDPE (Recov_fdpe_C_PRE)     -0.217    16.760    FPA/U9/U1/U0/SRESET_reg
  -------------------------------------------------------------------
                         required time                         16.760    
                         arrival time                         -16.824    
  -------------------------------------------------------------------
                         slack                                 -0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FPA/U4/ctrled_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (removal check against rising-edge clock clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_core_clk_wiz_1_0_2 rise@0.000ns - clk_out1_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.100ns (15.173%)  route 0.559ns (84.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.680     1.837    FPA/U4/clk_100
    SLICE_X11Y19                                                      r  FPA/U4/ctrled_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.100     1.937 f  FPA/U4/ctrled_reset_i_reg/Q
                         net (fo=67, routed)          0.559     2.496    FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y8           FDCE                                         f  FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         0.957     2.265    FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y8                                                        r  FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism             -0.086     2.179    
                         clock uncertainty            0.202     2.381    
    SLICE_X5Y8           FDCE (Remov_fdce_C_CLR)     -0.069     2.312    FPA/U9/U6/U5/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_core_clk_wiz_1_0_2
  To Clock:  clk_out6_core_clk_wiz_1_0_2

Setup :            0  Failing Endpoints,  Worst Slack       10.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.539ns  (required time - arrival time)
  Source:                 FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out6_core_clk_wiz_1_0_2 rise@12.500ns - clk_out6_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.404ns (25.874%)  route 1.157ns (74.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 17.129 - 12.500 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567     4.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.314     1.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.627     2.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         1.905     4.997    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y8                                                        r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDPE (Prop_fdpe_C_Q)         0.246     5.243 f  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.754     5.996    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X5Y8           LUT2 (Prop_lut2_I0_O)        0.158     6.154 f  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.404     6.558    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X8Y8           FDPE                                         f  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                     12.500    12.500 r  
    R21                                               0.000    12.500 r  SYS_CLK_P0
                         net (fo=0)                   0.000    12.500    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    13.281 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    14.890    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.973 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    16.064    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    16.143 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    16.961    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    13.522 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    15.283    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.432    16.828    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.090    13.738 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.545    15.283    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.113    15.396 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         1.733    17.129    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y8                                                        r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.282    17.411    
                         clock uncertainty           -0.085    17.325    
    SLICE_X8Y8           FDPE (Recov_fdpe_C_PRE)     -0.228    17.097    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.097    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 10.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out6_core_clk_wiz_1_0_2  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_core_clk_wiz_1_0_2 rise@0.000ns - clk_out6_core_clk_wiz_1_0_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.164%)  route 0.227ns (65.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578     1.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.165     0.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.561     1.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         0.688     1.845    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y5                                                        r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDPE (Prop_fdpe_C_Q)         0.118     1.963 f  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.227     2.190    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X8Y9           FDPE                                         f  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_core_clk_wiz_1_0_2 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.792     2.100    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.444     0.656 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.622     1.278    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out6_core_clk_wiz_1_0
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout6_buf/O
                         net (fo=565, routed)         0.927     2.235    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X8Y9                                                        r  FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.377     1.858    
    SLICE_X8Y9           FDPE (Remov_fdpe_C_PRE)     -0.052     1.806    FPA/U9/U6/U4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i_4
  To Clock:  clk_pll_i_4

Setup :            0  Failing Endpoints,  Worst Slack        6.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_4 rise@10.000ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.404ns (10.859%)  route 3.317ns (89.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 14.239 - 10.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.939     0.939 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.253     2.192    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.280 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.401     3.681    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.121     3.802 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.863     4.665    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.887     0.778 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.998     2.776    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.582     4.478    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/m_axi_aclk
    SLICE_X45Y71                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDPE (Prop_fdpe_C_Q)         0.246     4.724 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.325     5.049    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_asreg
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.158     5.207 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           2.991     8.198    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X103Y50        FDPE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.170    11.999    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.082 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.303    13.385    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.079    13.464 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.817    14.281    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.653    10.628 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.901    12.529    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    12.642 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        1.597    14.239    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/m_axi_aclk
    SLICE_X103Y50                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.266    14.505    
                         clock uncertainty           -0.060    14.445    
    SLICE_X103Y50        FDPE (Recov_fdpe_C_PRE)     -0.217    14.228    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/axi_interconnect_ddrcal/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i_4  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_4 rise@0.000ns - clk_pll_i_4 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.118ns (25.436%)  route 0.346ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.867    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.917 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.376     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.316 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.340     1.656    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.415     0.241 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.744     0.985    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.603     1.614    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/O1
    SLICE_X38Y55                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDPE (Prop_fdpe_C_Q)         0.118     1.732 f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1/Q
                         net (fo=47, routed)          0.346     2.078    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I8[0]
    SLICE_X25Y43         FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_4 rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYS_CLK_P1
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     0.995    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.048 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.432     1.480    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.525 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.501     2.026    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.711     0.315 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.807     1.122    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.152 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=9040, routed)        0.897     2.049    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X25Y43                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.169     1.880    
    SLICE_X25Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.811    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i_5
  To Clock:  clk_pll_i_5

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_5 rise@10.000ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.269ns (6.665%)  route 3.767ns (93.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862     0.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731     2.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176     3.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121     3.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864     4.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     1.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874     2.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     3.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.565     4.657    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/O1
    SLICE_X28Y221                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y221        FDPE (Prop_fdpe_C_Q)         0.269     4.926 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=47, routed)          3.767     8.692    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/I60
    SLICE_X69Y222        FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_5 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.781    10.781 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.609    12.390    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    12.473 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.091    13.564    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.079    13.643 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.818    14.461    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.439    11.022 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.761    12.783    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.896 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.391    14.287    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X69Y222                                                     r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.256    14.543    
                         clock uncertainty           -0.060    14.482    
    SLICE_X69Y222        FDCE (Recov_fdce_C_CLR)     -0.255    14.227    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  5.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i_5  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_5 rise@0.000ns - clk_pll_i_5 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.250%)  route 0.107ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762     1.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266     1.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023     1.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341     1.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442     0.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758     1.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.616     1.773    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/m_axi_aclk
    SLICE_X1Y101                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDPE (Prop_fdpe_C_Q)         0.100     1.873 f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.107     1.980    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
    SLICE_X2Y101         FDCE                                         f  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_5 rise edge)
                                                      0.000     0.000 r  
    R21                                               0.000     0.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000     0.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.847     1.293    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.346 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.307     1.653    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.045     1.698 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.502     2.200    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.744     0.456 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.822     1.278    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.816     2.124    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/m_axi_aclk
    SLICE_X2Y101                                                      r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.337     1.787    
    SLICE_X2Y101         FDCE (Remov_fdce_C_CLR)     -0.050     1.737    ACQ/BD/core_wrapper_i/core_i/MIG_Code/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  data_mgt_tx_out_clk
  To Clock:  data_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (data_mgt_tx_out_clk rise@8.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.269ns (9.674%)  route 2.512ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 10.322 - 8.000 ) 
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.962     0.962    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120     1.082 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.624     2.706    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/S00_AXIS_ACLK
    SLICE_X84Y202                                                     r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y202        FDPE (Prop_fdpe_C_Q)         0.269     2.975 f  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          2.512     5.487    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I6[0]
    SLICE_X61Y107        FDCE                                         f  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_tx_out_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     8.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.928     8.928    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     9.041 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.281    10.322    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/S00_AXIS_ACLK
    SLICE_X61Y107                                                     r  ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.041    10.363    
                         clock uncertainty           -0.035    10.328    
    SLICE_X61Y107        FDCE (Recov_fdce_C_CLR)     -0.255    10.073    ACQ/MGT/VIDEO_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  4.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[4]/CLR
                            (removal check against rising-edge clock data_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_mgt_tx_out_clk rise@0.000ns - data_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.616%)  route 0.115ns (53.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.335     0.335    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.361 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.526     0.887    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/M00_AXIS_ACLK
    SLICE_X65Y164                                                     r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y164        FDPE (Prop_fdpe_C_Q)         0.100     0.987 f  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/Q
                         net (fo=40, routed)          0.115     1.102    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/Q[0]
    SLICE_X64Y165        FDCE                                         f  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/data_mgt_multi_gt_i/gt0_data_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.370     0.370    ACQ/MGT/MGTS/DATA_CLOCK/GT_CLK
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.400 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.727     1.127    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/M00_AXIS_ACLK
    SLICE_X64Y165                                                     r  ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[4]/C
                         clock pessimism             -0.228     0.899    
    SLICE_X64Y165        FDCE (Remov_fdce_C_CLR)     -0.050     0.849    ACQ/MGT/DATA_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.grdc2.rdc/gvalid_low.rd_dc_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  data_mgt_user_clk_i
  To Clock:  data_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (data_mgt_user_clk_i rise@8.000ns - data_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.322ns (20.806%)  route 1.226ns (79.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 9.343 - 8.000 ) 
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.514     1.514    ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/user_clk
    SLICE_X105Y147                                                    r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y147       FDRE (Prop_fdre_C_Q)         0.269     1.783 r  ACQ/MGT/MGTS/DATA/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=3, routed)           0.920     2.703    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/RX_RESETDONE_OUT
    SLICE_X101Y137       LUT1 (Prop_lut1_I0_O)        0.053     2.756 f  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_rxresetdone_r2_i_1/O
                         net (fo=2, routed)           0.306     3.062    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/n_0_gt_rxresetdone_r2_i_1
    SLICE_X101Y137       FDCE                                         f  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        1.343     9.343    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/user_clk
    SLICE_X101Y137                                                    r  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.082     9.425    
                         clock uncertainty           -0.035     9.390    
    SLICE_X101Y137       FDCE (Recov_fdce_C_CLR)     -0.255     9.135    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  6.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/tx_resetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock data_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (data_mgt_user_clk_i rise@0.000ns - data_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.155ns (23.691%)  route 0.499ns (76.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.563     0.563    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X91Y159                                                     r  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/tx_resetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y159        FDRE (Prop_fdre_C_Q)         0.091     0.654 r  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/tx_resetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.279     0.933    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/s_level_out_d3
    SLICE_X91Y156        LUT1 (Prop_lut1_I0_O)        0.064     0.997 f  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_txresetdone_r2_i_1/O
                         net (fo=2, routed)           0.221     1.217    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/n_0_gt_txresetdone_r2_i_1
    SLICE_X91Y152        FDCE                                         f  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock data_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/DATA_CLOCK/user_clk_buf_i/O
                         net (fo=4325, routed)        0.769     0.769    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/user_clk
    SLICE_X91Y152                                                     r  ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.190     0.579    
    SLICE_X91Y152        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    ACQ/MGT/MGTS/DATA/U0/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.707    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  exp_mgt_tx_out_clk
  To Clock:  exp_mgt_tx_out_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_tx_out_clk rise@8.000ns - exp_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.308ns (19.307%)  route 1.287ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 10.712 - 8.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.209     1.209    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.120     1.329 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.623     2.952    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/M00_AXIS_ACLK
    SLICE_X90Y211                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y211        FDPE (Prop_fdpe_C_Q)         0.308     3.260 f  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[1]/Q
                         net (fo=44, routed)          1.287     4.547    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I5[0]
    SLICE_X78Y205        FDCE                                         f  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_tx_out_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     8.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.144     9.144    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.113     9.257 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.455    10.712    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/M00_AXIS_ACLK
    SLICE_X78Y205                                                     r  ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.211    10.923    
                         clock uncertainty           -0.035    10.888    
    SLICE_X78Y205        FDCE (Recov_fdce_C_CLR)     -0.228    10.660    ACQ/MGT/EXP_32_TO_64/axi4_stream32_to_64_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.660    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock exp_mgt_tx_out_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_tx_out_clk rise@0.000ns - exp_mgt_tx_out_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.193%)  route 0.231ns (69.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.532     0.532    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.558 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.599     1.157    ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/S00_AXIS_ACLK
    SLICE_X71Y223                                                     r  ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y223        FDPE (Prop_fdpe_C_Q)         0.100     1.257 f  ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.231     1.488    ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I3[0]
    SLICE_X67Y217        FDCE                                         f  ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_tx_out_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/exp_mgt_multi_gt_i/gt0_exp_mgt_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.570     0.570    ACQ/MGT/MGTS/EXP_CLOCK/GT_CLK
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.600 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.827     1.427    ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/S00_AXIS_ACLK
    SLICE_X67Y217                                                     r  ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.235     1.192    
    SLICE_X67Y217        FDCE (Remov_fdce_C_CLR)     -0.069     1.123    ACQ/MGT/EXP_64_TO_32/axi4_stream64_to_32_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  exp_mgt_user_clk_i
  To Clock:  exp_mgt_user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (exp_mgt_user_clk_i rise@8.000ns - exp_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.399ns (25.646%)  route 1.157ns (74.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 9.459 - 8.000 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.626     1.626    ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/user_clk
    SLICE_X89Y206                                                     r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y206        FDRE (Prop_fdre_C_Q)         0.246     1.872 r  ACQ/MGT/MGTS/EXP/U0/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=3, routed)           0.707     2.579    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/RX_RESETDONE_OUT
    SLICE_X90Y208        LUT1 (Prop_lut1_I0_O)        0.153     2.732 f  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_rxresetdone_r2_i_1/O
                         net (fo=2, routed)           0.450     3.182    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/n_0_gt_rxresetdone_r2_i_1
    SLICE_X90Y208        FDCE                                         f  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        1.459     9.459    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/user_clk
    SLICE_X90Y208                                                     r  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.139     9.598    
                         clock uncertainty           -0.035     9.563    
    SLICE_X90Y208        FDCE (Recov_fdce_C_CLR)     -0.192     9.371    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.371    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/tx_resetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock exp_mgt_user_clk_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (exp_mgt_user_clk_i rise@0.000ns - exp_mgt_user_clk_i rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.155ns (31.222%)  route 0.341ns (68.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.640     0.640    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X93Y214                                                     r  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/tx_resetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y214        FDRE (Prop_fdre_C_Q)         0.091     0.731 r  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/tx_resetdone_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.184     0.915    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/s_level_out_d3
    SLICE_X94Y213        LUT1 (Prop_lut1_I0_O)        0.064     0.979 f  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_txresetdone_r2_i_1/O
                         net (fo=2, routed)           0.158     1.136    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/n_0_gt_txresetdone_r2_i_1
    SLICE_X94Y213        FDCE                                         f  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock exp_mgt_user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ACQ/MGT/MGTS/EXP_CLOCK/user_clk_buf_i/O
                         net (fo=2186, routed)        0.863     0.863    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/user_clk
    SLICE_X94Y213                                                     r  ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.210     0.653    
    SLICE_X94Y213        FDCE (Remov_fdce_C_CLR)     -0.050     0.603    ACQ/MGT/MGTS/EXP/U0/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.533    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz

Setup :            3  Failing Endpoints,  Worst Slack       -1.938ns,  Total Violation       -3.431ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.938ns  (required time - arrival time)
  Source:                 FPA/U4/ctrled_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.094ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@21.094ns - clk_out1_core_clk_wiz_1_0_2 rise@20.000ns)
  Data Path Delay:        4.468ns  (logic 0.322ns (7.207%)  route 4.146ns (92.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 27.938 - 21.094 ) 
    Source Clock Delay      (SCD):    4.928ns = ( 24.928 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     20.000    20.000 r  
    R21                                               0.000    20.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    20.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    20.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    22.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    22.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    23.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    23.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    24.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    21.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    22.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    24.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    21.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    22.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.836    24.928    FPA/U4/clk_100
    SLICE_X11Y19                                                      r  FPA/U4/ctrled_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.269    25.197 f  FPA/U4/ctrled_reset_i_reg/Q
                         net (fo=67, routed)          1.417    26.614    FPA/U9/U2/CTRLED_RESET
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.053    26.667 f  FPA/U9/U2/i_1__0/O
                         net (fo=6, routed)           2.729    29.396    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y18         FDCE                                         f  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    P23                                               0.000    21.094 r  CH0_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.807    21.901 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000    21.901    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    24.003 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.101    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.445    27.659    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098    24.561 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540    26.101    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         1.724    27.938    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18                                                      r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.000    27.938    
                         clock uncertainty           -0.289    27.649    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.192    27.457    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         27.457    
                         arrival time                         -29.396    
  -------------------------------------------------------------------
                         slack                                 -1.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 FPA/U4/ctrled_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U2/U1/SRESET_reg/PRE
                            (removal check against rising-edge clock proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.406ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        1.515ns  (logic 0.128ns (8.450%)  route 1.387ns (91.550%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 13.009 - 8.594 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 11.837 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762    11.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    11.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266    11.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023    11.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341    11.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758    11.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578    11.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165    10.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    11.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.680    11.837    FPA/U4/clk_100
    SLICE_X11Y19                                                      r  FPA/U4/ctrled_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.100    11.937 f  FPA/U4/ctrled_reset_i_reg/Q
                         net (fo=67, routed)          0.728    12.665    FPA/U4/CTRLED_RESET
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.028    12.693 f  FPA/U4/SRESET_i_1__1/O
                         net (fo=2, routed)           0.659    13.352    FPA/U9/U2/U1/ARESET
    SLICE_X11Y21         FDPE                                         f  FPA/U9/U2/U1/SRESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.472     9.066 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     9.066    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.106 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.065    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.802    12.897    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    11.447 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    12.065    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         0.914    13.009    FPA/U9/U2/U1/FPA_CH1_CLK
    SLICE_X11Y21                                                      r  FPA/U9/U2/U1/SRESET_reg/C
                         clock pessimism              0.000    13.009    
                         clock uncertainty            0.289    13.298    
    SLICE_X11Y21         FDPE (Remov_fdpe_C_PRE)     -0.072    13.226    FPA/U9/U2/U1/SRESET_reg
  -------------------------------------------------------------------
                         required time                        -13.226    
                         arrival time                          13.352    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz
  To Clock:  proxy_dclk_out_ch0_clink_clk_7x80MHz

Setup :            0  Failing Endpoints,  Worst Slack        8.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 FPA/U9/U2/FPA_FIFO_FLUSH_reg/C
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@21.094ns - proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        3.568ns  (logic 0.361ns (10.118%)  route 3.207ns (89.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 27.938 - 21.094 ) 
    Source Clock Delay      (SCD):    7.441ns = ( 16.034 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.888     9.482 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     9.482    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.395    11.876 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           2.202    14.078    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.120    14.198 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.573    15.771    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.315    12.456 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.622    14.078    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    14.198 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         1.836    16.034    FPA/U9/U2/FPA_CH1_CLK
    SLICE_X8Y17                                                       r  FPA/U9/U2/FPA_FIFO_FLUSH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.308    16.342 f  FPA/U9/U2/FPA_FIFO_FLUSH_reg/Q
                         net (fo=1, routed)           0.478    16.820    FPA/U9/U2/FPA_FIFO_FLUSH4_in
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.053    16.873 f  FPA/U9/U2/i_1__0/O
                         net (fo=6, routed)           2.729    19.602    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y18         FDCE                                         f  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    P23                                               0.000    21.094 r  CH0_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.807    21.901 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000    21.901    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    24.003 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.101    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.445    27.659    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.098    24.561 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.540    26.101    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    26.214 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         1.724    27.938    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18                                                      r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.570    28.508    
                         clock uncertainty           -0.074    28.435    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.192    28.243    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         28.243    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                  8.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock proxy_dclk_out_ch0_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns - proxy_dclk_out_ch0_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.863%)  route 0.202ns (63.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns = ( 13.010 - 8.594 ) 
    Source Clock Delay      (SCD):    3.701ns = ( 12.294 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.399     8.993 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     8.993    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.705    10.697 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           0.892    11.589    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    11.615 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.593    12.208    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.176    11.032 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.557    11.589    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    11.615 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         0.679    12.294    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y18                                                      r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDPE (Prop_fdpe_C_Q)         0.118    12.412 f  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.202    12.614    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X12Y19         FDPE                                         f  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch0_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    P23                                               0.000     8.594 r  CH0_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH0_CLK_P
    P23                  IBUFDS (Prop_ibufds_I_O)     0.472     9.066 r  CLINK/U1/U3/O
                         net (fo=1, routed)           0.000     9.066    CLINK/U1/U6/I1
    IDELAY_X0Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.106 r  CLINK/U1/U6/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.065    CLINK/U1/U14/U0/proxy_dclk_in
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.802    12.897    CLINK/U1/U14/U0/proxy_dclk_in_ch0_clink_clk_7x80MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.450    11.447 r  CLINK/U1/U14/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618    12.065    CLINK/U1/U14/U0/proxy_dclk_out_ch0_clink_clk_7x80MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    12.095 r  CLINK/U1/U14/U0/clkout2_buf/O
                         net (fo=223, routed)         0.915    13.010    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X12Y19                                                      r  FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.688    12.322    
    SLICE_X12Y19         FDPE (Remov_fdpe_C_PRE)     -0.052    12.270    FPA/U9/U6/U2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        -12.270    
                         arrival time                          12.614    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_core_clk_wiz_1_0_2
  To Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz

Setup :            3  Failing Endpoints,  Worst Slack       -1.869ns,  Total Violation       -3.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.869ns  (required time - arrival time)
  Source:                 FPA/U4/ctrled_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.094ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@21.094ns - clk_out1_core_clk_wiz_1_0_2 rise@20.000ns)
  Data Path Delay:        4.384ns  (logic 0.322ns (7.345%)  route 4.062ns (92.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 27.986 - 21.094 ) 
    Source Clock Delay      (SCD):    4.928ns = ( 24.928 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     20.000    20.000 r  
    R21                                               0.000    20.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    20.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.862    20.862 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.731    22.593    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    22.681 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.176    23.857    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.121    23.978 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.864    24.842    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744    21.098 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.874    22.972    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        1.567    24.659    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.314    21.345 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    22.972    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    23.092 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       1.836    24.928    FPA/U4/clk_100
    SLICE_X11Y19                                                      r  FPA/U4/ctrled_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.269    25.197 f  FPA/U4/ctrled_reset_i_reg/Q
                         net (fo=67, routed)          1.846    27.043    FPA/U9/U3/CTRLED_RESET
    SLICE_X4Y14          LUT3 (Prop_lut3_I2_O)        0.053    27.096 f  FPA/U9/U3/i_1__0/O
                         net (fo=6, routed)           2.216    29.311    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y13          FDCE                                         f  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    N21                                               0.000    21.094 r  CH1_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.792    21.885 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000    21.885    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    23.988 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.086    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.640    27.839    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.659    24.180 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.906    26.086    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         1.787    27.986    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y13                                                       r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.000    27.986    
                         clock uncertainty           -0.289    27.697    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.255    27.442    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                         -29.311    
  -------------------------------------------------------------------
                         slack                                 -1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPA/U4/ctrled_reset_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_core_clk_wiz_1_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPA/U9/U3/U1/SRESET_reg/PRE
                            (removal check against rising-edge clock proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.406ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns - clk_out1_core_clk_wiz_1_0_2 rise@10.000ns)
  Data Path Delay:        1.513ns  (logic 0.130ns (8.595%)  route 1.383ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.990 - 8.594 ) 
    Source Clock Delay      (SCD):    1.837ns = ( 11.837 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_core_clk_wiz_1_0_2 rise edge)
                                                     10.000    10.000 r  
    R21                                               0.000    10.000 r  SYS_CLK_P0
                         net (fo=0)                   0.000    10.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/sys_clk_p
    R21                  IBUFDS (Prop_ibufds_I_O)     0.373    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.762    11.135    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    11.185 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.266    11.451    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.023    11.474 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.341    11.815    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.442    10.373 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.758    11.131    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6546, routed)        0.578    11.735    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.165    10.570 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    11.131    ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clk_out1_core_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.157 r  ACQ/BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkout1_buf/O
                         net (fo=32609, routed)       0.680    11.837    FPA/U4/clk_100
    SLICE_X11Y19                                                      r  FPA/U4/ctrled_reset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDSE (Prop_fdse_C_Q)         0.100    11.937 f  FPA/U4/ctrled_reset_i_reg/Q
                         net (fo=67, routed)          0.728    12.665    FPA/U4/CTRLED_RESET
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.030    12.695 f  FPA/U4/SRESET_i_1__2/O
                         net (fo=2, routed)           0.655    13.349    FPA/U9/U3/U1/I11
    SLICE_X8Y24          FDPE                                         f  FPA/U9/U3/U1/SRESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.456     9.050 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     9.050    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.091 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.050    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.875    12.955    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.716    11.239 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.811    12.050    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         0.910    12.990    FPA/U9/U3/U1/FPA_CH2_CLK
    SLICE_X8Y24                                                       r  FPA/U9/U3/U1/SRESET_reg/C
                         clock pessimism              0.000    12.990    
                         clock uncertainty            0.289    13.279    
    SLICE_X8Y24          FDPE (Remov_fdpe_C_PRE)     -0.093    13.186    FPA/U9/U3/U1/SRESET_reg
  -------------------------------------------------------------------
                         required time                        -13.186    
                         arrival time                          13.349    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz
  To Clock:  proxy_dclk_out_ch1_clink_clk_7x80MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.149ns  (required time - arrival time)
  Source:                 FPA/U9/U3/FPA_FIFO_FLUSH_reg/C
                            (rising edge-triggered cell FDRE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@21.094ns - proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        3.000ns  (logic 0.322ns (10.733%)  route 2.678ns (89.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 27.986 - 21.094 ) 
    Source Clock Delay      (SCD):    7.489ns = ( 16.083 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.872     9.466 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     9.466    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.395    11.861 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           2.202    14.063    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    14.183 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.770    15.953    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.893    12.060 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    14.063    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    14.183 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         1.900    16.083    FPA/U9/U3/FPA_CH2_CLK
    SLICE_X4Y12                                                       r  FPA/U9/U3/FPA_FIFO_FLUSH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.269    16.352 f  FPA/U9/U3/FPA_FIFO_FLUSH_reg/Q
                         net (fo=1, routed)           0.462    16.814    FPA/U9/U3/FPA_FIFO_FLUSH
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.053    16.867 f  FPA/U9/U3/i_1__0/O
                         net (fo=6, routed)           2.216    19.083    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y13          FDCE                                         f  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                     21.094    21.094 r  
    N21                                               0.000    21.094 r  CH1_CLK_P
                         net (fo=0)                   0.000    21.094    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.792    21.885 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000    21.885    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.103    23.988 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           2.098    26.086    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           1.640    27.839    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.659    24.180 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.906    26.086    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    26.199 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         1.787    27.986    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y13                                                       r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.575    28.561    
                         clock uncertainty           -0.074    28.487    
    SLICE_X5Y13          FDCE (Recov_fdce_C_CLR)     -0.255    28.232    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         28.232    
                         arrival time                         -19.083    
  -------------------------------------------------------------------
                         slack                                  9.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Destination:            FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock proxy_dclk_out_ch1_clink_clk_7x80MHz  {rise@8.594ns fall@14.844ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns - proxy_dclk_out_ch1_clink_clk_7x80MHz rise@8.594ns)
  Data Path Delay:        0.468ns  (logic 0.157ns (33.579%)  route 0.311ns (66.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 13.027 - 8.594 ) 
    Source Clock Delay      (SCD):    3.713ns = ( 12.307 - 8.594 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.384     8.977 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     8.977    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.705    10.682 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           0.892    11.574    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    11.600 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.646    12.246    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.420    10.826 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.748    11.574    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    11.600 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         0.707    12.307    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y21                                                       r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.091    12.398 f  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.141    12.539    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.066    12.605 f  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.169    12.775    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X4Y18          FDPE                                         f  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock proxy_dclk_out_ch1_clink_clk_7x80MHz rise edge)
                                                      8.594     8.594 r  
    N21                                               0.000     8.594 r  CH1_CLK_P
                         net (fo=0)                   0.000     8.594    CLINK/U1/CH1_CLK_P
    N21                  IBUFDS (Prop_ibufds_I_O)     0.456     9.050 r  CLINK/U1/U5/O
                         net (fo=1, routed)           0.000     9.050    CLINK/U1/U12/I1
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.040    11.091 r  CLINK/U1/U12/delay_inst/DATAOUT
                         net (fo=1, routed)           0.959    12.050    CLINK/U1/U1/U0/proxy_dclk_in
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkin1_bufg/O
                         net (fo=1, routed)           0.875    12.955    CLINK/U1/U1/U0/proxy_dclk_in_ch1_clink_clk_7x80MHz
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.716    11.239 r  CLINK/U1/U1/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.811    12.050    CLINK/U1/U1/U0/proxy_dclk_out_ch1_clink_clk_7x80MHz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    12.080 r  CLINK/U1/U1/U0/clkout2_buf/O
                         net (fo=175, routed)         0.947    13.027    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y18                                                       r  FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.688    12.339    
    SLICE_X4Y18          FDPE (Remov_fdpe_C_PRE)     -0.072    12.267    FPA/U9/U6/U3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.267    
                         arrival time                          12.775    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usart_clk
  To Clock:  usart_clk

Setup :            0  Failing Endpoints,  Worst Slack       57.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.623ns  (required time - arrival time)
  Source:                 ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            60.000ns  (usart_clk rise@60.000ns - usart_clk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.404ns (19.753%)  route 1.641ns (80.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 65.382 - 60.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         1.734     1.734 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           2.825     4.559    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     4.679 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         1.452     6.131    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X23Y100                                                     r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDPE (Prop_fdpe_C_Q)         0.246     6.377 f  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.719     7.096    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.158     7.254 f  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.923     8.176    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X37Y103        FDPE                                         f  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usart_clk rise edge)
                                                     60.000    60.000 r  
    E26                                               0.000    60.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000    60.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         1.592    61.592 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           2.386    63.978    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    64.091 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         1.291    65.382    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X37Y103                                                     r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.670    66.052    
                         clock uncertainty           -0.035    66.017    
    SLICE_X37Y103        FDPE (Recov_fdpe_C_PRE)     -0.217    65.800    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         65.800    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                 57.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock usart_clk  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usart_clk rise@0.000ns - usart_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.836%)  route 0.303ns (75.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.828    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.854 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         0.553     2.407    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X37Y102                                                     r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.507 f  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.303     2.809    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X36Y102        FDPE                                         f  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usart_clk rise edge)
                                                      0.000     0.000 r  
    E26                                               0.000     0.000 r  R_GIGE_BULK_CLK0
                         net (fo=0)                   0.000     0.000    R_GIGE_BULK_CLK0
    E26                  IBUF (Prop_ibuf_I_O)         0.661     0.661 r  R_GIGE_BULK_CLK0_IBUF_inst/O
                         net (fo=1, routed)           1.591     2.252    ACQ/BULK_USART/R_GIGE_BULK_CLK0_IBUF
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     2.282 r  ACQ/BULK_USART/U2/O
                         net (fo=351, routed)         0.752     3.034    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X36Y102                                                     r  ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.616     2.418    
    SLICE_X36Y102        FDPE (Remov_fdpe_C_PRE)     -0.072     2.346    ACQ/BULK_USART/U4/agen_d15.t_axi4_stream32_afifo_d512_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.464    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i_4
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_4)
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.588ns  (logic 0.269ns (7.498%)  route 3.319ns (92.502%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45                                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X87Y45         FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=167, routed)         3.319     3.588    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y2     PHY_CONTROL                  0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Calibration/CAL_DDR_MIG/u_core_CAL_DDR_MIG_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                  1.412    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i_5
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_5)
  Destination:            ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.341ns  (logic 0.308ns (13.160%)  route 2.033ns (86.840%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y211                                      0.000     0.000 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X8Y211         FDPE (Prop_fdpe_C_Q)         0.308     0.308 r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=142, routed)         2.033     2.341    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X0Y4     PHY_CONTROL                  0.000     5.000    ACQ/BD/core_wrapper_i/core_i/MIG_Code/mig_7series_0/u_core_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  2.659    





