
power.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001310  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800144c  0800144c  0001144c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001468  08001468  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001468  08001468  00011468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001470  08001470  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001470  08001470  00011470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001474  08001474  00011474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001484  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001484  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000271a  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c12  00000000  00000000  0002274f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000388  00000000  00000000  00023368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000310  00000000  00000000  000236f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000139cf  00000000  00000000  00023a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003edf  00000000  00000000  000373cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007afb6  00000000  00000000  0003b2ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b6264  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ca0  00000000  00000000  000b62b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001434 	.word	0x08001434

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08001434 	.word	0x08001434

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000488:	f000 f8d3 	bl	8000632 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800048c:	f000 f802 	bl	8000494 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000490:	e7fe      	b.n	8000490 <main+0xc>
	...

08000494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b092      	sub	sp, #72	; 0x48
 8000498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800049a:	f107 0314 	add.w	r3, r7, #20
 800049e:	2234      	movs	r2, #52	; 0x34
 80004a0:	2100      	movs	r1, #0
 80004a2:	4618      	mov	r0, r3
 80004a4:	f000 ffbe 	bl	8001424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a8:	463b      	mov	r3, r7
 80004aa:	2200      	movs	r2, #0
 80004ac:	601a      	str	r2, [r3, #0]
 80004ae:	605a      	str	r2, [r3, #4]
 80004b0:	609a      	str	r2, [r3, #8]
 80004b2:	60da      	str	r2, [r3, #12]
 80004b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004b6:	4b1a      	ldr	r3, [pc, #104]	; (8000520 <SystemClock_Config+0x8c>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80004be:	4a18      	ldr	r2, [pc, #96]	; (8000520 <SystemClock_Config+0x8c>)
 80004c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80004c4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004c6:	2310      	movs	r3, #16
 80004c8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004ca:	2301      	movs	r3, #1
 80004cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80004d2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80004d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004d8:	2300      	movs	r3, #0
 80004da:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004dc:	f107 0314 	add.w	r3, r7, #20
 80004e0:	4618      	mov	r0, r3
 80004e2:	f000 f9f9 	bl	80008d8 <HAL_RCC_OscConfig>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80004ec:	f000 f81a 	bl	8000524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004f0:	230f      	movs	r3, #15
 80004f2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80004f4:	2300      	movs	r3, #0
 80004f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f8:	2300      	movs	r3, #0
 80004fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000500:	2300      	movs	r3, #0
 8000502:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000504:	463b      	mov	r3, r7
 8000506:	2100      	movs	r1, #0
 8000508:	4618      	mov	r0, r3
 800050a:	f000 fd15 	bl	8000f38 <HAL_RCC_ClockConfig>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000514:	f000 f806 	bl	8000524 <Error_Handler>
  }
}
 8000518:	bf00      	nop
 800051a:	3748      	adds	r7, #72	; 0x48
 800051c:	46bd      	mov	sp, r7
 800051e:	bd80      	pop	{r7, pc}
 8000520:	40007000 	.word	0x40007000

08000524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000528:	b672      	cpsid	i
}
 800052a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800052c:	e7fe      	b.n	800052c <Error_Handler+0x8>
	...

08000530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000536:	4b14      	ldr	r3, [pc, #80]	; (8000588 <HAL_MspInit+0x58>)
 8000538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800053a:	4a13      	ldr	r2, [pc, #76]	; (8000588 <HAL_MspInit+0x58>)
 800053c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000540:	6253      	str	r3, [r2, #36]	; 0x24
 8000542:	4b11      	ldr	r3, [pc, #68]	; (8000588 <HAL_MspInit+0x58>)
 8000544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000546:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800054e:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <HAL_MspInit+0x58>)
 8000550:	6a1b      	ldr	r3, [r3, #32]
 8000552:	4a0d      	ldr	r2, [pc, #52]	; (8000588 <HAL_MspInit+0x58>)
 8000554:	f043 0301 	orr.w	r3, r3, #1
 8000558:	6213      	str	r3, [r2, #32]
 800055a:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <HAL_MspInit+0x58>)
 800055c:	6a1b      	ldr	r3, [r3, #32]
 800055e:	f003 0301 	and.w	r3, r3, #1
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000566:	4b08      	ldr	r3, [pc, #32]	; (8000588 <HAL_MspInit+0x58>)
 8000568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800056a:	4a07      	ldr	r2, [pc, #28]	; (8000588 <HAL_MspInit+0x58>)
 800056c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000570:	6253      	str	r3, [r2, #36]	; 0x24
 8000572:	4b05      	ldr	r3, [pc, #20]	; (8000588 <HAL_MspInit+0x58>)
 8000574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	40023800 	.word	0x40023800

0800058c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <NMI_Handler+0x4>

08000592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <HardFault_Handler+0x4>

08000598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <MemManage_Handler+0x4>

0800059e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <UsageFault_Handler+0x4>

080005aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr

080005b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	bc80      	pop	{r7}
 80005c0:	4770      	bx	lr

080005c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c2:	b480      	push	{r7}
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c6:	bf00      	nop
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr

080005ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005d2:	f000 f881 	bl	80006d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}

080005da <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005da:	b480      	push	{r7}
 80005dc:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005de:	bf00      	nop
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bc80      	pop	{r7}
 80005e4:	4770      	bx	lr
	...

080005e8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80005e8:	f7ff fff7 	bl	80005da <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ec:	480b      	ldr	r0, [pc, #44]	; (800061c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005ee:	490c      	ldr	r1, [pc, #48]	; (8000620 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005f0:	4a0c      	ldr	r2, [pc, #48]	; (8000624 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005f4:	e002      	b.n	80005fc <LoopCopyDataInit>

080005f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005fa:	3304      	adds	r3, #4

080005fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000600:	d3f9      	bcc.n	80005f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000602:	4a09      	ldr	r2, [pc, #36]	; (8000628 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000604:	4c09      	ldr	r4, [pc, #36]	; (800062c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000608:	e001      	b.n	800060e <LoopFillZerobss>

0800060a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800060a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800060c:	3204      	adds	r2, #4

0800060e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800060e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000610:	d3fb      	bcc.n	800060a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000612:	f000 fee3 	bl	80013dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000616:	f7ff ff35 	bl	8000484 <main>
  bx lr
 800061a:	4770      	bx	lr
  ldr r0, =_sdata
 800061c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000620:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000624:	08001478 	.word	0x08001478
  ldr r2, =_sbss
 8000628:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800062c:	2000002c 	.word	0x2000002c

08000630 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000630:	e7fe      	b.n	8000630 <ADC1_IRQHandler>

08000632 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000632:	b580      	push	{r7, lr}
 8000634:	b082      	sub	sp, #8
 8000636:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000638:	2300      	movs	r3, #0
 800063a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800063c:	2003      	movs	r0, #3
 800063e:	f000 f917 	bl	8000870 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000642:	200f      	movs	r0, #15
 8000644:	f000 f80e 	bl	8000664 <HAL_InitTick>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d002      	beq.n	8000654 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800064e:	2301      	movs	r3, #1
 8000650:	71fb      	strb	r3, [r7, #7]
 8000652:	e001      	b.n	8000658 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000654:	f7ff ff6c 	bl	8000530 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000658:	79fb      	ldrb	r3, [r7, #7]
}
 800065a:	4618      	mov	r0, r3
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800066c:	2300      	movs	r3, #0
 800066e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000670:	4b16      	ldr	r3, [pc, #88]	; (80006cc <HAL_InitTick+0x68>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d022      	beq.n	80006be <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000678:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <HAL_InitTick+0x6c>)
 800067a:	681a      	ldr	r2, [r3, #0]
 800067c:	4b13      	ldr	r3, [pc, #76]	; (80006cc <HAL_InitTick+0x68>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000684:	fbb1 f3f3 	udiv	r3, r1, r3
 8000688:	fbb2 f3f3 	udiv	r3, r2, r3
 800068c:	4618      	mov	r0, r3
 800068e:	f000 f916 	bl	80008be <HAL_SYSTICK_Config>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d10f      	bne.n	80006b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2b0f      	cmp	r3, #15
 800069c:	d809      	bhi.n	80006b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800069e:	2200      	movs	r2, #0
 80006a0:	6879      	ldr	r1, [r7, #4]
 80006a2:	f04f 30ff 	mov.w	r0, #4294967295
 80006a6:	f000 f8ee 	bl	8000886 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006aa:	4a0a      	ldr	r2, [pc, #40]	; (80006d4 <HAL_InitTick+0x70>)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6013      	str	r3, [r2, #0]
 80006b0:	e007      	b.n	80006c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80006b2:	2301      	movs	r3, #1
 80006b4:	73fb      	strb	r3, [r7, #15]
 80006b6:	e004      	b.n	80006c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006b8:	2301      	movs	r3, #1
 80006ba:	73fb      	strb	r3, [r7, #15]
 80006bc:	e001      	b.n	80006c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006be:	2301      	movs	r3, #1
 80006c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3710      	adds	r7, #16
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	20000008 	.word	0x20000008
 80006d0:	20000000 	.word	0x20000000
 80006d4:	20000004 	.word	0x20000004

080006d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006dc:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <HAL_IncTick+0x1c>)
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <HAL_IncTick+0x20>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4413      	add	r3, r2
 80006e6:	4a03      	ldr	r2, [pc, #12]	; (80006f4 <HAL_IncTick+0x1c>)
 80006e8:	6013      	str	r3, [r2, #0]
}
 80006ea:	bf00      	nop
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	20000028 	.word	0x20000028
 80006f8:	20000008 	.word	0x20000008

080006fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000700:	4b02      	ldr	r3, [pc, #8]	; (800070c <HAL_GetTick+0x10>)
 8000702:	681b      	ldr	r3, [r3, #0]
}
 8000704:	4618      	mov	r0, r3
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr
 800070c:	20000028 	.word	0x20000028

08000710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f003 0307 	and.w	r3, r3, #7
 800071e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <__NVIC_SetPriorityGrouping+0x44>)
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000726:	68ba      	ldr	r2, [r7, #8]
 8000728:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800072c:	4013      	ands	r3, r2
 800072e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000738:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800073c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000742:	4a04      	ldr	r2, [pc, #16]	; (8000754 <__NVIC_SetPriorityGrouping+0x44>)
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	60d3      	str	r3, [r2, #12]
}
 8000748:	bf00      	nop
 800074a:	3714      	adds	r7, #20
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800075c:	4b04      	ldr	r3, [pc, #16]	; (8000770 <__NVIC_GetPriorityGrouping+0x18>)
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	0a1b      	lsrs	r3, r3, #8
 8000762:	f003 0307 	and.w	r3, r3, #7
}
 8000766:	4618      	mov	r0, r3
 8000768:	46bd      	mov	sp, r7
 800076a:	bc80      	pop	{r7}
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	e000ed00 	.word	0xe000ed00

08000774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	6039      	str	r1, [r7, #0]
 800077e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000784:	2b00      	cmp	r3, #0
 8000786:	db0a      	blt.n	800079e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000788:	683b      	ldr	r3, [r7, #0]
 800078a:	b2da      	uxtb	r2, r3
 800078c:	490c      	ldr	r1, [pc, #48]	; (80007c0 <__NVIC_SetPriority+0x4c>)
 800078e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000792:	0112      	lsls	r2, r2, #4
 8000794:	b2d2      	uxtb	r2, r2
 8000796:	440b      	add	r3, r1
 8000798:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800079c:	e00a      	b.n	80007b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	4908      	ldr	r1, [pc, #32]	; (80007c4 <__NVIC_SetPriority+0x50>)
 80007a4:	79fb      	ldrb	r3, [r7, #7]
 80007a6:	f003 030f 	and.w	r3, r3, #15
 80007aa:	3b04      	subs	r3, #4
 80007ac:	0112      	lsls	r2, r2, #4
 80007ae:	b2d2      	uxtb	r2, r2
 80007b0:	440b      	add	r3, r1
 80007b2:	761a      	strb	r2, [r3, #24]
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	e000e100 	.word	0xe000e100
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b089      	sub	sp, #36	; 0x24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	f003 0307 	and.w	r3, r3, #7
 80007da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007dc:	69fb      	ldr	r3, [r7, #28]
 80007de:	f1c3 0307 	rsb	r3, r3, #7
 80007e2:	2b04      	cmp	r3, #4
 80007e4:	bf28      	it	cs
 80007e6:	2304      	movcs	r3, #4
 80007e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	3304      	adds	r3, #4
 80007ee:	2b06      	cmp	r3, #6
 80007f0:	d902      	bls.n	80007f8 <NVIC_EncodePriority+0x30>
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	3b03      	subs	r3, #3
 80007f6:	e000      	b.n	80007fa <NVIC_EncodePriority+0x32>
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000800:	69bb      	ldr	r3, [r7, #24]
 8000802:	fa02 f303 	lsl.w	r3, r2, r3
 8000806:	43da      	mvns	r2, r3
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	401a      	ands	r2, r3
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000810:	f04f 31ff 	mov.w	r1, #4294967295
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	fa01 f303 	lsl.w	r3, r1, r3
 800081a:	43d9      	mvns	r1, r3
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000820:	4313      	orrs	r3, r2
         );
}
 8000822:	4618      	mov	r0, r3
 8000824:	3724      	adds	r7, #36	; 0x24
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr

0800082c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	3b01      	subs	r3, #1
 8000838:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800083c:	d301      	bcc.n	8000842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800083e:	2301      	movs	r3, #1
 8000840:	e00f      	b.n	8000862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000842:	4a0a      	ldr	r2, [pc, #40]	; (800086c <SysTick_Config+0x40>)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3b01      	subs	r3, #1
 8000848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800084a:	210f      	movs	r1, #15
 800084c:	f04f 30ff 	mov.w	r0, #4294967295
 8000850:	f7ff ff90 	bl	8000774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000854:	4b05      	ldr	r3, [pc, #20]	; (800086c <SysTick_Config+0x40>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800085a:	4b04      	ldr	r3, [pc, #16]	; (800086c <SysTick_Config+0x40>)
 800085c:	2207      	movs	r2, #7
 800085e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000860:	2300      	movs	r3, #0
}
 8000862:	4618      	mov	r0, r3
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	e000e010 	.word	0xe000e010

08000870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000878:	6878      	ldr	r0, [r7, #4]
 800087a:	f7ff ff49 	bl	8000710 <__NVIC_SetPriorityGrouping>
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b086      	sub	sp, #24
 800088a:	af00      	add	r7, sp, #0
 800088c:	4603      	mov	r3, r0
 800088e:	60b9      	str	r1, [r7, #8]
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000898:	f7ff ff5e 	bl	8000758 <__NVIC_GetPriorityGrouping>
 800089c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	68b9      	ldr	r1, [r7, #8]
 80008a2:	6978      	ldr	r0, [r7, #20]
 80008a4:	f7ff ff90 	bl	80007c8 <NVIC_EncodePriority>
 80008a8:	4602      	mov	r2, r0
 80008aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ae:	4611      	mov	r1, r2
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff ff5f 	bl	8000774 <__NVIC_SetPriority>
}
 80008b6:	bf00      	nop
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ffb0 	bl	800082c <SysTick_Config>
 80008cc:	4603      	mov	r3, r0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b088      	sub	sp, #32
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d101      	bne.n	80008ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	e31d      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008ea:	4b94      	ldr	r3, [pc, #592]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	f003 030c 	and.w	r3, r3, #12
 80008f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008f4:	4b91      	ldr	r3, [pc, #580]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008fc:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	2b00      	cmp	r3, #0
 8000908:	d07b      	beq.n	8000a02 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800090a:	69bb      	ldr	r3, [r7, #24]
 800090c:	2b08      	cmp	r3, #8
 800090e:	d006      	beq.n	800091e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000910:	69bb      	ldr	r3, [r7, #24]
 8000912:	2b0c      	cmp	r3, #12
 8000914:	d10f      	bne.n	8000936 <HAL_RCC_OscConfig+0x5e>
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800091c:	d10b      	bne.n	8000936 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800091e:	4b87      	ldr	r3, [pc, #540]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000926:	2b00      	cmp	r3, #0
 8000928:	d06a      	beq.n	8000a00 <HAL_RCC_OscConfig+0x128>
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d166      	bne.n	8000a00 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8000932:	2301      	movs	r3, #1
 8000934:	e2f7      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d106      	bne.n	800094c <HAL_RCC_OscConfig+0x74>
 800093e:	4b7f      	ldr	r3, [pc, #508]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a7e      	ldr	r2, [pc, #504]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000948:	6013      	str	r3, [r2, #0]
 800094a:	e02d      	b.n	80009a8 <HAL_RCC_OscConfig+0xd0>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d10c      	bne.n	800096e <HAL_RCC_OscConfig+0x96>
 8000954:	4b79      	ldr	r3, [pc, #484]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a78      	ldr	r2, [pc, #480]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 800095a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800095e:	6013      	str	r3, [r2, #0]
 8000960:	4b76      	ldr	r3, [pc, #472]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a75      	ldr	r2, [pc, #468]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000966:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800096a:	6013      	str	r3, [r2, #0]
 800096c:	e01c      	b.n	80009a8 <HAL_RCC_OscConfig+0xd0>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	2b05      	cmp	r3, #5
 8000974:	d10c      	bne.n	8000990 <HAL_RCC_OscConfig+0xb8>
 8000976:	4b71      	ldr	r3, [pc, #452]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a70      	ldr	r2, [pc, #448]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 800097c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000980:	6013      	str	r3, [r2, #0]
 8000982:	4b6e      	ldr	r3, [pc, #440]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a6d      	ldr	r2, [pc, #436]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800098c:	6013      	str	r3, [r2, #0]
 800098e:	e00b      	b.n	80009a8 <HAL_RCC_OscConfig+0xd0>
 8000990:	4b6a      	ldr	r3, [pc, #424]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a69      	ldr	r2, [pc, #420]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800099a:	6013      	str	r3, [r2, #0]
 800099c:	4b67      	ldr	r3, [pc, #412]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a66      	ldr	r2, [pc, #408]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 80009a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80009a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d013      	beq.n	80009d8 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b0:	f7ff fea4 	bl	80006fc <HAL_GetTick>
 80009b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80009b6:	e008      	b.n	80009ca <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009b8:	f7ff fea0 	bl	80006fc <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	693b      	ldr	r3, [r7, #16]
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	2b64      	cmp	r3, #100	; 0x64
 80009c4:	d901      	bls.n	80009ca <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80009c6:	2303      	movs	r3, #3
 80009c8:	e2ad      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80009ca:	4b5c      	ldr	r3, [pc, #368]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d0f0      	beq.n	80009b8 <HAL_RCC_OscConfig+0xe0>
 80009d6:	e014      	b.n	8000a02 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009d8:	f7ff fe90 	bl	80006fc <HAL_GetTick>
 80009dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80009de:	e008      	b.n	80009f2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009e0:	f7ff fe8c 	bl	80006fc <HAL_GetTick>
 80009e4:	4602      	mov	r2, r0
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	2b64      	cmp	r3, #100	; 0x64
 80009ec:	d901      	bls.n	80009f2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 80009ee:	2303      	movs	r3, #3
 80009f0:	e299      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80009f2:	4b52      	ldr	r3, [pc, #328]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1f0      	bne.n	80009e0 <HAL_RCC_OscConfig+0x108>
 80009fe:	e000      	b.n	8000a02 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d05a      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d005      	beq.n	8000a20 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	2b0c      	cmp	r3, #12
 8000a18:	d119      	bne.n	8000a4e <HAL_RCC_OscConfig+0x176>
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d116      	bne.n	8000a4e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a20:	4b46      	ldr	r3, [pc, #280]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f003 0302 	and.w	r3, r3, #2
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d005      	beq.n	8000a38 <HAL_RCC_OscConfig+0x160>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d001      	beq.n	8000a38 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8000a34:	2301      	movs	r3, #1
 8000a36:	e276      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a38:	4b40      	ldr	r3, [pc, #256]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	691b      	ldr	r3, [r3, #16]
 8000a44:	021b      	lsls	r3, r3, #8
 8000a46:	493d      	ldr	r1, [pc, #244]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a4c:	e03a      	b.n	8000ac4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	68db      	ldr	r3, [r3, #12]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d020      	beq.n	8000a98 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a56:	4b3a      	ldr	r3, [pc, #232]	; (8000b40 <HAL_RCC_OscConfig+0x268>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a5c:	f7ff fe4e 	bl	80006fc <HAL_GetTick>
 8000a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000a62:	e008      	b.n	8000a76 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a64:	f7ff fe4a 	bl	80006fc <HAL_GetTick>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d901      	bls.n	8000a76 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8000a72:	2303      	movs	r3, #3
 8000a74:	e257      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000a76:	4b31      	ldr	r3, [pc, #196]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d0f0      	beq.n	8000a64 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a82:	4b2e      	ldr	r3, [pc, #184]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	691b      	ldr	r3, [r3, #16]
 8000a8e:	021b      	lsls	r3, r3, #8
 8000a90:	492a      	ldr	r1, [pc, #168]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000a92:	4313      	orrs	r3, r2
 8000a94:	604b      	str	r3, [r1, #4]
 8000a96:	e015      	b.n	8000ac4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a98:	4b29      	ldr	r3, [pc, #164]	; (8000b40 <HAL_RCC_OscConfig+0x268>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a9e:	f7ff fe2d 	bl	80006fc <HAL_GetTick>
 8000aa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000aa4:	e008      	b.n	8000ab8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000aa6:	f7ff fe29 	bl	80006fc <HAL_GetTick>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	2b02      	cmp	r3, #2
 8000ab2:	d901      	bls.n	8000ab8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	e236      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000ab8:	4b20      	ldr	r3, [pc, #128]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f003 0302 	and.w	r3, r3, #2
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1f0      	bne.n	8000aa6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 0310 	and.w	r3, r3, #16
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	f000 80b8 	beq.w	8000c42 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d170      	bne.n	8000bba <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ad8:	4b18      	ldr	r3, [pc, #96]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d005      	beq.n	8000af0 <HAL_RCC_OscConfig+0x218>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d101      	bne.n	8000af0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8000aec:	2301      	movs	r3, #1
 8000aee:	e21a      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6a1a      	ldr	r2, [r3, #32]
 8000af4:	4b11      	ldr	r3, [pc, #68]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d921      	bls.n	8000b44 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6a1b      	ldr	r3, [r3, #32]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f000 fc09 	bl	800131c <RCC_SetFlashLatencyFromMSIRange>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8000b10:	2301      	movs	r3, #1
 8000b12:	e208      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b14:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6a1b      	ldr	r3, [r3, #32]
 8000b20:	4906      	ldr	r1, [pc, #24]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000b22:	4313      	orrs	r3, r2
 8000b24:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b26:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	061b      	lsls	r3, r3, #24
 8000b34:	4901      	ldr	r1, [pc, #4]	; (8000b3c <HAL_RCC_OscConfig+0x264>)
 8000b36:	4313      	orrs	r3, r2
 8000b38:	604b      	str	r3, [r1, #4]
 8000b3a:	e020      	b.n	8000b7e <HAL_RCC_OscConfig+0x2a6>
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b44:	4b99      	ldr	r3, [pc, #612]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6a1b      	ldr	r3, [r3, #32]
 8000b50:	4996      	ldr	r1, [pc, #600]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000b52:	4313      	orrs	r3, r2
 8000b54:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b56:	4b95      	ldr	r3, [pc, #596]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	69db      	ldr	r3, [r3, #28]
 8000b62:	061b      	lsls	r3, r3, #24
 8000b64:	4991      	ldr	r1, [pc, #580]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000b66:	4313      	orrs	r3, r2
 8000b68:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6a1b      	ldr	r3, [r3, #32]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 fbd4 	bl	800131c <RCC_SetFlashLatencyFromMSIRange>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e1d3      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6a1b      	ldr	r3, [r3, #32]
 8000b82:	0b5b      	lsrs	r3, r3, #13
 8000b84:	3301      	adds	r3, #1
 8000b86:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000b8e:	4a87      	ldr	r2, [pc, #540]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000b90:	6892      	ldr	r2, [r2, #8]
 8000b92:	0912      	lsrs	r2, r2, #4
 8000b94:	f002 020f 	and.w	r2, r2, #15
 8000b98:	4985      	ldr	r1, [pc, #532]	; (8000db0 <HAL_RCC_OscConfig+0x4d8>)
 8000b9a:	5c8a      	ldrb	r2, [r1, r2]
 8000b9c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000b9e:	4a85      	ldr	r2, [pc, #532]	; (8000db4 <HAL_RCC_OscConfig+0x4dc>)
 8000ba0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ba2:	4b85      	ldr	r3, [pc, #532]	; (8000db8 <HAL_RCC_OscConfig+0x4e0>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fd5c 	bl	8000664 <HAL_InitTick>
 8000bac:	4603      	mov	r3, r0
 8000bae:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d045      	beq.n	8000c42 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	e1b5      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	699b      	ldr	r3, [r3, #24]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d029      	beq.n	8000c16 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000bc2:	4b7e      	ldr	r3, [pc, #504]	; (8000dbc <HAL_RCC_OscConfig+0x4e4>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc8:	f7ff fd98 	bl	80006fc <HAL_GetTick>
 8000bcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000bce:	e008      	b.n	8000be2 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bd0:	f7ff fd94 	bl	80006fc <HAL_GetTick>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	693b      	ldr	r3, [r7, #16]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d901      	bls.n	8000be2 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8000bde:	2303      	movs	r3, #3
 8000be0:	e1a1      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000be2:	4b72      	ldr	r3, [pc, #456]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d0f0      	beq.n	8000bd0 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bee:	4b6f      	ldr	r3, [pc, #444]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6a1b      	ldr	r3, [r3, #32]
 8000bfa:	496c      	ldr	r1, [pc, #432]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c00:	4b6a      	ldr	r3, [pc, #424]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69db      	ldr	r3, [r3, #28]
 8000c0c:	061b      	lsls	r3, r3, #24
 8000c0e:	4967      	ldr	r1, [pc, #412]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000c10:	4313      	orrs	r3, r2
 8000c12:	604b      	str	r3, [r1, #4]
 8000c14:	e015      	b.n	8000c42 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c16:	4b69      	ldr	r3, [pc, #420]	; (8000dbc <HAL_RCC_OscConfig+0x4e4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c1c:	f7ff fd6e 	bl	80006fc <HAL_GetTick>
 8000c20:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000c22:	e008      	b.n	8000c36 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c24:	f7ff fd6a 	bl	80006fc <HAL_GetTick>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	693b      	ldr	r3, [r7, #16]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	2b02      	cmp	r3, #2
 8000c30:	d901      	bls.n	8000c36 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8000c32:	2303      	movs	r3, #3
 8000c34:	e177      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000c36:	4b5d      	ldr	r3, [pc, #372]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d1f0      	bne.n	8000c24 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f003 0308 	and.w	r3, r3, #8
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d030      	beq.n	8000cb0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	695b      	ldr	r3, [r3, #20]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d016      	beq.n	8000c84 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c56:	4b5a      	ldr	r3, [pc, #360]	; (8000dc0 <HAL_RCC_OscConfig+0x4e8>)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c5c:	f7ff fd4e 	bl	80006fc <HAL_GetTick>
 8000c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000c62:	e008      	b.n	8000c76 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c64:	f7ff fd4a 	bl	80006fc <HAL_GetTick>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d901      	bls.n	8000c76 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000c72:	2303      	movs	r3, #3
 8000c74:	e157      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000c76:	4b4d      	ldr	r3, [pc, #308]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d0f0      	beq.n	8000c64 <HAL_RCC_OscConfig+0x38c>
 8000c82:	e015      	b.n	8000cb0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c84:	4b4e      	ldr	r3, [pc, #312]	; (8000dc0 <HAL_RCC_OscConfig+0x4e8>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c8a:	f7ff fd37 	bl	80006fc <HAL_GetTick>
 8000c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000c90:	e008      	b.n	8000ca4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c92:	f7ff fd33 	bl	80006fc <HAL_GetTick>
 8000c96:	4602      	mov	r2, r0
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	d901      	bls.n	8000ca4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	e140      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000ca4:	4b41      	ldr	r3, [pc, #260]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ca8:	f003 0302 	and.w	r3, r3, #2
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1f0      	bne.n	8000c92 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 0304 	and.w	r3, r3, #4
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	f000 80b5 	beq.w	8000e28 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cc2:	4b3a      	ldr	r3, [pc, #232]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d10d      	bne.n	8000cea <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cce:	4b37      	ldr	r3, [pc, #220]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd2:	4a36      	ldr	r2, [pc, #216]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd8:	6253      	str	r3, [r2, #36]	; 0x24
 8000cda:	4b34      	ldr	r3, [pc, #208]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	60bb      	str	r3, [r7, #8]
 8000ce4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cea:	4b36      	ldr	r3, [pc, #216]	; (8000dc4 <HAL_RCC_OscConfig+0x4ec>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d118      	bne.n	8000d28 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cf6:	4b33      	ldr	r3, [pc, #204]	; (8000dc4 <HAL_RCC_OscConfig+0x4ec>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a32      	ldr	r2, [pc, #200]	; (8000dc4 <HAL_RCC_OscConfig+0x4ec>)
 8000cfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d02:	f7ff fcfb 	bl	80006fc <HAL_GetTick>
 8000d06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d08:	e008      	b.n	8000d1c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d0a:	f7ff fcf7 	bl	80006fc <HAL_GetTick>
 8000d0e:	4602      	mov	r2, r0
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	1ad3      	subs	r3, r2, r3
 8000d14:	2b64      	cmp	r3, #100	; 0x64
 8000d16:	d901      	bls.n	8000d1c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	e104      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d1c:	4b29      	ldr	r3, [pc, #164]	; (8000dc4 <HAL_RCC_OscConfig+0x4ec>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d0f0      	beq.n	8000d0a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d106      	bne.n	8000d3e <HAL_RCC_OscConfig+0x466>
 8000d30:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d34:	4a1d      	ldr	r2, [pc, #116]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d3a:	6353      	str	r3, [r2, #52]	; 0x34
 8000d3c:	e02d      	b.n	8000d9a <HAL_RCC_OscConfig+0x4c2>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d10c      	bne.n	8000d60 <HAL_RCC_OscConfig+0x488>
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d4a:	4a18      	ldr	r2, [pc, #96]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d50:	6353      	str	r3, [r2, #52]	; 0x34
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d56:	4a15      	ldr	r2, [pc, #84]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d5c:	6353      	str	r3, [r2, #52]	; 0x34
 8000d5e:	e01c      	b.n	8000d9a <HAL_RCC_OscConfig+0x4c2>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	2b05      	cmp	r3, #5
 8000d66:	d10c      	bne.n	8000d82 <HAL_RCC_OscConfig+0x4aa>
 8000d68:	4b10      	ldr	r3, [pc, #64]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d6c:	4a0f      	ldr	r2, [pc, #60]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d72:	6353      	str	r3, [r2, #52]	; 0x34
 8000d74:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d78:	4a0c      	ldr	r2, [pc, #48]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d7e:	6353      	str	r3, [r2, #52]	; 0x34
 8000d80:	e00b      	b.n	8000d9a <HAL_RCC_OscConfig+0x4c2>
 8000d82:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d86:	4a09      	ldr	r2, [pc, #36]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d8c:	6353      	str	r3, [r2, #52]	; 0x34
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d92:	4a06      	ldr	r2, [pc, #24]	; (8000dac <HAL_RCC_OscConfig+0x4d4>)
 8000d94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d98:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d024      	beq.n	8000dec <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da2:	f7ff fcab 	bl	80006fc <HAL_GetTick>
 8000da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000da8:	e019      	b.n	8000dde <HAL_RCC_OscConfig+0x506>
 8000daa:	bf00      	nop
 8000dac:	40023800 	.word	0x40023800
 8000db0:	08001458 	.word	0x08001458
 8000db4:	20000000 	.word	0x20000000
 8000db8:	20000004 	.word	0x20000004
 8000dbc:	42470020 	.word	0x42470020
 8000dc0:	42470680 	.word	0x42470680
 8000dc4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fc98 	bl	80006fc <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d901      	bls.n	8000dde <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e0a3      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000dde:	4b54      	ldr	r3, [pc, #336]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d0ee      	beq.n	8000dc8 <HAL_RCC_OscConfig+0x4f0>
 8000dea:	e014      	b.n	8000e16 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dec:	f7ff fc86 	bl	80006fc <HAL_GetTick>
 8000df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000df2:	e00a      	b.n	8000e0a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000df4:	f7ff fc82 	bl	80006fc <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e08d      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000e0a:	4b49      	ldr	r3, [pc, #292]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1ee      	bne.n	8000df4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000e16:	7ffb      	ldrb	r3, [r7, #31]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d105      	bne.n	8000e28 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e1c:	4b44      	ldr	r3, [pc, #272]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e20:	4a43      	ldr	r2, [pc, #268]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000e22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e26:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d079      	beq.n	8000f24 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	2b0c      	cmp	r3, #12
 8000e34:	d056      	beq.n	8000ee4 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d13b      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e3e:	4b3d      	ldr	r3, [pc, #244]	; (8000f34 <HAL_RCC_OscConfig+0x65c>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e44:	f7ff fc5a 	bl	80006fc <HAL_GetTick>
 8000e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000e4a:	e008      	b.n	8000e5e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e4c:	f7ff fc56 	bl	80006fc <HAL_GetTick>
 8000e50:	4602      	mov	r2, r0
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	2b02      	cmp	r3, #2
 8000e58:	d901      	bls.n	8000e5e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e063      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000e5e:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d1f0      	bne.n	8000e4c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e6a:	4b31      	ldr	r3, [pc, #196]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7a:	4319      	orrs	r1, r3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e80:	430b      	orrs	r3, r1
 8000e82:	492b      	ldr	r1, [pc, #172]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000e84:	4313      	orrs	r3, r2
 8000e86:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e88:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <HAL_RCC_OscConfig+0x65c>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fc35 	bl	80006fc <HAL_GetTick>
 8000e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000e94:	e008      	b.n	8000ea8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e96:	f7ff fc31 	bl	80006fc <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e03e      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000ea8:	4b21      	ldr	r3, [pc, #132]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d0f0      	beq.n	8000e96 <HAL_RCC_OscConfig+0x5be>
 8000eb4:	e036      	b.n	8000f24 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eb6:	4b1f      	ldr	r3, [pc, #124]	; (8000f34 <HAL_RCC_OscConfig+0x65c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebc:	f7ff fc1e 	bl	80006fc <HAL_GetTick>
 8000ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000ec2:	e008      	b.n	8000ed6 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ec4:	f7ff fc1a 	bl	80006fc <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	2b02      	cmp	r3, #2
 8000ed0:	d901      	bls.n	8000ed6 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e027      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000ed6:	4b16      	ldr	r3, [pc, #88]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d1f0      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x5ec>
 8000ee2:	e01f      	b.n	8000f24 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d101      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e01a      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <HAL_RCC_OscConfig+0x658>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d10d      	bne.n	8000f20 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d106      	bne.n	8000f20 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d001      	beq.n	8000f24 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	e000      	b.n	8000f26 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3720      	adds	r7, #32
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40023800 	.word	0x40023800
 8000f34:	42470060 	.word	0x42470060

08000f38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d101      	bne.n	8000f4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	e11a      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f4c:	4b8f      	ldr	r3, [pc, #572]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d919      	bls.n	8000f8e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d105      	bne.n	8000f6c <HAL_RCC_ClockConfig+0x34>
 8000f60:	4b8a      	ldr	r3, [pc, #552]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a89      	ldr	r2, [pc, #548]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8000f66:	f043 0304 	orr.w	r3, r3, #4
 8000f6a:	6013      	str	r3, [r2, #0]
 8000f6c:	4b87      	ldr	r3, [pc, #540]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f023 0201 	bic.w	r2, r3, #1
 8000f74:	4985      	ldr	r1, [pc, #532]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f7c:	4b83      	ldr	r3, [pc, #524]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	683a      	ldr	r2, [r7, #0]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d001      	beq.n	8000f8e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e0f9      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d008      	beq.n	8000fac <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f9a:	4b7d      	ldr	r3, [pc, #500]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	497a      	ldr	r1, [pc, #488]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f000 808e 	beq.w	80010d6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d107      	bne.n	8000fd2 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000fc2:	4b73      	ldr	r3, [pc, #460]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d121      	bne.n	8001012 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e0d7      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d107      	bne.n	8000fea <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8000fda:	4b6d      	ldr	r3, [pc, #436]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d115      	bne.n	8001012 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e0cb      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d107      	bne.n	8001002 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000ff2:	4b67      	ldr	r3, [pc, #412]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d109      	bne.n	8001012 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e0bf      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001002:	4b63      	ldr	r3, [pc, #396]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e0b7      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001012:	4b5f      	ldr	r3, [pc, #380]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	f023 0203 	bic.w	r2, r3, #3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	495c      	ldr	r1, [pc, #368]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001020:	4313      	orrs	r3, r2
 8001022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001024:	f7ff fb6a 	bl	80006fc <HAL_GetTick>
 8001028:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d112      	bne.n	8001058 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001032:	e00a      	b.n	800104a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001034:	f7ff fb62 	bl	80006fc <HAL_GetTick>
 8001038:	4602      	mov	r2, r0
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001042:	4293      	cmp	r3, r2
 8001044:	d901      	bls.n	800104a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	e09b      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800104a:	4b51      	ldr	r3, [pc, #324]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f003 030c 	and.w	r3, r3, #12
 8001052:	2b08      	cmp	r3, #8
 8001054:	d1ee      	bne.n	8001034 <HAL_RCC_ClockConfig+0xfc>
 8001056:	e03e      	b.n	80010d6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b03      	cmp	r3, #3
 800105e:	d112      	bne.n	8001086 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001060:	e00a      	b.n	8001078 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001062:	f7ff fb4b 	bl	80006fc <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001070:	4293      	cmp	r3, r2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e084      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001078:	4b45      	ldr	r3, [pc, #276]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 030c 	and.w	r3, r3, #12
 8001080:	2b0c      	cmp	r3, #12
 8001082:	d1ee      	bne.n	8001062 <HAL_RCC_ClockConfig+0x12a>
 8001084:	e027      	b.n	80010d6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d11d      	bne.n	80010ca <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800108e:	e00a      	b.n	80010a6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001090:	f7ff fb34 	bl	80006fc <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	f241 3288 	movw	r2, #5000	; 0x1388
 800109e:	4293      	cmp	r3, r2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e06d      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80010a6:	4b3a      	ldr	r3, [pc, #232]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	f003 030c 	and.w	r3, r3, #12
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	d1ee      	bne.n	8001090 <HAL_RCC_ClockConfig+0x158>
 80010b2:	e010      	b.n	80010d6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010b4:	f7ff fb22 	bl	80006fc <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	f241 3288 	movw	r2, #5000	; 0x1388
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e05b      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80010ca:	4b31      	ldr	r3, [pc, #196]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	f003 030c 	and.w	r3, r3, #12
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1ee      	bne.n	80010b4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010d6:	4b2d      	ldr	r3, [pc, #180]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d219      	bcs.n	8001118 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d105      	bne.n	80010f6 <HAL_RCC_ClockConfig+0x1be>
 80010ea:	4b28      	ldr	r3, [pc, #160]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a27      	ldr	r2, [pc, #156]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b25      	ldr	r3, [pc, #148]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f023 0201 	bic.w	r2, r3, #1
 80010fe:	4923      	ldr	r1, [pc, #140]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4313      	orrs	r3, r2
 8001104:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <HAL_RCC_ClockConfig+0x254>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d001      	beq.n	8001118 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e034      	b.n	8001182 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	2b00      	cmp	r3, #0
 8001122:	d008      	beq.n	8001136 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001124:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	4917      	ldr	r1, [pc, #92]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001132:	4313      	orrs	r3, r2
 8001134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	2b00      	cmp	r3, #0
 8001140:	d009      	beq.n	8001156 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001142:	4b13      	ldr	r3, [pc, #76]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	691b      	ldr	r3, [r3, #16]
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	490f      	ldr	r1, [pc, #60]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 8001152:	4313      	orrs	r3, r2
 8001154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001156:	f000 f823 	bl	80011a0 <HAL_RCC_GetSysClockFreq>
 800115a:	4602      	mov	r2, r0
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <HAL_RCC_ClockConfig+0x258>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	091b      	lsrs	r3, r3, #4
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	490b      	ldr	r1, [pc, #44]	; (8001194 <HAL_RCC_ClockConfig+0x25c>)
 8001168:	5ccb      	ldrb	r3, [r1, r3]
 800116a:	fa22 f303 	lsr.w	r3, r2, r3
 800116e:	4a0a      	ldr	r2, [pc, #40]	; (8001198 <HAL_RCC_ClockConfig+0x260>)
 8001170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <HAL_RCC_ClockConfig+0x264>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fa74 	bl	8000664 <HAL_InitTick>
 800117c:	4603      	mov	r3, r0
 800117e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001180:	7afb      	ldrb	r3, [r7, #11]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00
 8001190:	40023800 	.word	0x40023800
 8001194:	08001458 	.word	0x08001458
 8001198:	20000000 	.word	0x20000000
 800119c:	20000004 	.word	0x20000004

080011a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011a4:	b08e      	sub	sp, #56	; 0x38
 80011a6:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80011a8:	4b58      	ldr	r3, [pc, #352]	; (800130c <HAL_RCC_GetSysClockFreq+0x16c>)
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011b0:	f003 030c 	and.w	r3, r3, #12
 80011b4:	2b0c      	cmp	r3, #12
 80011b6:	d00d      	beq.n	80011d4 <HAL_RCC_GetSysClockFreq+0x34>
 80011b8:	2b0c      	cmp	r3, #12
 80011ba:	f200 8092 	bhi.w	80012e2 <HAL_RCC_GetSysClockFreq+0x142>
 80011be:	2b04      	cmp	r3, #4
 80011c0:	d002      	beq.n	80011c8 <HAL_RCC_GetSysClockFreq+0x28>
 80011c2:	2b08      	cmp	r3, #8
 80011c4:	d003      	beq.n	80011ce <HAL_RCC_GetSysClockFreq+0x2e>
 80011c6:	e08c      	b.n	80012e2 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80011c8:	4b51      	ldr	r3, [pc, #324]	; (8001310 <HAL_RCC_GetSysClockFreq+0x170>)
 80011ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011cc:	e097      	b.n	80012fe <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011ce:	4b51      	ldr	r3, [pc, #324]	; (8001314 <HAL_RCC_GetSysClockFreq+0x174>)
 80011d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011d2:	e094      	b.n	80012fe <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80011d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011d6:	0c9b      	lsrs	r3, r3, #18
 80011d8:	f003 020f 	and.w	r2, r3, #15
 80011dc:	4b4e      	ldr	r3, [pc, #312]	; (8001318 <HAL_RCC_GetSysClockFreq+0x178>)
 80011de:	5c9b      	ldrb	r3, [r3, r2]
 80011e0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80011e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e4:	0d9b      	lsrs	r3, r3, #22
 80011e6:	f003 0303 	and.w	r3, r3, #3
 80011ea:	3301      	adds	r3, #1
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80011ee:	4b47      	ldr	r3, [pc, #284]	; (800130c <HAL_RCC_GetSysClockFreq+0x16c>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d021      	beq.n	800123e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80011fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011fc:	2200      	movs	r2, #0
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	61fa      	str	r2, [r7, #28]
 8001202:	4b44      	ldr	r3, [pc, #272]	; (8001314 <HAL_RCC_GetSysClockFreq+0x174>)
 8001204:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001208:	464a      	mov	r2, r9
 800120a:	fb03 f202 	mul.w	r2, r3, r2
 800120e:	2300      	movs	r3, #0
 8001210:	4644      	mov	r4, r8
 8001212:	fb04 f303 	mul.w	r3, r4, r3
 8001216:	4413      	add	r3, r2
 8001218:	4a3e      	ldr	r2, [pc, #248]	; (8001314 <HAL_RCC_GetSysClockFreq+0x174>)
 800121a:	4644      	mov	r4, r8
 800121c:	fba4 0102 	umull	r0, r1, r4, r2
 8001220:	440b      	add	r3, r1
 8001222:	4619      	mov	r1, r3
 8001224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001226:	2200      	movs	r2, #0
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	617a      	str	r2, [r7, #20]
 800122c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001230:	f7fe ffa4 	bl	800017c <__aeabi_uldivmod>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4613      	mov	r3, r2
 800123a:	637b      	str	r3, [r7, #52]	; 0x34
 800123c:	e04e      	b.n	80012dc <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800123e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001240:	2200      	movs	r2, #0
 8001242:	469a      	mov	sl, r3
 8001244:	4693      	mov	fp, r2
 8001246:	4652      	mov	r2, sl
 8001248:	465b      	mov	r3, fp
 800124a:	f04f 0000 	mov.w	r0, #0
 800124e:	f04f 0100 	mov.w	r1, #0
 8001252:	0159      	lsls	r1, r3, #5
 8001254:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001258:	0150      	lsls	r0, r2, #5
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	ebb2 080a 	subs.w	r8, r2, sl
 8001262:	eb63 090b 	sbc.w	r9, r3, fp
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001272:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001276:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800127a:	ebb2 0408 	subs.w	r4, r2, r8
 800127e:	eb63 0509 	sbc.w	r5, r3, r9
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	f04f 0300 	mov.w	r3, #0
 800128a:	00eb      	lsls	r3, r5, #3
 800128c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001290:	00e2      	lsls	r2, r4, #3
 8001292:	4614      	mov	r4, r2
 8001294:	461d      	mov	r5, r3
 8001296:	eb14 030a 	adds.w	r3, r4, sl
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	eb45 030b 	adc.w	r3, r5, fp
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80012ae:	4629      	mov	r1, r5
 80012b0:	028b      	lsls	r3, r1, #10
 80012b2:	4620      	mov	r0, r4
 80012b4:	4629      	mov	r1, r5
 80012b6:	4604      	mov	r4, r0
 80012b8:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80012bc:	4601      	mov	r1, r0
 80012be:	028a      	lsls	r2, r1, #10
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c6:	2200      	movs	r2, #0
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	60fa      	str	r2, [r7, #12]
 80012cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012d0:	f7fe ff54 	bl	800017c <__aeabi_uldivmod>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4613      	mov	r3, r2
 80012da:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 80012dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012e0:	e00d      	b.n	80012fe <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80012e2:	4b0a      	ldr	r3, [pc, #40]	; (800130c <HAL_RCC_GetSysClockFreq+0x16c>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	0b5b      	lsrs	r3, r3, #13
 80012e8:	f003 0307 	and.w	r3, r3, #7
 80012ec:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80012ee:	6a3b      	ldr	r3, [r7, #32]
 80012f0:	3301      	adds	r3, #1
 80012f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001300:	4618      	mov	r0, r3
 8001302:	3738      	adds	r7, #56	; 0x38
 8001304:	46bd      	mov	sp, r7
 8001306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800
 8001310:	00f42400 	.word	0x00f42400
 8001314:	016e3600 	.word	0x016e3600
 8001318:	0800144c 	.word	0x0800144c

0800131c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001324:	2300      	movs	r3, #0
 8001326:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001328:	4b29      	ldr	r3, [pc, #164]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d12c      	bne.n	800138e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001334:	4b26      	ldr	r3, [pc, #152]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d005      	beq.n	800134c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001340:	4b24      	ldr	r3, [pc, #144]	; (80013d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	e016      	b.n	800137a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800134c:	4b20      	ldr	r3, [pc, #128]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800134e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001350:	4a1f      	ldr	r2, [pc, #124]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001356:	6253      	str	r3, [r2, #36]	; 0x24
 8001358:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800135a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001360:	60fb      	str	r3, [r7, #12]
 8001362:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001364:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800136c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	4a17      	ldr	r2, [pc, #92]	; (80013d0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001374:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001378:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001380:	d105      	bne.n	800138e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001388:	d101      	bne.n	800138e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800138a:	2301      	movs	r3, #1
 800138c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d105      	bne.n	80013a0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a0f      	ldr	r2, [pc, #60]	; (80013d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800139a:	f043 0304 	orr.w	r3, r3, #4
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f023 0201 	bic.w	r2, r3, #1
 80013a8:	490b      	ldr	r1, [pc, #44]	; (80013d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	d001      	beq.n	80013c2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	371c      	adds	r7, #28
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40007000 	.word	0x40007000
 80013d8:	40023c00 	.word	0x40023c00

080013dc <__libc_init_array>:
 80013dc:	b570      	push	{r4, r5, r6, lr}
 80013de:	2600      	movs	r6, #0
 80013e0:	4d0c      	ldr	r5, [pc, #48]	; (8001414 <__libc_init_array+0x38>)
 80013e2:	4c0d      	ldr	r4, [pc, #52]	; (8001418 <__libc_init_array+0x3c>)
 80013e4:	1b64      	subs	r4, r4, r5
 80013e6:	10a4      	asrs	r4, r4, #2
 80013e8:	42a6      	cmp	r6, r4
 80013ea:	d109      	bne.n	8001400 <__libc_init_array+0x24>
 80013ec:	f000 f822 	bl	8001434 <_init>
 80013f0:	2600      	movs	r6, #0
 80013f2:	4d0a      	ldr	r5, [pc, #40]	; (800141c <__libc_init_array+0x40>)
 80013f4:	4c0a      	ldr	r4, [pc, #40]	; (8001420 <__libc_init_array+0x44>)
 80013f6:	1b64      	subs	r4, r4, r5
 80013f8:	10a4      	asrs	r4, r4, #2
 80013fa:	42a6      	cmp	r6, r4
 80013fc:	d105      	bne.n	800140a <__libc_init_array+0x2e>
 80013fe:	bd70      	pop	{r4, r5, r6, pc}
 8001400:	f855 3b04 	ldr.w	r3, [r5], #4
 8001404:	4798      	blx	r3
 8001406:	3601      	adds	r6, #1
 8001408:	e7ee      	b.n	80013e8 <__libc_init_array+0xc>
 800140a:	f855 3b04 	ldr.w	r3, [r5], #4
 800140e:	4798      	blx	r3
 8001410:	3601      	adds	r6, #1
 8001412:	e7f2      	b.n	80013fa <__libc_init_array+0x1e>
 8001414:	08001470 	.word	0x08001470
 8001418:	08001470 	.word	0x08001470
 800141c:	08001470 	.word	0x08001470
 8001420:	08001474 	.word	0x08001474

08001424 <memset>:
 8001424:	4603      	mov	r3, r0
 8001426:	4402      	add	r2, r0
 8001428:	4293      	cmp	r3, r2
 800142a:	d100      	bne.n	800142e <memset+0xa>
 800142c:	4770      	bx	lr
 800142e:	f803 1b01 	strb.w	r1, [r3], #1
 8001432:	e7f9      	b.n	8001428 <memset+0x4>

08001434 <_init>:
 8001434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001436:	bf00      	nop
 8001438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800143a:	bc08      	pop	{r3}
 800143c:	469e      	mov	lr, r3
 800143e:	4770      	bx	lr

08001440 <_fini>:
 8001440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001442:	bf00      	nop
 8001444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001446:	bc08      	pop	{r3}
 8001448:	469e      	mov	lr, r3
 800144a:	4770      	bx	lr
