

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2691MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
6ffc5272d71b45eca32f72b6fcbd12eb  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_lT9P7Z
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_9mHvCf"
Running: cat _ptx_9mHvCf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_LOzc7u
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_LOzc7u --output-file  /dev/null 2> _ptx_9mHvCfinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_9mHvCf _ptx2_LOzc7u _ptx_9mHvCfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 93085
gpu_sim_insn = 1245376
gpu_ipc =      13.3789
gpu_tot_sim_cycle = 317771
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9191
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2214
partiton_reqs_in_parallel = 2047870
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4445
partiton_reqs_in_parallel_util = 2047870
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 93085
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2605 GB/Sec
L2_BW_total  =       0.6622 GB/Sec
gpu_total_sim_rate=7593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5197
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 311
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16015	W0_Idle:4511914	W0_Scoreboard:637826	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8426 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:171 	49 	48 	63 	71 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93 	230 	0 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	23 	22 	0 	230 	0 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	655 	956 	503 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502         0         0     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507         0         0     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507         0         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[9]:     11500     11501         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508         0         0     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]:  9.000000 10.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]:  8.000000  8.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]:  7.000000  7.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]:  7.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]:  7.000000  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[7]:  9.000000  7.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]:  7.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[9]:  7.000000  7.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]:  9.000000  7.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 560/71 = 7.887324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         9         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:         9         8         0         0         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:         8         8         1         0         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:         7         7         0         0         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:         7         7         0         0         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:         7         7         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         8         7         0         0         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[9]:         7         7         0         1         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:         8         7         0         0         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/46 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      24633     22463      7963      6731    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      22623     26849    none      none      none      none      none         352    none      none      none      none      none      none       32086     32219
dram[2]:      26896     26873      7532    none         352    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      30533     30459    none      none      none         298       352    none      none       17543    none      none      none      none       32047     32151
dram[4]:      24656     24633    none      none       11647    none      none      none      none      none      none      none      none      none       30154     30275
dram[5]:      24644     24590    none      none         352    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      24653     24595     10367    none      none      none      none      none      none      none      none      none      none      none       32032     32105
dram[7]:      20565     24561    none      none        3246    none      none      none      none      none      none       20860    none      none       32031     32116
dram[8]:      24640     24614    none      none      none      none      none      none      none      none      none      none      none      none       32014     32109
dram[9]:      24655     24590    none        8818    none      none       11481      4103    none      none      none      none      none      none       33736     33847
dram[10]:      20759     24684    none      none         250    none      none      none      none      none      none      none      none      none       33738     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660         0         0         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064         0       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658         0         0     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644         0         0       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457         0         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615         0         0      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627         0         0         0         0         0         0         0         0         0         0         0         0     10631     10662
dram[9]:      10638     10637         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678         0         0       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172619 n_act=8 n_pre=1 n_req=57 n_rd=212 n_write=4 bw_util=0.002499
n_activity=601 dram_eff=0.7188
bk0: 36a 172734i bk1: 36a 172704i bk2: 4a 172813i bk3: 4a 172804i bk4: 0a 172841i bk5: 0a 172842i bk6: 4a 172818i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172700i bk15: 64a 172592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00895605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172638 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=506 dram_eff=0.7945
bk0: 36a 172704i bk1: 32a 172676i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 0a 172844i bk6: 0a 172844i bk7: 4a 172824i bk8: 0a 172843i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00892134
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172631 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.002384
n_activity=562 dram_eff=0.7331
bk0: 32a 172711i bk1: 32a 172673i bk2: 4a 172819i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172842i bk6: 0a 172843i bk7: 0a 172843i bk8: 4a 172819i bk9: 0a 172843i bk10: 0a 172844i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0102809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172636 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=568 dram_eff=0.7077
bk0: 28a 172726i bk1: 28a 172692i bk2: 0a 172843i bk3: 0a 172844i bk4: 0a 172844i bk5: 8a 172817i bk6: 4a 172823i bk7: 0a 172842i bk8: 0a 172843i bk9: 4a 172818i bk10: 0a 172843i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172699i bk15: 64a 172585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=7 n_pre=2 n_req=49 n_rd=196 n_write=0 bw_util=0.002268
n_activity=552 dram_eff=0.7101
bk0: 28a 172731i bk1: 28a 172698i bk2: 0a 172844i bk3: 0a 172844i bk4: 4a 172824i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172844i bk10: 0a 172844i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 68a 172669i bk15: 68a 172555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00948832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172630 n_act=9 n_pre=4 n_req=51 n_rd=200 n_write=1 bw_util=0.002326
n_activity=619 dram_eff=0.6494
bk0: 28a 172737i bk1: 28a 172710i bk2: 0a 172841i bk3: 0a 172842i bk4: 4a 172822i bk5: 0a 172841i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172847i bk13: 0a 172849i bk14: 72a 172641i bk15: 68a 172556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172651 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002175
n_activity=461 dram_eff=0.8156
bk0: 28a 172745i bk1: 28a 172710i bk2: 4a 172823i bk3: 0a 172842i bk4: 0a 172842i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172843i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172847i bk14: 64a 172702i bk15: 64a 172594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00807086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.002303
n_activity=535 dram_eff=0.7439
bk0: 32a 172722i bk1: 28a 172714i bk2: 0a 172843i bk3: 0a 172844i bk4: 4a 172818i bk5: 0a 172842i bk6: 0a 172842i bk7: 0a 172842i bk8: 0a 172842i bk9: 0a 172845i bk10: 0a 172845i bk11: 4a 172819i bk12: 0a 172844i bk13: 0a 172845i bk14: 64a 172700i bk15: 64a 172590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00772373
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172656 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002129
n_activity=421 dram_eff=0.8741
bk0: 28a 172738i bk1: 28a 172705i bk2: 0a 172842i bk3: 0a 172843i bk4: 0a 172843i bk5: 0a 172843i bk6: 0a 172843i bk7: 0a 172843i bk8: 0a 172843i bk9: 0a 172845i bk10: 0a 172845i bk11: 0a 172845i bk12: 0a 172845i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00840642
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172633 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002337
n_activity=598 dram_eff=0.6756
bk0: 28a 172717i bk1: 28a 172688i bk2: 0a 172845i bk3: 4a 172819i bk4: 0a 172843i bk5: 0a 172843i bk6: 8a 172792i bk7: 4a 172816i bk8: 0a 172842i bk9: 0a 172842i bk10: 0a 172843i bk11: 0a 172844i bk12: 0a 172844i bk13: 0a 172846i bk14: 64a 172701i bk15: 64a 172588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00982389
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172844 n_nop=172639 n_act=6 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002291
n_activity=542 dram_eff=0.7306
bk0: 32a 172711i bk1: 28a 172691i bk2: 0a 172842i bk3: 0a 172843i bk4: 4a 172823i bk5: 0a 172841i bk6: 0a 172841i bk7: 0a 172841i bk8: 0a 172844i bk9: 0a 172844i bk10: 0a 172845i bk11: 0a 172846i bk12: 0a 172846i bk13: 0a 172847i bk14: 64a 172709i bk15: 68a 172550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0092569

========= L2 cache stats =========
L2_cache_bank[0]: Access = 127, Miss = 27, Miss_rate = 0.213, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[1]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[2]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[3]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[4]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4471
	minimum = 6
	maximum = 96
Network latency average = 18.4167
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 16.2639
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Accepted packet rate average = 0.000476986
	minimum = 0.00036526 (at node 0)
	maximum = 0.000773491 (at node 1)
Injected flit rate average = 0.000745881
	minimum = 0.00036526 (at node 0)
	maximum = 0.0017511 (at node 36)
Accepted flit rate average= 0.000745881
	minimum = 0.000494175 (at node 41)
	maximum = 0.0015255 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4471 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 18.4167 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 16.2639 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Accepted packet rate average = 0.000476986 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.000773491 (1 samples)
Injected flit rate average = 0.000745881 (1 samples)
	minimum = 0.00036526 (1 samples)
	maximum = 0.0017511 (1 samples)
Accepted flit rate average = 0.000745881 (1 samples)
	minimum = 0.000494175 (1 samples)
	maximum = 0.0015255 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 44 sec (164 sec)
gpgpu_simulation_rate = 7593 (inst/sec)
gpgpu_simulation_rate = 1937 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1928
gpu_sim_insn = 1114192
gpu_ipc =     577.9004
gpu_tot_sim_cycle = 541849
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3547
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 42260
partiton_reqs_in_parallel_total    = 2047870
partiton_level_parallism =      21.9191
partiton_level_parallism_total  =       3.8574
partiton_reqs_in_parallel_util = 42260
partiton_reqs_in_parallel_util_total    = 2047870
gpu_sim_cycle_parition_util = 1928
gpu_tot_sim_cycle_parition_util    = 93085
partiton_level_parallism_util =      21.9191
partiton_level_parallism_util_total  =      21.9984
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     105.0097 GB/Sec
L2_BW_total  =       0.7620 GB/Sec
gpu_total_sim_rate=13798

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5412
	L1I_total_cache_miss_rate = 0.1254
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37740
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5412
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
44, 44, 43, 44, 43, 44, 43, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20299	W0_Idle:4534563	W0_Scoreboard:665839	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4206 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541848 
mrq_lat_table:410 	74 	75 	102 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	306 	2087 	10 	0 	512 	1 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	486 	162 	79 	0 	1797 	20 	0 	0 	0 	512 	2 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	959 	1470 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16         6 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575         0         0     84579         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11498     11500      1007      1002         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[2]:     11493     11493     64573      1007     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[4]:     11500     11502      1005      1009     36565         0         0         0         0         0         0         0         0         0      4352      3792 
dram[5]:     11504     11507      1014      1008     49316         0         0         0         0         0         0         0         0         0     58497      6609 
dram[6]:     11507     11509     46035      1021         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[7]:     11503     11507       985       987     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[8]:     11503     11507       931       934         0         0         0         0         0         0         0         0      1499         0      4580      4584 
dram[9]:     11500     11501      1004     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[10]:     11507     11508       983       987     51674         0         0         0         0         0         0         0         0         0      4580     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 16.000000 16.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[1]: 17.000000 16.000000 15.000000 15.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[2]: 16.000000 16.000000 16.000000 15.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.333333  5.666667 
dram[6]: 16.000000 16.000000  7.500000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 16.000000 16.000000 
dram[8]: 16.000000 16.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000      -nan 16.000000 16.000000 
dram[9]: 16.000000 16.000000 14.000000 15.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[10]: 17.000000 16.000000 14.000000 14.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000  9.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        15        15         0         0         1         0         0         0         0         0         0         0        16        16 
dram[1]:        16        16        15        15         0         0         0         1         0         0         0         0         0         0        16        16 
dram[2]:        16        16        15        15         1         0         0         0         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         0         2         1         0         0         1         0         0         0         0        16        16 
dram[4]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        17        17 
dram[5]:        16        16        15        15         1         0         0         0         0         0         0         0         0         0        18        17 
dram[6]:        16        16        15        14         0         0         0         0         0         0         0         0         0         0        17        17 
dram[7]:        16        16        14        14         1         0         0         0         0         0         0         1         0         0        16        16 
dram[8]:        16        16        14        14         0         0         0         0         0         0         0         0         1         0        16        16 
dram[9]:        16        16        14        14         0         0         2         1         0         0         0         0         0         0        16        16 
dram[10]:        16        16        14        14         1         0         0         0         0         0         0         0         0         0        16        17 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13676     13801      2272      2124    none      none       16363    none      none      none      none      none      none      none       32113     32199
dram[1]:      13941     14084      1435      1520    none      none      none         584    none      none      none      none      none      none       32086     32219
dram[2]:      14131     14081      2254      1596       584    none      none      none       17115    none      none      none      none      none       32069     32190
dram[3]:      14114     14074      1536      1630    none         530       584    none      none       17543    none      none      none      none       32047     32151
dram[4]:      11568     11507      1368      1545     11879    none      none      none      none      none      none      none      none      none       30167     30275
dram[5]:      11584     11552      1444      1555       584    none      none      none      none      none      none      none      none      none       28260     30247
dram[6]:      11532     11494      2128      1735    none      none      none      none      none      none      none      none      none      none       30148     30216
dram[7]:      11578     11488      1350      1422      3246    none      none      none      none      none      none       20860    none      none       32045     32116
dram[8]:      11567     11511      1262      1411    none      none      none      none      none      none      none      none         243    none       32014     32138
dram[9]:      11535     11497      1422      2599    none      none       11481      4103    none      none      none      none      none      none       33751     33847
dram[10]:      11704     11531      1308      1475       380    none      none      none      none      none      none      none      none      none       33752     31566
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462         0         0     32726         0         0         0         0         0         0         0     10678     10711
dram[1]:      11618     10660       454       475         0         0         0       352         0         0         0         0         0         0     10663     10717
dram[2]:      10675     10690     15064       482       352         0         0         0     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492         0       352       352         0         0     35087         0         0         0         0     10637     10672
dram[4]:      10636     10658       439       484     11647         0         0         0         0         0         0         0         0         0     10633     10664
dram[5]:      10633     10644       473       499       352         0         0         0         0         0         0         0         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0         0         0         0         0         0         0         0         0     10646     10665
dram[7]:      12701     10615       477       486      6492         0         0         0         0         0         0     41720         0         0     10632     10663
dram[8]:      10632     10627       447       477         0         0         0         0         0         0         0         0       249         0     10631     10662
dram[9]:      10638     10637       444     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10670
dram[10]:      14201     10678       416       461       250         0         0         0         0         0         0         0         0         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176026 n_act=8 n_pre=1 n_req=100 n_rd=384 n_write=4 bw_util=0.004399
n_activity=999 dram_eff=0.7768
bk0: 68a 176236i bk1: 64a 176190i bk2: 60a 176201i bk3: 60a 176076i bk4: 0a 176420i bk5: 0a 176421i bk6: 4a 176397i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176425i bk13: 0a 176426i bk14: 64a 176279i bk15: 64a 176171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0147713
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176035 n_act=7 n_pre=0 n_req=96 n_rd=380 n_write=1 bw_util=0.004319
n_activity=933 dram_eff=0.8167
bk0: 64a 176212i bk1: 64a 176166i bk2: 60a 176198i bk3: 60a 176110i bk4: 0a 176422i bk5: 0a 176423i bk6: 0a 176423i bk7: 4a 176403i bk8: 0a 176422i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0195666
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176029 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004376
n_activity=975 dram_eff=0.7918
bk0: 64a 176229i bk1: 64a 176139i bk2: 60a 176183i bk3: 60a 176106i bk4: 4a 176401i bk5: 0a 176420i bk6: 0a 176422i bk7: 0a 176422i bk8: 4a 176398i bk9: 0a 176422i bk10: 0a 176423i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0199747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176021 n_act=9 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=989 dram_eff=0.7947
bk0: 64a 176221i bk1: 64a 176148i bk2: 60a 176182i bk3: 60a 176078i bk4: 0a 176422i bk5: 8a 176396i bk6: 4a 176402i bk7: 0a 176421i bk8: 0a 176422i bk9: 4a 176397i bk10: 0a 176422i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176425i bk14: 64a 176278i bk15: 64a 176164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0226898
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176024 n_act=9 n_pre=2 n_req=97 n_rd=388 n_write=0 bw_util=0.004399
n_activity=1000 dram_eff=0.776
bk0: 64a 176241i bk1: 64a 176165i bk2: 60a 176181i bk3: 60a 176075i bk4: 4a 176402i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176423i bk10: 0a 176423i bk11: 0a 176424i bk12: 0a 176424i bk13: 0a 176426i bk14: 68a 176248i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0209893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176015 n_act=11 n_pre=4 n_req=99 n_rd=392 n_write=1 bw_util=0.004455
n_activity=1052 dram_eff=0.7471
bk0: 64a 176225i bk1: 64a 176142i bk2: 60a 176142i bk3: 60a 176066i bk4: 4a 176399i bk5: 0a 176419i bk6: 0a 176421i bk7: 0a 176422i bk8: 0a 176423i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176426i bk13: 0a 176428i bk14: 72a 176220i bk15: 68a 176135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0241749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=3 n_req=95 n_rd=380 n_write=0 bw_util=0.004308
n_activity=949 dram_eff=0.8008
bk0: 64a 176255i bk1: 64a 176187i bk2: 60a 176133i bk3: 56a 176062i bk4: 0a 176420i bk5: 0a 176420i bk6: 0a 176420i bk7: 0a 176421i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176426i bk11: 0a 176426i bk12: 0a 176426i bk13: 0a 176428i bk14: 68a 176252i bk15: 68a 176126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0275984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004296
n_activity=948 dram_eff=0.7996
bk0: 64a 176226i bk1: 64a 176166i bk2: 56a 176189i bk3: 56a 176092i bk4: 4a 176396i bk5: 0a 176421i bk6: 0a 176421i bk7: 0a 176421i bk8: 0a 176421i bk9: 0a 176424i bk10: 0a 176424i bk11: 4a 176398i bk12: 0a 176423i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0155139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176038 n_act=7 n_pre=0 n_req=99 n_rd=372 n_write=6 bw_util=0.004285
n_activity=929 dram_eff=0.8138
bk0: 64a 176219i bk1: 64a 176162i bk2: 56a 176172i bk3: 56a 176084i bk4: 0a 176422i bk5: 0a 176422i bk6: 0a 176422i bk7: 0a 176422i bk8: 0a 176422i bk9: 0a 176424i bk10: 0a 176424i bk11: 0a 176425i bk12: 4a 176381i bk13: 0a 176424i bk14: 64a 176279i bk15: 64a 176172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0160977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176031 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004331
n_activity=998 dram_eff=0.7655
bk0: 64a 176206i bk1: 64a 176129i bk2: 56a 176177i bk3: 56a 176095i bk4: 0a 176421i bk5: 0a 176421i bk6: 8a 176370i bk7: 4a 176395i bk8: 0a 176421i bk9: 0a 176421i bk10: 0a 176422i bk11: 0a 176423i bk12: 0a 176423i bk13: 0a 176425i bk14: 64a 176280i bk15: 64a 176168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0218282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176423 n_nop=176036 n_act=8 n_pre=1 n_req=96 n_rd=376 n_write=2 bw_util=0.004285
n_activity=950 dram_eff=0.7958
bk0: 64a 176196i bk1: 64a 176145i bk2: 56a 176198i bk3: 56a 176090i bk4: 4a 176400i bk5: 0a 176419i bk6: 0a 176419i bk7: 0a 176419i bk8: 0a 176422i bk9: 0a 176423i bk10: 0a 176424i bk11: 0a 176425i bk12: 0a 176425i bk13: 0a 176427i bk14: 64a 176289i bk15: 68a 176130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0158653

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 49, Miss_rate = 0.223, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 190, Miss = 47, Miss_rate = 0.247, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 50, Miss_rate = 0.260, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 47, Miss_rate = 0.244, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.8167
	minimum = 6
	maximum = 107
Network latency average = 16.3242
	minimum = 6
	maximum = 77
Slowest packet = 4447
Flit latency average = 17.0091
	minimum = 6
	maximum = 76
Slowest flit = 13442
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Accepted packet rate average = 0.0221692
	minimum = 0.0171251 (at node 0)
	maximum = 0.031396 (at node 41)
Injected flit rate average = 0.0341256
	minimum = 0.0171251 (at node 0)
	maximum = 0.084328 (at node 41)
Accepted flit rate average= 0.0341256
	minimum = 0.0238713 (at node 33)
	maximum = 0.053451 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.6319 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101.5 (2 samples)
Network latency average = 17.3704 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68.5 (2 samples)
Flit latency average = 16.6365 (2 samples)
	minimum = 6 (2 samples)
	maximum = 68 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Accepted packet rate average = 0.0113231 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0160847 (2 samples)
Injected flit rate average = 0.0174357 (2 samples)
	minimum = 0.00874516 (2 samples)
	maximum = 0.0430395 (2 samples)
Accepted flit rate average = 0.0174357 (2 samples)
	minimum = 0.0121827 (2 samples)
	maximum = 0.0274882 (2 samples)
Injected packet size average = 1.53984 (2 samples)
Accepted packet size average = 1.53984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 51 sec (171 sec)
gpgpu_simulation_rate = 13798 (inst/sec)
gpgpu_simulation_rate = 3168 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 143188
gpu_sim_insn = 1246472
gpu_ipc =       8.7051
gpu_tot_sim_cycle = 912259
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.9529
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7150
partiton_reqs_in_parallel = 3150136
partiton_reqs_in_parallel_total    = 2090130
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7443
partiton_reqs_in_parallel_util = 3150136
partiton_reqs_in_parallel_util_total    = 2090130
gpu_sim_cycle_parition_util = 143188
gpu_tot_sim_cycle_parition_util    = 95013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2432
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.6099 GB/Sec
L2_BW_total  =       0.7053 GB/Sec
gpu_total_sim_rate=8085

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0816
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26314	W0_Idle:11584054	W0_Scoreboard:1528368	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2697 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 912258 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2625 	2176 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1675 	174 	79 	0 	3012 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3135 	1614 	1618 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	22 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14012     14124      2201      2124       425     17703     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14308     14435      3465      1553       233       348       170       584       170    none      none      none      none      none       32854     26534
dram[2]:      14517     14445      2142      1604       464       233       352       352     17361    none      none      none      none      none       32850     32943
dram[3]:      14419     14367      1545      1669       348       351       529       170    none        9076    none      none         170    none       32822     32895
dram[4]:      11874     11813      1394      3583      4190       261    none         250    none      none         170     65211    none      none       27666     30965
dram[5]:      11876     11831      1444      1570       465       170    none         352       170    none         242      4192    none      none       28958     27698
dram[6]:      11857     11838      2122      1744    none      none       38162       299    none         169    none      none      none         169     27653     30925
dram[7]:      11885     11795      1409      1422      2019       352       352       170    none      none      none       16449     31056     70723     32824     32862
dram[8]:      15365     11852      1298      1428    none      none      none         352    none      none         900    none         243       170     32795     28722
dram[9]:      11867     11832      1438      2466       352       349      7769      4544    none      none      none         170       170     82019     34530     30767
dram[10]:      12025     14944      1317      1508       275       352       304       169    none      none      none      none         170    none       30712     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8052fc00, atomic=0 1 entries : 0x7fcf6a4a1760 :  mf: uid=132019, sid16:w08, part=0, addr=0x8052fc60, load , size=32, unknown  status = IN_PARTITION_DRAM (912258), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441821 n_act=17 n_pre=5 n_req=123 n_rd=447 n_write=11 bw_util=0.002071
n_activity=1542 dram_eff=0.594
bk0: 68a 442113i bk1: 64a 442067i bk2: 64a 442072i bk3: 60a 441954i bk4: 12a 442267i bk5: 16a 442235i bk6: 4a 442274i bk7: 0a 442299i bk8: 0a 442302i bk9: 8a 442259i bk10: 8a 442243i bk11: 4a 442272i bk12: 0a 442301i bk13: 0a 442303i bk14: 71a 442105i bk15: 68a 442010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00604566
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441856 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001926
n_activity=1348 dram_eff=0.632
bk0: 64a 442089i bk1: 64a 442044i bk2: 64a 442045i bk3: 60a 441988i bk4: 8a 442244i bk5: 8a 442273i bk6: 4a 442273i bk7: 4a 442279i bk8: 4a 442274i bk9: 0a 442299i bk10: 0a 442300i bk11: 0a 442301i bk12: 0a 442302i bk13: 0a 442303i bk14: 64a 442157i bk15: 76a 441959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00788603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441877 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001858
n_activity=1183 dram_eff=0.6948
bk0: 64a 442107i bk1: 64a 442017i bk2: 64a 442055i bk3: 60a 441985i bk4: 8a 442275i bk5: 8a 442243i bk6: 4a 442280i bk7: 4a 442278i bk8: 4a 442274i bk9: 0a 442298i bk10: 0a 442300i bk11: 0a 442300i bk12: 0a 442301i bk13: 0a 442303i bk14: 64a 442156i bk15: 64a 442044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00800812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441862 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001922
n_activity=1226 dram_eff=0.6933
bk0: 64a 442100i bk1: 64a 442027i bk2: 60a 442062i bk3: 60a 441958i bk4: 8a 442275i bk5: 12a 442236i bk6: 8a 442271i bk7: 4a 442272i bk8: 0a 442298i bk9: 8a 442256i bk10: 0a 442299i bk11: 0a 442302i bk12: 4a 442277i bk13: 0a 442302i bk14: 64a 442156i bk15: 64a 442043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00911822
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001949
n_activity=1370 dram_eff=0.6292
bk0: 64a 442119i bk1: 64a 442043i bk2: 60a 442060i bk3: 64a 441922i bk4: 12a 442266i bk5: 12a 442233i bk6: 0a 442295i bk7: 4a 442277i bk8: 0a 442298i bk9: 0a 442303i bk10: 4a 442278i bk11: 4a 442283i bk12: 0a 442301i bk13: 0a 442304i bk14: 72a 442088i bk15: 68a 442012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00843995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001962
n_activity=1426 dram_eff=0.6087
bk0: 64a 442102i bk1: 64a 442019i bk2: 60a 442021i bk3: 60a 441947i bk4: 8a 442273i bk5: 4a 442274i bk6: 0a 442301i bk7: 4a 442282i bk8: 4a 442277i bk9: 0a 442302i bk10: 8a 442245i bk11: 8a 442242i bk12: 0a 442298i bk13: 0a 442303i bk14: 72a 442096i bk15: 72a 441973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00976484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441846 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001958
n_activity=1377 dram_eff=0.6289
bk0: 64a 442132i bk1: 64a 442065i bk2: 64a 442005i bk3: 56a 441942i bk4: 0a 442301i bk5: 0a 442302i bk6: 8a 442251i bk7: 16a 442234i bk8: 0a 442298i bk9: 8a 442257i bk10: 0a 442301i bk11: 0a 442302i bk12: 0a 442303i bk13: 8a 442262i bk14: 72a 442090i bk15: 68a 442002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441849 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001949
n_activity=1403 dram_eff=0.6144
bk0: 64a 442103i bk1: 64a 442045i bk2: 56a 442068i bk3: 56a 441971i bk4: 12a 442238i bk5: 4a 442280i bk6: 4a 442280i bk7: 4a 442272i bk8: 0a 442297i bk9: 0a 442302i bk10: 0a 442303i bk11: 16a 442193i bk12: 12a 442235i bk13: 4a 442279i bk14: 64a 442152i bk15: 64a 442046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00632375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441881 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001827
n_activity=1205 dram_eff=0.6705
bk0: 68a 442062i bk1: 64a 442036i bk2: 56a 442048i bk3: 56a 441961i bk4: 0a 442301i bk5: 0a 442301i bk6: 0a 442302i bk7: 4a 442282i bk8: 0a 442300i bk9: 0a 442303i bk10: 4a 442284i bk11: 0a 442303i bk12: 4a 442260i bk13: 4a 442277i bk14: 64a 442156i bk15: 72a 441980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00647523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441863 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001904
n_activity=1304 dram_eff=0.6457
bk0: 64a 442083i bk1: 64a 442006i bk2: 56a 442056i bk3: 60a 441967i bk4: 4a 442280i bk5: 8a 442272i bk6: 12a 442240i bk7: 4a 442272i bk8: 0a 442298i bk9: 0a 442299i bk10: 0a 442301i bk11: 4a 442277i bk12: 4a 442276i bk13: 4a 442282i bk14: 64a 442157i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00877457
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=442301 n_nop=441841 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001976
n_activity=1464 dram_eff=0.597
bk0: 64a 442075i bk1: 68a 441993i bk2: 56a 442076i bk3: 56a 441971i bk4: 16a 442194i bk5: 4a 442276i bk6: 16a 442224i bk7: 8a 442251i bk8: 0a 442296i bk9: 0a 442300i bk10: 0a 442301i bk11: 0a 442303i bk12: 4a 442278i bk13: 0a 442304i bk14: 68a 442130i bk15: 68a 442009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00645262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352, Miss = 57, Miss_rate = 0.162, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 302, Miss = 52, Miss_rate = 0.172, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 332, Miss = 54, Miss_rate = 0.163, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 54, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 53, Miss_rate = 0.162, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 318, Miss = 55, Miss_rate = 0.173, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6788
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13898
icnt_total_pkts_simt_to_mem=6941
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.70292
	minimum = 6
	maximum = 22
Network latency average = 7.67722
	minimum = 6
	maximum = 21
Slowest packet = 8897
Flit latency average = 7.26831
	minimum = 6
	maximum = 20
Slowest flit = 17598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Accepted packet rate average = 0.000339696
	minimum = 0.000223484 (at node 0)
	maximum = 0.000544742 (at node 23)
Injected flit rate average = 0.00051122
	minimum = 0.000223484 (at node 0)
	maximum = 0.000939331 (at node 42)
Accepted flit rate average= 0.00051122
	minimum = 0.000349194 (at node 34)
	maximum = 0.00102663 (at node 23)
Injected packet length average = 1.50493
Accepted packet length average = 1.50493
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9889 (3 samples)
	minimum = 6 (3 samples)
	maximum = 75 (3 samples)
Network latency average = 14.1394 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Flit latency average = 13.5138 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Accepted packet rate average = 0.00766195 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0109047 (3 samples)
Injected flit rate average = 0.0117942 (3 samples)
	minimum = 0.0059046 (3 samples)
	maximum = 0.0290061 (3 samples)
Accepted flit rate average = 0.0117942 (3 samples)
	minimum = 0.00823822 (3 samples)
	maximum = 0.0186677 (3 samples)
Injected packet size average = 1.53932 (3 samples)
Accepted packet size average = 1.53932 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 26 sec (446 sec)
gpgpu_simulation_rate = 8085 (inst/sec)
gpgpu_simulation_rate = 2045 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1135718
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       4.1565
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 5240266
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.6394
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 5240266
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 238201
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6788
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7528 GB/Sec
gpu_total_sim_rate=10397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5420
	L1I_total_cache_miss_rate = 0.0622
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
109, 109, 108, 109, 108, 109, 108, 109, 109, 109, 109, 109, 109, 109, 109, 109, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5198
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30831	W0_Idle:11591848	W0_Scoreboard:1543103	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1192 {8:149,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20264 {136:149,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 81499 
averagemflatency = 2090 
max_icnt2mem_latency = 81253 
max_icnt2sh_latency = 1135717 
mrq_lat_table:528 	77 	93 	119 	116 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4855 	2178 	10 	0 	512 	2 	1294 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2935 	253 	79 	0 	3905 	20 	0 	0 	0 	513 	2 	1293 	7 	7 	6 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4752 	2013 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	23 	0 	0 	3 	4 	7 	4 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         1         0         0         0         0         1         0         0         0        16        16 
dram[1]:         0         0        15         0         2         0         0         0         0         0         0         0         0         0         0        16 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0        15         0         2         0         0         0         0         0         0         0         0        16         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        16        10 
dram[6]:         0         0         1         0         0         0         1         3         0         0         0         0         0         0        16        16 
dram[7]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[8]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        16 
dram[9]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0        16 
dram[10]:         0        16         0         0         4         0         2         0         0         0         0         0         0         0        16        16 
maximum service time to same row:
dram[0]:     11515     11519     64576     64575     71613     80383     84579         0         0     83418    103762    141447         0         0    113776     95224 
dram[1]:     11498     11500     32192      1002    117601     72468     85987     46748    116751         0         0         0         0         0      4580     72949 
dram[2]:     11493     11493     64573      1007     50172     94609    137073     83755     84581         0         0         0         0         0      4580      4581 
dram[3]:     11497     11500      1010      1005     90966     79922     48460    100657         0     84582         0         0     84275         0      4580      4581 
dram[4]:     11500     11502      1005     32190     36565    110989         0    117835         0         0    131814    126103         0         0     66695      3792 
dram[5]:     11504     11507      1014      1008     49316    107588         0     70755     88186         0     72132    119000         0         0     58497     63024 
dram[6]:     11507     11509     46035      1021         0         0    136704     92571         0     85138         0         0         0     89893    140304      4584 
dram[7]:     11503     11507       985       987     54275    141784    138032    128376         0         0         0     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934         0         0         0     89373         0         0    106706         0      1499     93091      4580     92686 
dram[9]:     11500     11501      1004     64579     82036     86713     14050     54277         0         0         0     93942    131078    115018      4580    105556 
dram[10]:     11507     57374       983       987     55725    126904     69874     73838         0         0         0         0     92336         0    133972     68228 
average row accesses per activate:
dram[0]: 17.000000 17.000000 17.000000 16.000000  3.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan 10.000000  9.000000 
dram[1]: 17.000000 16.000000  8.000000 15.000000  1.500000  2.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000  7.000000 
dram[2]: 16.000000 16.000000 17.000000 15.000000  2.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 
dram[3]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  2.000000      -nan 16.000000 16.000000 
dram[4]: 16.000000 16.000000 15.000000  8.000000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  6.333333  8.500000 
dram[5]: 16.000000 16.000000 15.000000 15.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  6.333333  4.750000 
dram[6]: 16.000000 16.000000  8.000000 14.000000      -nan      -nan  1.000000  2.000000      -nan  4.000000      -nan      -nan      -nan  4.000000  6.333333  8.500000 
dram[7]: 17.000000 16.000000 14.000000 14.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 16.000000 16.000000 
dram[8]:  8.500000 16.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan  7.000000  2.000000 16.000000  6.333333 
dram[9]: 16.000000 16.000000 14.000000 16.000000  1.000000  2.000000  1.500000  2.000000      -nan      -nan      -nan  2.000000  2.000000  1.000000 16.000000  9.000000 
dram[10]: 17.000000  8.500000 14.000000 14.000000  2.000000  1.000000  2.500000  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  9.000000  9.000000 
average row locality = 1229/169 = 7.272189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        15         3         4         1         0         0         2         2         1         0         0        18        17 
dram[1]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        19 
dram[2]:        16        16        16        15         2         2         1         1         1         0         0         0         0         0        16        16 
dram[3]:        16        16        15        15         2         3         2         1         0         2         0         0         1         0        16        16 
dram[4]:        16        16        15        16         3         3         0         1         0         0         1         1         0         0        18        17 
dram[5]:        16        16        15        15         2         1         0         1         1         0         2         2         0         0        18        18 
dram[6]:        16        16        16        14         0         0         2         4         0         2         0         0         0         2        18        17 
dram[7]:        16        16        14        14         3         1         1         1         0         0         0         4         3         1        16        16 
dram[8]:        17        16        14        14         0         0         0         1         0         0         1         0         1         1        16        18 
dram[9]:        16        16        14        15         1         2         3         1         0         0         0         1         1         1        16        17 
dram[10]:        16        17        14        14         4         1         4         2         0         0         0         0         1         0        17        17 
total reads: 1161
min_bank_accesses = 0!
chip skew: 112/99 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[1]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[2]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         1         0         1         0         2         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[5]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[7]:         1         0         0         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         6         1         0         1 
dram[9]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[10]:         1         0         0         0         2         0         1         2         0         0         0         0         1         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/3 = 3.67
average mf latency per bank:
dram[0]:      14344     14470      2889      2790       735     17877     17064    none      none         169      2068       170    none      none       26339     29296
dram[1]:      14664     14793      4151      2277       311       580       170       584       170    none      none      none      none      none       32883     26545
dram[2]:      14874     14803      2786      2311       580       276       584       584     17361    none      none      none      none      none       32850     32943
dram[3]:      14814     14753      2276      2387       580       351       761       170    none        9076    none      none         170    none       32830     32918
dram[4]:      12283     12204      2141      4259      4311       352    none         482    none      none         170     65211    none      none       27673     30979
dram[5]:      12273     12223      2178      2265       530       170    none         584       170    none         242      4192    none      none       29019     27718
dram[6]:      12268     12244      2764      2461    none      none       38278       473    none         169    none      none      none         169     27653     30940
dram[7]:      12248     12174      2158      2115      2135       584       584       170    none      none      none       16449     31056     70723     32853     32870
dram[8]:      15735     12217      2024      2109    none      none      none         584    none      none         900    none        1101       170     32818     28722
dram[9]:      12232     12224      2178      3089       584       581      7847      4544    none      none      none         170       170     82019     34559     30793
dram[10]:      12382     15292      2064      2227       314       584       423       169    none      none      none      none         170    none       30719     32271
maximum mf latency per bank:
dram[0]:      10703     10680     15926     13462       352     68984     32726         0         0       341      4165       341         0         0     10678     10711
dram[1]:      11618     10660     32508       475       359       352       341       352       341         0         0         0         0         0     10663     27966
dram[2]:      10675     10690     15064       482       352       352       352       352     34230         0         0         0         0         0     10676     10724
dram[3]:      10659     10638       482       492       352       352       352       341         0     35087         0         0       341         0     10637     10672
dram[4]:      10636     10658       439     32469     11647       358         0       250         0         0       341     64691         0         0     10633     10664
dram[5]:      10633     10644       473       499       352       341         0       352       341         0       341     10539         0         0     24177     10671
dram[6]:      10638     10619      9457       534         0         0     75289       346         0       341         0         0         0       341     10646     10665
dram[7]:      12701     10615       477       486      6492       352       352       341         0         0         0     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477         0         0         0       352         0         0       250         0       249       341     10631     16032
dram[9]:      10638     10637       444     17637       352       352     10414      8206         0         0         0       341       341     81499     10631     10670
dram[10]:      14201     63901       416       461       359       352       359       341         0         0         0         0       341         0     10646     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444249 n_act=17 n_pre=5 n_req=123 n_rd=448 n_write=11 bw_util=0.002064
n_activity=1555 dram_eff=0.5904
bk0: 68a 444542i bk1: 64a 444496i bk2: 64a 444501i bk3: 60a 444383i bk4: 12a 444696i bk5: 16a 444664i bk6: 4a 444703i bk7: 0a 444728i bk8: 0a 444731i bk9: 8a 444688i bk10: 8a 444672i bk11: 4a 444701i bk12: 0a 444730i bk13: 0a 444732i bk14: 72a 444532i bk15: 68a 444439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00601264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444285 n_act=15 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001916
n_activity=1348 dram_eff=0.632
bk0: 64a 444518i bk1: 64a 444473i bk2: 64a 444474i bk3: 60a 444417i bk4: 8a 444673i bk5: 8a 444702i bk6: 4a 444702i bk7: 4a 444708i bk8: 4a 444703i bk9: 0a 444728i bk10: 0a 444729i bk11: 0a 444730i bk12: 0a 444731i bk13: 0a 444732i bk14: 64a 444586i bk15: 76a 444388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00784296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444306 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001848
n_activity=1183 dram_eff=0.6948
bk0: 64a 444536i bk1: 64a 444446i bk2: 64a 444484i bk3: 60a 444414i bk4: 8a 444704i bk5: 8a 444672i bk6: 4a 444709i bk7: 4a 444707i bk8: 4a 444703i bk9: 0a 444727i bk10: 0a 444729i bk11: 0a 444729i bk12: 0a 444730i bk13: 0a 444732i bk14: 64a 444585i bk15: 64a 444473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444291 n_act=13 n_pre=1 n_req=110 n_rd=420 n_write=5 bw_util=0.001911
n_activity=1226 dram_eff=0.6933
bk0: 64a 444529i bk1: 64a 444456i bk2: 60a 444491i bk3: 60a 444387i bk4: 8a 444704i bk5: 12a 444665i bk6: 8a 444700i bk7: 4a 444701i bk8: 0a 444727i bk9: 8a 444685i bk10: 0a 444728i bk11: 0a 444731i bk12: 4a 444706i bk13: 0a 444731i bk14: 64a 444585i bk15: 64a 444472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00906842
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=16 n_pre=5 n_req=110 n_rd=428 n_write=3 bw_util=0.001938
n_activity=1370 dram_eff=0.6292
bk0: 64a 444548i bk1: 64a 444472i bk2: 60a 444489i bk3: 64a 444351i bk4: 12a 444695i bk5: 12a 444662i bk6: 0a 444724i bk7: 4a 444706i bk8: 0a 444727i bk9: 0a 444732i bk10: 4a 444707i bk11: 4a 444712i bk12: 0a 444730i bk13: 0a 444733i bk14: 72a 444517i bk15: 68a 444441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00839386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=19 n_pre=7 n_req=113 n_rd=428 n_write=6 bw_util=0.001952
n_activity=1426 dram_eff=0.6087
bk0: 64a 444531i bk1: 64a 444448i bk2: 60a 444450i bk3: 60a 444376i bk4: 8a 444702i bk5: 4a 444703i bk6: 0a 444730i bk7: 4a 444711i bk8: 4a 444706i bk9: 0a 444731i bk10: 8a 444674i bk11: 8a 444671i bk12: 0a 444727i bk13: 0a 444732i bk14: 72a 444525i bk15: 72a 444402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00971151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444275 n_act=16 n_pre=6 n_req=112 n_rd=428 n_write=5 bw_util=0.001947
n_activity=1377 dram_eff=0.6289
bk0: 64a 444561i bk1: 64a 444494i bk2: 64a 444434i bk3: 56a 444371i bk4: 0a 444730i bk5: 0a 444731i bk6: 8a 444680i bk7: 16a 444663i bk8: 0a 444727i bk9: 8a 444686i bk10: 0a 444730i bk11: 0a 444731i bk12: 0a 444732i bk13: 8a 444691i bk14: 72a 444519i bk15: 68a 444431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444278 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001938
n_activity=1403 dram_eff=0.6144
bk0: 64a 444532i bk1: 64a 444474i bk2: 56a 444497i bk3: 56a 444400i bk4: 12a 444667i bk5: 4a 444709i bk6: 4a 444709i bk7: 4a 444701i bk8: 0a 444726i bk9: 0a 444731i bk10: 0a 444732i bk11: 16a 444622i bk12: 12a 444664i bk13: 4a 444708i bk14: 64a 444581i bk15: 64a 444475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00628921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444310 n_act=13 n_pre=3 n_req=107 n_rd=396 n_write=8 bw_util=0.001817
n_activity=1205 dram_eff=0.6705
bk0: 68a 444491i bk1: 64a 444465i bk2: 56a 444477i bk3: 56a 444390i bk4: 0a 444730i bk5: 0a 444730i bk6: 0a 444731i bk7: 4a 444711i bk8: 0a 444729i bk9: 0a 444732i bk10: 4a 444713i bk11: 0a 444732i bk12: 4a 444689i bk13: 4a 444706i bk14: 64a 444585i bk15: 72a 444409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00643986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444292 n_act=15 n_pre=2 n_req=109 n_rd=416 n_write=5 bw_util=0.001893
n_activity=1304 dram_eff=0.6457
bk0: 64a 444512i bk1: 64a 444435i bk2: 56a 444485i bk3: 60a 444396i bk4: 4a 444709i bk5: 8a 444701i bk6: 12a 444669i bk7: 4a 444701i bk8: 0a 444727i bk9: 0a 444728i bk10: 0a 444730i bk11: 4a 444706i bk12: 4a 444705i bk13: 4a 444711i bk14: 64a 444586i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00872664
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=444730 n_nop=444270 n_act=17 n_pre=6 n_req=116 n_rd=428 n_write=9 bw_util=0.001965
n_activity=1464 dram_eff=0.597
bk0: 64a 444504i bk1: 68a 444422i bk2: 56a 444505i bk3: 56a 444400i bk4: 16a 444623i bk5: 4a 444705i bk6: 16a 444653i bk7: 8a 444680i bk8: 0a 444725i bk9: 0a 444729i bk10: 0a 444730i bk11: 0a 444732i bk12: 4a 444707i bk13: 0a 444733i bk14: 68a 444559i bk15: 68a 444438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00641738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 454, Miss = 57, Miss_rate = 0.126, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 433, Miss = 54, Miss_rate = 0.125, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 54, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 418, Miss = 55, Miss_rate = 0.132, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 49, Miss_rate = 0.109, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9020
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3165
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 149
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18178
icnt_total_pkts_simt_to_mem=9357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82908
	minimum = 6
	maximum = 40
Network latency average = 8.56989
	minimum = 6
	maximum = 29
Slowest packet = 15116
Flit latency average = 8.37231
	minimum = 6
	maximum = 28
Slowest flit = 23060
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 12)
	maximum = 0.0561927 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 12)
	maximum = 0.0913609 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 32)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.4489 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Network latency average = 12.747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Flit latency average = 12.2284 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Accepted packet rate average = 0.0142786 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0222267 (4 samples)
Injected flit rate average = 0.0216438 (4 samples)
	minimum = 0.0105447 (4 samples)
	maximum = 0.0445948 (4 samples)
Accepted flit rate average = 0.0216438 (4 samples)
	minimum = 0.0157352 (4 samples)
	maximum = 0.0333051 (4 samples)
Injected packet size average = 1.51583 (4 samples)
Accepted packet size average = 1.51583 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 34 sec (454 sec)
gpgpu_simulation_rate = 10397 (inst/sec)
gpgpu_simulation_rate = 2501 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 507865
gpu_sim_insn = 1253132
gpu_ipc =       2.4675
gpu_tot_sim_cycle = 1870805
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.1932
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 11173030
partiton_reqs_in_parallel_total    = 5269064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7888
partiton_reqs_in_parallel_util = 11173030
partiton_reqs_in_parallel_util_total    = 5269064
gpu_sim_cycle_parition_util = 507865
gpu_tot_sim_cycle_parition_util    = 239510
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9020
L2_BW  =       0.8171 GB/Sec
L2_BW_total  =       0.6788 GB/Sec
gpu_total_sim_rate=4395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0478
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
132, 132, 131, 132, 131, 132, 131, 132, 132, 132, 132, 132, 132, 132, 132, 132, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 204, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5232
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 312
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36834	W0_Idle:32796352	W0_Scoreboard:4676159	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1723 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 1547046 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8760 	2601 	10 	0 	512 	4 	1294 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5926 	259 	79 	0 	5253 	20 	0 	0 	0 	513 	4 	1293 	10 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8359 	2125 	1650 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	28 	0 	0 	3 	4 	8 	5 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      14696     23662      2999     20778       440      6686      2710     34860      4026       402      1641       970       548      3743     24556     22529
dram[1]:      16557     15184      3644      1966     12136     12012       446       709       417       372       170      1240       491       202     29913     24810
dram[2]:      14434     15151     12421     13076     14951       349       262      3710      8764       311       169       169       169       169     37422     26946
dram[3]:      15151     15063     12307      2484      9420       551       443      7679       316      3579       326       171       230       464     33515     29294
dram[4]:      12657     12523      2209      4101      1226       349       515       258       884       286       311      8468       630     57906     21576     23424
dram[5]:      12613     12490     12985      2258       507       493       236       410       371       160       729      1527       382       169     24548     23503
dram[6]:      12595     12571      6142      2163       348       373     19351       371      1088       926       170       764       363      1185     25648     23392
dram[7]:      20506     12533      2149      1818       863       278       276       643       493    none         227     13070     11584      7309     29805     26842
dram[8]:      16079     12525      2025      2095     35141       471      5126       954      5128       376     25374       169      1072       523     29769     25396
dram[9]:      11876     12525      2161      3217       439       314      1870      1472       144       286       998       260       223     27455     29806     27052
dram[10]:      15184     15638      1926      2317      8708       349       844       343     42270    none         676       389       424    none       29254     25925
maximum mf latency per bank:
dram[0]:      10703    173344     15926    173384       358     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     10660     32508       475    173355    173148       359       352       359       347       341      4994       352       341     10663     27966
dram[2]:      10675     10690    173154    173374    173149       358       352     33824     34230       352       341       342       341       341    173326     10724
dram[3]:      10659     10638    173041       492    173369       359       358     57474       358     35087       352       342       341       352     10637     17656
dram[4]:      10636     10658       439     32469     11647       358       359       347       352       341       341     64691       347    173085     10633     10664
dram[5]:      10633     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     10671
dram[6]:      10638     10619     57573       534       352       352     75289       347       358       362       341       352       352       359     10646     10665
dram[7]:     173374     10615       477       486      6492       359       352       359       352         0       341     72119     60116     69423     10632     10663
dram[8]:      69934     10627       447       477    172973       358     33815       358     33833       352    173439       341       358       358     10631     16032
dram[9]:      10638     10637       444     17637       359       359     10414      8206       337       341       352       341       341     81499     10631     10670
dram[10]:      57440     63901       416       461    173364       352       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387001 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009958
n_activity=3339 dram_eff=0.4139
bk0: 68a 1387578i bk1: 68a 1387499i bk2: 64a 1387536i bk3: 72a 1387369i bk4: 44a 1387565i bk5: 40a 1387599i bk6: 36a 1387543i bk7: 16a 1387639i bk8: 20a 1387625i bk9: 16a 1387675i bk10: 20a 1387609i bk11: 12a 1387687i bk12: 12a 1387682i bk13: 12a 1387683i bk14: 76a 1387540i bk15: 80a 1387419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0020652
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387023 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009526
n_activity=3311 dram_eff=0.3993
bk0: 72a 1387485i bk1: 64a 1387504i bk2: 72a 1387439i bk3: 68a 1387410i bk4: 52a 1387478i bk5: 48a 1387483i bk6: 20a 1387613i bk7: 16a 1387708i bk8: 12a 1387662i bk9: 8a 1387697i bk10: 4a 1387730i bk11: 12a 1387677i bk12: 20a 1387654i bk13: 16a 1387683i bk14: 68a 1387579i bk15: 80a 1387383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387029 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009613
n_activity=3114 dram_eff=0.4284
bk0: 68a 1387534i bk1: 64a 1387477i bk2: 68a 1387474i bk3: 64a 1387401i bk4: 44a 1387574i bk5: 60a 1387420i bk6: 24a 1387654i bk7: 28a 1387568i bk8: 8a 1387707i bk9: 16a 1387665i bk10: 8a 1387715i bk11: 16a 1387681i bk12: 8a 1387719i bk13: 16a 1387687i bk14: 72a 1387539i bk15: 72a 1387446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00270003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1386995 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009987
n_activity=3457 dram_eff=0.4009
bk0: 64a 1387560i bk1: 64a 1387490i bk2: 68a 1387490i bk3: 60a 1387428i bk4: 56a 1387444i bk5: 44a 1387503i bk6: 32a 1387596i bk7: 24a 1387587i bk8: 24a 1387607i bk9: 24a 1387603i bk10: 20a 1387643i bk11: 4a 1387729i bk12: 16a 1387682i bk13: 20a 1387653i bk14: 64a 1387613i bk15: 72a 1387433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00306681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387047 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0009382
n_activity=3117 dram_eff=0.4177
bk0: 64a 1387577i bk1: 64a 1387501i bk2: 60a 1387526i bk3: 72a 1387352i bk4: 60a 1387545i bk5: 40a 1387537i bk6: 20a 1387624i bk7: 16a 1387643i bk8: 8a 1387697i bk9: 4a 1387733i bk10: 12a 1387701i bk11: 20a 1387662i bk12: 12a 1387684i bk13: 8a 1387701i bk14: 84a 1387491i bk15: 80a 1387397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00282758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387044 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0009368
n_activity=3045 dram_eff=0.4269
bk0: 64a 1387565i bk1: 64a 1387483i bk2: 64a 1387455i bk3: 64a 1387381i bk4: 48a 1387507i bk5: 20a 1387676i bk6: 20a 1387669i bk7: 28a 1387559i bk8: 8a 1387707i bk9: 24a 1387628i bk10: 20a 1387624i bk11: 20a 1387646i bk12: 8a 1387699i bk13: 8a 1387719i bk14: 80a 1387521i bk15: 80a 1387400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00321453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387113 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008517
n_activity=2628 dram_eff=0.4498
bk0: 64a 1387590i bk1: 64a 1387524i bk2: 68a 1387433i bk3: 64a 1387357i bk4: 8a 1387737i bk5: 20a 1387715i bk6: 16a 1387698i bk7: 28a 1387620i bk8: 16a 1387662i bk9: 24a 1387576i bk10: 4a 1387729i bk11: 8a 1387703i bk12: 20a 1387650i bk13: 12a 1387685i bk14: 76a 1387529i bk15: 80a 1387389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00362599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387044 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0009382
n_activity=3098 dram_eff=0.4203
bk0: 72a 1387498i bk1: 64a 1387502i bk2: 60a 1387521i bk3: 68a 1387357i bk4: 44a 1387579i bk5: 40a 1387538i bk6: 20a 1387654i bk7: 20a 1387651i bk8: 12a 1387676i bk9: 0a 1387759i bk10: 8a 1387719i bk11: 20a 1387637i bk12: 28a 1387594i bk13: 24a 1387613i bk14: 68a 1387571i bk15: 72a 1387448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00216392
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387060 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.0008993
n_activity=3133 dram_eff=0.3983
bk0: 68a 1387519i bk1: 64a 1387497i bk2: 60a 1387506i bk3: 60a 1387396i bk4: 20a 1387690i bk5: 24a 1387661i bk6: 24a 1387633i bk7: 20a 1387610i bk8: 16a 1387643i bk9: 24a 1387592i bk10: 20a 1387618i bk11: 8a 1387711i bk12: 20a 1387621i bk13: 20a 1387611i bk14: 68a 1387571i bk15: 80a 1387366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0022158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387046 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009483
n_activity=3050 dram_eff=0.4315
bk0: 68a 1387512i bk1: 64a 1387467i bk2: 60a 1387499i bk3: 60a 1387434i bk4: 36a 1387601i bk5: 48a 1387499i bk6: 36a 1387570i bk7: 20a 1387663i bk8: 8a 1387710i bk9: 4a 1387729i bk10: 20a 1387657i bk11: 12a 1387696i bk12: 32a 1387611i bk13: 8a 1387702i bk14: 72a 1387546i bk15: 76a 1387398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00294503
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1387760 n_nop=1387001 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009728
n_activity=3533 dram_eff=0.3821
bk0: 68a 1387503i bk1: 68a 1387455i bk2: 60a 1387507i bk3: 56a 1387443i bk4: 60a 1387406i bk5: 44a 1387554i bk6: 36a 1387506i bk7: 24a 1387618i bk8: 16a 1387629i bk9: 0a 1387748i bk10: 12a 1387679i bk11: 28a 1387613i bk12: 12a 1387699i bk13: 0a 1387765i bk14: 76a 1387529i bk15: 84a 1387359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00222517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648, Miss = 85, Miss_rate = 0.131, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 625, Miss = 80, Miss_rate = 0.128, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 76, Miss_rate = 0.124, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 620, Miss = 78, Miss_rate = 0.126, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 646, Miss = 75, Miss_rate = 0.116, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 74, Miss_rate = 0.112, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.10975
	minimum = 6
	maximum = 27
Network latency average = 7.08634
	minimum = 6
	maximum = 23
Slowest packet = 19003
Flit latency average = 6.63175
	minimum = 6
	maximum = 22
Slowest flit = 28849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000172408
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.000373131 (at node 26)
Accepted packet rate average = 0.000172408
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.000373131 (at node 26)
Injected flit rate average = 0.000260188
	minimum = 6.3009e-05 (at node 3)
	maximum = 0.00054936 (at node 48)
Accepted flit rate average= 0.000260188
	minimum = 0.000126018 (at node 3)
	maximum = 0.000667502 (at node 26)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5811 (5 samples)
	minimum = 6 (5 samples)
	maximum = 58.4 (5 samples)
Network latency average = 11.6149 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42 (5 samples)
Flit latency average = 11.1091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0114573 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.017856 (5 samples)
Accepted packet rate average = 0.0114573 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.017856 (5 samples)
Injected flit rate average = 0.0173671 (5 samples)
	minimum = 0.00844833 (5 samples)
	maximum = 0.0357857 (5 samples)
Accepted flit rate average = 0.0173671 (5 samples)
	minimum = 0.0126134 (5 samples)
	maximum = 0.0267775 (5 samples)
Injected packet size average = 1.51581 (5 samples)
Accepted packet size average = 1.51581 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 39 sec (1359 sec)
gpgpu_simulation_rate = 4395 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 32350
gpu_sim_insn = 1117092
gpu_ipc =      34.5314
gpu_tot_sim_cycle = 2125305
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.3364
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 711700
partiton_reqs_in_parallel_total    = 16442094
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0712
partiton_reqs_in_parallel_util = 711700
partiton_reqs_in_parallel_util_total    = 16442094
gpu_sim_cycle_parition_util = 32350
gpu_tot_sim_cycle_parition_util    = 747375
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =       9.1415 GB/Sec
L2_BW_total  =       0.7367 GB/Sec
gpu_total_sim_rate=4972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5444
	L1I_total_cache_miss_rate = 0.0401
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130242
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5444
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 168, 152, 168, 153, 168, 153, 153, 153, 153, 153, 153, 147, 132, 132, 132, 147, 132, 132, 132, 132, 147, 147, 132, 132, 132, 147, 225, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 7868
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2344
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42355	W0_Idle:34453807	W0_Scoreboard:4692811	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1592 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2125304 
mrq_lat_table:1218 	86 	105 	230 	117 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11588 	2703 	10 	0 	542 	31 	1343 	94 	16 	6 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7620 	383 	224 	293 	5822 	96 	29 	0 	0 	543 	31 	1342 	94 	16 	6 	19 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10158 	2369 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	272 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	172 	28 	0 	0 	5 	6 	11 	9 	5 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1        17         0        17         6         4         8         2         4         0         2         2         1         4        16        16 
dram[1]:        17         0        15        16         4         3         2         0         2         1         0         1         1         0        16        16 
dram[2]:        16         0        17        15         5         7         4         2         0         1         0         0         0         0        16        16 
dram[3]:         0         0        16         0         4         2         8         2         1         4         1         0         0         1         0        16 
dram[4]:         0         0         0        15         3         5         2         4         1         0         0         2         1         1        16        16 
dram[5]:         0         0        15        15         3         2         3         2         0         0         2         1         2         0        16        10 
dram[6]:         0         0        15        15         0         0         1         3         2         4         0         1         1         4        16        16 
dram[7]:        17         0         0        14         6         3         2         2         1         0         0         4         2         1        16        16 
dram[8]:        16         0         0        14         4         4         2         2         4         4         4         0         7         2        16        16 
dram[9]:        16         0         0         0         4         4         3         4         0         0         2         0         0         1        16        16 
dram[10]:        17        16        14         0         4         5         3         4         2         0         1         1         0         0        16        16 
maximum service time to same row:
dram[0]:     11515    163131     64576    110076     71613     80383    174560    111517    141173     83418    103762    141447      2196     14181    113776     95224 
dram[1]:    117563     11500    173535      7848    134314    166807    115751     46748    175823    176101    177249      5970      4369     20697     35625     72949 
dram[2]:     11493     11493    110079    173646    115583    115045    137073    134634     84581      8189      2912      3869    177366      3443    171326      4581 
dram[3]:     11497     11500    173640      1005    132960     79922     56164    118255      1152     84582      1577    175430     84275      2376      4580    164443 
dram[4]:     11500     11502      1005     32190     36565    140388     31255    175230     19597     40101    131814    126103      3687    174650     66695      3792 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186      2590     72132    119000    170567     21231     58497     63024 
dram[6]:     11507     11509     57674      6059      8178      3585    136704    168847     35062     85138    176200      5219      3032     89893    140304     25045 
dram[7]:    173618     11507       985      3642    150250    141784    138032    128376      1552         0      7205     92819     61101     86344      4580      4584 
dram[8]:     87300     11507       931       934    169574    176420    115011    134876    146795    137919    138205      6228      6473    174037      5844    180277 
dram[9]:     11500     11501      1004     64579     82036    111039     15866     54277     23376      8953      4898     93942    131078    115018    180060    105556 
dram[10]:     47186     57374      5707       987    137763    126904     69874    171353    139630         0     22910     10747     92336         0    133972    156541 
average row accesses per activate:
dram[0]: 17.000000  9.000000 17.000000  9.500000  2.600000  2.750000  2.800000  1.666667  3.000000  8.000000  2.000000  2.000000  2.500000  2.500000 11.000000 12.000000 
dram[1]:  6.333333 16.000000  4.750000  9.000000  1.875000  2.142857  1.750000  4.000000  1.666667  1.500000  2.000000  2.500000  4.500000  9.000000  9.000000  7.666667 
dram[2]:  8.500000 16.000000  9.000000  8.000000  2.400000  2.111111  4.000000  2.000000  4.000000  3.500000  4.000000  8.000000  4.000000  8.000000  6.333333 10.000000 
dram[3]: 16.000000 16.000000  8.500000 15.000000  2.375000  2.000000  4.000000  1.600000  3.333333  3.666667  4.500000  2.000000  8.000000  4.500000 16.000000  6.333333 
dram[4]: 16.000000 16.000000 15.000000  6.000000  3.200000  3.000000  1.500000  2.000000  1.500000  2.000000  6.000000  4.000000  2.500000  1.500000  8.333333  7.666667 
dram[5]: 16.000000 16.000000  8.000000  8.000000  2.000000  3.000000  3.500000  1.500000  4.000000 12.000000  1.750000  4.500000  1.500000  4.000000  7.666667  5.750000 
dram[6]: 16.000000 16.000000  5.666667  8.500000  2.000000  5.000000  2.000000  2.000000  1.666667  1.800000  2.000000  1.500000  4.500000  2.500000  7.000000  7.666667 
dram[7]:  6.333333 16.000000 15.000000  6.000000  3.500000  2.166667  4.000000  2.000000  2.500000      -nan  4.000000  3.000000  2.750000  3.333333  9.000000 10.000000 
dram[8]:  8.500000 16.000000 15.000000  7.500000  2.500000  2.333333  1.750000  1.200000  2.333333  2.500000  1.750000  4.000000  4.333333  2.000000  9.000000  4.400000 
dram[9]:  8.500000 16.000000 15.000000 16.000000  2.750000  2.142857  4.666667  3.500000  4.000000  2.000000  4.000000  6.000000 16.000000  1.500000  6.333333  5.250000 
dram[10]:  9.000000  8.500000  8.000000 14.000000  2.333333  2.600000  1.714286  3.000000  1.250000      -nan  2.500000  6.500000  6.000000      -nan  5.000000  4.600000 
average row locality = 2052/458 = 4.480350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        17        16        18        11        10         9         4         5         4         5         3         3         3        19        20 
dram[1]:        18        16        18        17        13        12         5         4         3         2         1         3         5         4        17        20 
dram[2]:        17        16        17        16        11        15         6         7         2         4         2         4         2         4        18        18 
dram[3]:        16        16        17        15        14        11         8         6         6         6         5         1         4         5        16        18 
dram[4]:        16        16        15        18        15        10         5         4         2         1         3         5         3         2        21        20 
dram[5]:        16        16        16        16        12         5         5         7         2         6         5         5         2         2        20        20 
dram[6]:        16        16        17        16         2         5         4         7         4         6         1         2         5         3        19        20 
dram[7]:        18        16        15        17        11        10         5         5         3         0         2         5         7         6        17        18 
dram[8]:        17        16        15        15         5         6         6         5         4         6         5         2         5         5        17        20 
dram[9]:        17        16        15        15         9        12         9         5         2         1         5         3         8         2        18        19 
dram[10]:        17        17        15        14        15        11         9         6         4         0         3         7         3         0        19        21 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/143 = 1.15
number of total write accesses:
dram[0]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[1]:         1         0         1         1         2         3         2         0         2         1         1         2         4         5         1         3 
dram[2]:         0         0         1         0         1         4         2         3         2         3         2         4         2         4         1         2 
dram[3]:         0         0         0         0         5         3         4         2         4         5         4         1         4         4         0         1 
dram[4]:         0         0         0         0         1         5         1         2         1         1         3         3         2         1         4         3 
dram[5]:         0         0         0         0         2         1         2         2         2         6         2         4         1         2         3         3 
dram[6]:         0         0         0         1         0         0         0         1         1         3         1         1         4         2         2         3 
dram[7]:         1         0         0         1         3         3         3         1         2         0         2         4         4         4         1         2 
dram[8]:         0         0         0         0         0         1         1         1         3         4         2         2         8         3         1         2 
dram[9]:         0         0         0         1         2         3         5         2         2         1         3         3         8         1         1         2 
dram[10]:         1         0         1         0         6         2         3         3         1         0         2         6         3         0         1         2 
total reads: 332
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      20476     29498      3655     21380       584      6810      2764     34960      4026       402      1641       970       548      3743     25175     23430
dram[1]:      18225     21702      4182      2508     12280     12132       579       894       417       372       170      1240       491       202     33215     26111
dram[2]:      17685     21326     13079     13758     15117       532       329      3739      8764       311       169       169       169       169     42284     29038
dram[3]:      21687     19831     12908      3196      9512       755       508      7771       316      3579       326       171       230       464     37138     31426
dram[4]:      22964     20374      2887      4709      1380       430       593       309       884       286       311      8468       630     57906     22852     25881
dram[5]:      14983     13016     13680      2943       673       609       348       465       371       160       729      1527       382       169     26077     25351
dram[6]:      18677     17371      6754      2780       478       620     19558       445      1088       926       170       764       363      1185     29294     26154
dram[7]:      24661     15900      2825      2405      1002       356       321       725       493    none         227     13070     11584      7309     33602     32123
dram[8]:      19126     17645      2679      2714     35424       618      5225      1064      5128       376     25374       169      4602       523     34014     28552
dram[9]:      14985     15495      2891      3871       616       422      1888      1544       144       286       998       260       223     27455     34164     29328
dram[10]:      21992     17702      2592      3083      8764       558       919       417     42270    none         676       389       424    none       31656     27853
maximum mf latency per bank:
dram[0]:      23419    173344     15926    173384       393     68984     32726    173074     33834       341      5000       359       354     17647     10678     10711
dram[1]:      57439     26115     32508       475    173355    173148       359       352       359       347       341      4994       352       341     18385     27966
dram[2]:      23515     26017    173154    173374    173149       433       352     33824     34230       352       341       342       341       341    173326     15643
dram[3]:      26045     26045    173041       492    173369       415       358     57474       358     35087       352       342       341       352     18241     18241
dram[4]:      28315     25981       439     32469     11647       358       359       347       352       341       341     64691       347    173085     13106     15651
dram[5]:      28332     10644    173261       499       359       359       352       359       341       348       358     10539       257       341     24177     18115
dram[6]:      28374     28374     57573       534       352       352     75289       347       358       362       341       352       352       359     18266     15739
dram[7]:     173374     25976       477       486      6492       359       352       359       352         0       341     72119     60116     69423     18190     18307
dram[8]:      69934     28403       447       477    172973       358     33815       358     33833       352    173439       341       358       358     18320     18243
dram[9]:      23506     20924       444     17637       390       359     10414      8206       337       341       352       341       341     81499     18358     13087
dram[10]:      57440     63901       416       461    173364       404       360       358    173359         0       352       352       341         0     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447069 n_act=42 n_pre=26 n_req=199 n_rd=656 n_write=35 bw_util=0.0009545
n_activity=3339 dram_eff=0.4139
bk0: 68a 1447646i bk1: 68a 1447567i bk2: 64a 1447604i bk3: 72a 1447437i bk4: 44a 1447633i bk5: 40a 1447667i bk6: 36a 1447611i bk7: 16a 1447707i bk8: 20a 1447693i bk9: 16a 1447743i bk10: 20a 1447677i bk11: 12a 1447755i bk12: 12a 1447750i bk13: 12a 1447751i bk14: 76a 1447608i bk15: 80a 1447487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00197952
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447091 n_act=46 n_pre=30 n_req=187 n_rd=632 n_write=29 bw_util=0.0009131
n_activity=3311 dram_eff=0.3993
bk0: 72a 1447553i bk1: 64a 1447572i bk2: 72a 1447507i bk3: 68a 1447478i bk4: 52a 1447546i bk5: 48a 1447551i bk6: 20a 1447681i bk7: 16a 1447776i bk8: 12a 1447730i bk9: 8a 1447765i bk10: 4a 1447798i bk11: 12a 1447745i bk12: 20a 1447722i bk13: 16a 1447751i bk14: 68a 1447647i bk15: 80a 1447451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00256591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447097 n_act=40 n_pre=24 n_req=190 n_rd=636 n_write=31 bw_util=0.0009214
n_activity=3114 dram_eff=0.4284
bk0: 68a 1447602i bk1: 64a 1447545i bk2: 68a 1447542i bk3: 64a 1447469i bk4: 44a 1447642i bk5: 60a 1447488i bk6: 24a 1447722i bk7: 28a 1447636i bk8: 8a 1447775i bk9: 16a 1447733i bk10: 8a 1447783i bk11: 16a 1447749i bk12: 8a 1447787i bk13: 16a 1447755i bk14: 72a 1447607i bk15: 72a 1447514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00258801
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447063 n_act=44 n_pre=28 n_req=201 n_rd=656 n_write=37 bw_util=0.0009573
n_activity=3457 dram_eff=0.4009
bk0: 64a 1447628i bk1: 64a 1447558i bk2: 68a 1447558i bk3: 60a 1447496i bk4: 56a 1447512i bk5: 44a 1447571i bk6: 32a 1447664i bk7: 24a 1447655i bk8: 24a 1447675i bk9: 24a 1447671i bk10: 20a 1447711i bk11: 4a 1447797i bk12: 16a 1447750i bk13: 20a 1447721i bk14: 64a 1447681i bk15: 72a 1447501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00293958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447115 n_act=39 n_pre=23 n_req=183 n_rd=624 n_write=27 bw_util=0.0008993
n_activity=3117 dram_eff=0.4177
bk0: 64a 1447645i bk1: 64a 1447569i bk2: 60a 1447594i bk3: 72a 1447420i bk4: 60a 1447613i bk5: 40a 1447605i bk6: 20a 1447692i bk7: 16a 1447711i bk8: 8a 1447765i bk9: 4a 1447801i bk10: 12a 1447769i bk11: 20a 1447730i bk12: 12a 1447752i bk13: 8a 1447769i bk14: 84a 1447559i bk15: 80a 1447465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00271027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447112 n_act=41 n_pre=25 n_req=185 n_rd=620 n_write=30 bw_util=0.0008979
n_activity=3045 dram_eff=0.4269
bk0: 64a 1447633i bk1: 64a 1447551i bk2: 64a 1447523i bk3: 64a 1447449i bk4: 48a 1447575i bk5: 20a 1447744i bk6: 20a 1447737i bk7: 28a 1447627i bk8: 8a 1447775i bk9: 24a 1447696i bk10: 20a 1447692i bk11: 20a 1447714i bk12: 8a 1447767i bk13: 8a 1447787i bk14: 80a 1447589i bk15: 80a 1447468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00308117
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447181 n_act=36 n_pre=20 n_req=162 n_rd=572 n_write=19 bw_util=0.0008164
n_activity=2628 dram_eff=0.4498
bk0: 64a 1447658i bk1: 64a 1447592i bk2: 68a 1447501i bk3: 64a 1447425i bk4: 8a 1447805i bk5: 20a 1447783i bk6: 16a 1447766i bk7: 28a 1447688i bk8: 16a 1447730i bk9: 24a 1447644i bk10: 4a 1447797i bk11: 8a 1447771i bk12: 20a 1447718i bk13: 12a 1447753i bk14: 76a 1447597i bk15: 80a 1447457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00347555
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447112 n_act=40 n_pre=25 n_req=186 n_rd=620 n_write=31 bw_util=0.0008993
n_activity=3098 dram_eff=0.4203
bk0: 72a 1447566i bk1: 64a 1447570i bk2: 60a 1447589i bk3: 68a 1447425i bk4: 44a 1447647i bk5: 40a 1447606i bk6: 20a 1447722i bk7: 20a 1447719i bk8: 12a 1447744i bk9: 0a 1447827i bk10: 8a 1447787i bk11: 20a 1447705i bk12: 28a 1447662i bk13: 24a 1447681i bk14: 68a 1447639i bk15: 72a 1447516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00207414
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447128 n_act=46 n_pre=30 n_req=177 n_rd=596 n_write=28 bw_util=0.000862
n_activity=3133 dram_eff=0.3983
bk0: 68a 1447587i bk1: 64a 1447565i bk2: 60a 1447574i bk3: 60a 1447464i bk4: 20a 1447758i bk5: 24a 1447729i bk6: 24a 1447701i bk7: 20a 1447678i bk8: 16a 1447711i bk9: 24a 1447660i bk10: 20a 1447686i bk11: 8a 1447779i bk12: 20a 1447689i bk13: 20a 1447679i bk14: 68a 1447639i bk15: 80a 1447434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00212387
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447114 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.0009089
n_activity=3050 dram_eff=0.4315
bk0: 68a 1447580i bk1: 64a 1447535i bk2: 60a 1447567i bk3: 60a 1447502i bk4: 36a 1447669i bk5: 48a 1447567i bk6: 36a 1447638i bk7: 20a 1447731i bk8: 8a 1447778i bk9: 4a 1447797i bk10: 20a 1447725i bk11: 12a 1447764i bk12: 32a 1447679i bk13: 8a 1447770i bk14: 72a 1447614i bk15: 76a 1447466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282285
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447828 n_nop=1447069 n_act=49 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0009324
n_activity=3533 dram_eff=0.3821
bk0: 68a 1447571i bk1: 68a 1447523i bk2: 60a 1447575i bk3: 56a 1447511i bk4: 60a 1447474i bk5: 44a 1447622i bk6: 36a 1447574i bk7: 24a 1447686i bk8: 16a 1447697i bk9: 0a 1447816i bk10: 12a 1447747i bk11: 28a 1447681i bk12: 12a 1447767i bk13: 0a 1447833i bk14: 76a 1447597i bk15: 84a 1447427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00213285

========= L2 cache stats =========
L2_cache_bank[0]: Access = 774, Miss = 85, Miss_rate = 0.110, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[1]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[2]: Access = 758, Miss = 80, Miss_rate = 0.106, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[6]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 746, Miss = 76, Miss_rate = 0.102, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 756, Miss = 78, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 77, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[12]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 773, Miss = 75, Miss_rate = 0.097, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[14]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1061, Miss = 74, Miss_rate = 0.070, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[17]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[18]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[20]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3167
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.8393
	minimum = 6
	maximum = 326
Network latency average = 15.7679
	minimum = 6
	maximum = 204
Slowest packet = 29323
Flit latency average = 16.4575
	minimum = 6
	maximum = 203
Slowest flit = 46026
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00192896
	minimum = 0.00117469 (at node 23)
	maximum = 0.00618257 (at node 44)
Accepted packet rate average = 0.00192896
	minimum = 0.00117469 (at node 23)
	maximum = 0.00618257 (at node 44)
Injected flit rate average = 0.00289344
	minimum = 0.00136017 (at node 23)
	maximum = 0.00760456 (at node 44)
Accepted flit rate average= 0.00289344
	minimum = 0.0021639 (at node 23)
	maximum = 0.0109432 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7908 (6 samples)
	minimum = 6 (6 samples)
	maximum = 103 (6 samples)
Network latency average = 12.307 (6 samples)
	minimum = 6 (6 samples)
	maximum = 69 (6 samples)
Flit latency average = 12.0005 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00986928 (6 samples)
	minimum = 0.00723606 (6 samples)
	maximum = 0.0159104 (6 samples)
Accepted packet rate average = 0.00986928 (6 samples)
	minimum = 0.00723606 (6 samples)
	maximum = 0.0159104 (6 samples)
Injected flit rate average = 0.0149548 (6 samples)
	minimum = 0.00726697 (6 samples)
	maximum = 0.0310889 (6 samples)
Accepted flit rate average = 0.0149548 (6 samples)
	minimum = 0.0108718 (6 samples)
	maximum = 0.0241385 (6 samples)
Injected packet size average = 1.51529 (6 samples)
Accepted packet size average = 1.51529 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 46 sec (1426 sec)
gpgpu_simulation_rate = 4972 (inst/sec)
gpgpu_simulation_rate = 1490 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 311460
gpu_sim_insn = 1294722
gpu_ipc =       4.1569
gpu_tot_sim_cycle = 2663987
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.1478
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7184
partiton_reqs_in_parallel = 6852120
partiton_reqs_in_parallel_total    = 17153794
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0113
partiton_reqs_in_parallel_util = 6852120
partiton_reqs_in_parallel_util_total    = 17153794
gpu_sim_cycle_parition_util = 311460
gpu_tot_sim_cycle_parition_util    = 779725
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       4.9361 GB/Sec
L2_BW_total  =       1.1648 GB/Sec
gpu_total_sim_rate=4120

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177864
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
199, 199, 432, 448, 566, 411, 536, 214, 199, 307, 199, 199, 199, 199, 199, 199, 170, 155, 273, 155, 170, 155, 155, 155, 155, 170, 170, 155, 155, 155, 170, 248, 155, 170, 155, 377, 155, 155, 560, 155, 155, 155, 155, 155, 155, 155, 155, 155, 299, 155, 155, 155, 155, 170, 430, 155, 155, 155, 155, 155, 170, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8547
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 638
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48832	W0_Idle:40969858	W0_Scoreboard:13400470	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1833 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2663986 
mrq_lat_table:3720 	93 	122 	595 	144 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26407 	3761 	10 	0 	552 	41 	1372 	122 	72 	91 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	21449 	394 	224 	293 	7860 	96 	29 	0 	0 	553 	41 	1371 	122 	72 	91 	142 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22349 	2422 	1655 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	4246 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	667 	28 	3 	7 	18 	34 	42 	34 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13         6         8         6        18         8        10         8        12        10        16        16 
dram[1]:        17        16        15        16         4         6         4        18        14        10        10        10         8        19        16        16 
dram[2]:        16        16        17        15         5         7         8         4         4        12         8         8        14        10        16        16 
dram[3]:        16        16        16        16         7         4         8         8         8         8         8        12        13        16        16        16 
dram[4]:        16        16        15        15        10         6        12         4        10        16         6        10        12        16        16        16 
dram[5]:         0        16        15        15         6         4        12        10         6        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10         5        11        12        12         8        21        20        22         6        16        16 
dram[7]:        17        16        15        14         6         4        14         6         4        18        12         6        16        16        16        16 
dram[8]:        16        16        15        14        11         6         6        11        12        14         9        10        10        16        16        16 
dram[9]:        16        16        15        16         5         7        10         6         9        11         6        14        16         6        16        16 
dram[10]:        17        16        14        14         4        10        10        10         8        14        18        18        10        10        16        16 
maximum service time to same row:
dram[0]:    207595    163131     64576    110076    176271     80383    226363    111517    254597    103324    241666    226617    106264    126146    113776     95224 
dram[1]:    117563    129706    173535      7848    134314    166807    135460    120715    234054    197889    177249    105395    181364    122434    214537    107069 
dram[2]:     11493     35925    110079    173646    115583    115045    137073    134634     84581    106940    133831    158066    177366    212937    171326     82456 
dram[3]:     56770     53749    273836     74869    132960     79922    100005    118255    212813    111444    115043    175430     84275    110372     39605    164443 
dram[4]:    143274     11502      2194     59992     68559    157442    177361    175230    109508    171945    131814    126103     96955    174650     96737    105157 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186    251913    237505    119000    170567    161491     58497     63024 
dram[6]:     43921     77732     88289      6059     24359     68918    138022    240777    211838     85138    264107    149502    303820    112182    140304     25045 
dram[7]:    173618     11507     92672    106041    150250    141784    138032    128376      1552     82129    263300     92819    261485    251549    164505     19045 
dram[8]:     87300     53870    135104     75746    169574    176420    115011    143083    146795    137919    173557     99878    167102    240820      5844    180277 
dram[9]:     11500    222712     54811     71393     82036    111039     35297    116618     82499     92208      4898    187158    241022    115018    180060    105556 
dram[10]:     47186     57374      5707     56768    137763    126904    105744    171353    139630    102798    199224     86155    132417    173313    133972    156541 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  2.933333  3.300000  2.666667  2.062500  4.285714  2.888889  2.888889  2.555556  3.833333  3.375000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.857143  3.363636  1.833333  3.625000  3.500000  3.200000  2.636364  2.888889  3.142857  4.000000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.333333  2.157895  2.800000  2.642857  7.000000  4.000000  2.363636  2.777778  4.571429  5.000000  5.666667  3.888889 
dram[3]:  5.000000  4.200000  3.428571  4.000000  2.263158  1.809524  2.400000  2.000000  2.272727  3.000000  2.083333  5.000000  4.285714  3.428571  4.285714  7.200000 
dram[4]:  3.666667  4.750000  5.666667  3.428571  3.200000  2.687500  3.100000  2.545455  3.428571  4.500000  2.777778  3.333333  2.727273  3.428571  3.909091  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.437500  2.055556  3.333333  2.125000  3.000000  8.000000  3.571429  3.100000  3.285714  5.000000  7.600000  4.125000 
dram[6]:  6.000000  3.833333  4.000000  4.200000  2.333333  2.615385  2.400000  3.888889  3.888889  2.916667  6.250000  3.625000  5.833333  2.181818  4.100000  4.555555 
dram[7]:  5.250000  6.000000  3.833333  3.285714  2.800000  2.533333  3.666667  2.357143  3.800000  5.800000  3.142857  2.555556  4.285714  3.875000  4.857143  6.800000 
dram[8]:  4.200000  5.250000  3.428571  3.285714  2.818182  2.400000  2.166667  3.000000  4.428571  4.166667  2.285714  3.833333  3.800000  3.857143  6.800000  5.285714 
dram[9]:  4.750000  5.250000  3.833333  3.666667  2.352941  2.222222  2.818182  3.285714  4.000000  3.285714  5.200000  4.000000  5.166667  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  5.000000  3.428571  2.150000  2.750000  2.500000  2.571429  3.571429  7.000000  5.000000  4.142857  3.750000  5.000000  3.500000  5.000000 
average row locality = 4970/1457 = 3.411119
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        13         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         6        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        14        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        12         9        12        10         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        11        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         8        13        13        12        13        12        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         6        14         8         9        13        11        11         9        18        11         7         9 
dram[9]:         0         0         2         2        11        11        11         8        10        10        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1364
min_bank_accesses = 0!
chip skew: 135/118 = 1.14
average mf latency per bank:
dram[0]:      27282     28151     49080     41951      7868      6347      2573     24346      1548     11223       991      1037      8721      1309     14785     17286
dram[1]:      25373     26204     73568      8202      8392      9693     14083      5999       336      6574      6613       695      1467      7846     18603     15460
dram[2]:      16578     23196     36807     46381     11761      4567     19981      3383      1906      4434      2437       771      7778      8024     28405     22874
dram[3]:      21263     18538     48217     36853     10786      4940      8373     11163      3120     13735      1503      1878       408     16194     24152     17746
dram[4]:      28069     17982     25339      9973      3560      2353       540     19044      7196      6512       537     11474      9380     14276     18334     14967
dram[5]:      15553     12929     14884     29339       595      2803      6425     13762      5305       496       740      2758      7434      5663     16208     19728
dram[6]:      20400     12879     29308     20315      2808      5341     11549      6047      3863      1410      1400      3894      1318      4915     23005     15186
dram[7]:      30787     14755     39463     23806      5546      2813      9688     11480       597       307      1939     16666      6260      3232     23193     19471
dram[8]:      20413     21002     20305     22518     17007      4688     12402      7260      1670       726     11946      8432      2294       718     18557     17375
dram[9]:      14049     35468     24547      5856     15430     12531      1330      6421       525      7626       662      8945      1773      8410     21456     18566
dram[10]:      19386     17400     49473     14650      4829      6913     11972      2264     16552      4049      6890      5602     12794      8728     18528     18748
maximum mf latency per bank:
dram[0]:     158722    173344    159553    173384    160844    115404     32726    173074     33834    135208      5000      8140    150685     17647     21100     26289
dram[1]:     150920    137794    159963    106796    173355    173148    118063    122368       359    119656    145529      4994     18558    158389     18385     27966
dram[2]:      23515     60062    173154    173374    173149     80789    166534     58218     34230    109328     33694      2880    161324    150901    173326    148090
dram[3]:      60035     54846    173041    159905    173369     80695    158339    166546     38884    166531     18522     31552       358    161325     67869     26172
dram[4]:     148300     25981    159814     65904     75682     78085       359    163839    155835    163928       359    158732    150684    173085    153281     15651
dram[5]:      28332     10644    173261    160351       360     75549    117178    162312     91183       361      2964     57472    161328     65279     24177     49620
dram[6]:      54885     28374    157663    160237     75506    162293    162325    159797     36270     23704     26313     96440     31077     65214    142930     15739
dram[7]:     173374     25976    158878    154111    114597     78152    159310    163468       359       359     26358    158719     60116     69423    163930     18307
dram[8]:      88372     83433    159435    156317    172973    116143    157186    159445     33833      5528    173439    150890     15903      2923     18320     18243
dram[9]:      23506    166521    160169     55954    162872    160210     10414    119660       359    166532       359    161323     15945     81499     18358     52291
dram[10]:      57440     63901    157568    158675    173364    160970    160600     47091    173359    104212    161322    145528    150905    122265     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024480 n_act=127 n_pre=111 n_req=454 n_rd=1320 n_write=124 bw_util=0.001425
n_activity=9340 dram_eff=0.3092
bk0: 76a 2025912i bk1: 80a 2025835i bk2: 72a 2025888i bk3: 88a 2025686i bk4: 124a 2025496i bk5: 104a 2025668i bk6: 88a 2025645i bk7: 92a 2025503i bk8: 68a 2025735i bk9: 68a 2025730i bk10: 64a 2025729i bk11: 60a 2025761i bk12: 52a 2025829i bk13: 64a 2025757i bk14: 116a 2025679i bk15: 104a 2025673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00170618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024518 n_act=131 n_pre=115 n_req=438 n_rd=1280 n_write=118 bw_util=0.00138
n_activity=9414 dram_eff=0.297
bk0: 76a 2025856i bk1: 76a 2025820i bk2: 80a 2025791i bk3: 76a 2025791i bk4: 124a 2025398i bk5: 108a 2025620i bk6: 64a 2025706i bk7: 76a 2025722i bk8: 48a 2025848i bk9: 80a 2025662i bk10: 72a 2025642i bk11: 64a 2025725i bk12: 52a 2025807i bk13: 64a 2025777i bk14: 100a 2025779i bk15: 120a 2025530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00209213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80513b00, atomic=0 1 entries : 0x7fcf68b072a0 :  mf: uid=325325, sid02:w09, part=2, addr=0x80513b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2663986), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024501 n_act=133 n_pre=117 n_req=444 n_rd=1290 n_write=121 bw_util=0.001393
n_activity=9318 dram_eff=0.3029
bk0: 76a 2025868i bk1: 80a 2025784i bk2: 72a 2025856i bk3: 92a 2025616i bk4: 108a 2025543i bk5: 116a 2025405i bk6: 84a 2025685i bk7: 92a 2025523i bk8: 42a 2025901i bk9: 68a 2025768i bk10: 64a 2025690i bk11: 60a 2025731i bk12: 76a 2025723i bk13: 44a 2025906i bk14: 104a 2025743i bk15: 112a 2025556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00223329
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024408 n_act=155 n_pre=139 n_req=455 n_rd=1340 n_write=120 bw_util=0.001441
n_activity=10207 dram_eff=0.2861
bk0: 80a 2025870i bk1: 84a 2025769i bk2: 96a 2025745i bk3: 80a 2025719i bk4: 124a 2025418i bk5: 116a 2025379i bk6: 96a 2025522i bk7: 80a 2025550i bk8: 64a 2025681i bk9: 80a 2025611i bk10: 64a 2025647i bk11: 44a 2025875i bk12: 64a 2025733i bk13: 56a 2025802i bk14: 104a 2025743i bk15: 108a 2025624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00244897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024442 n_act=134 n_pre=118 n_req=460 n_rd=1344 n_write=124 bw_util=0.001449
n_activity=9684 dram_eff=0.3032
bk0: 88a 2025812i bk1: 76a 2025814i bk2: 68a 2025875i bk3: 92a 2025631i bk4: 100a 2025721i bk5: 120a 2025452i bk6: 80a 2025636i bk7: 76a 2025682i bk8: 64a 2025800i bk9: 64a 2025772i bk10: 60a 2025755i bk11: 72a 2025701i bk12: 76a 2025643i bk13: 56a 2025786i bk14: 132a 2025544i bk15: 120a 2025551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00230238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024571 n_act=122 n_pre=106 n_req=430 n_rd=1244 n_write=119 bw_util=0.001345
n_activity=8826 dram_eff=0.3089
bk0: 64a 2025968i bk1: 68a 2025865i bk2: 80a 2025766i bk3: 80a 2025699i bk4: 112a 2025514i bk5: 116a 2025460i bk6: 52a 2025845i bk7: 92a 2025506i bk8: 56a 2025767i bk9: 68a 2025771i bk10: 60a 2025796i bk11: 76a 2025654i bk12: 56a 2025809i bk13: 48a 2025900i bk14: 112a 2025744i bk15: 104a 2025629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0025457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024355 n_act=140 n_pre=124 n_req=487 n_rd=1408 n_write=135 bw_util=0.001523
n_activity=10040 dram_eff=0.3074
bk0: 72a 2025923i bk1: 92a 2025754i bk2: 76a 2025779i bk3: 76a 2025678i bk4: 112a 2025563i bk5: 104a 2025603i bk6: 92a 2025471i bk7: 88a 2025642i bk8: 92a 2025642i bk9: 88a 2025586i bk10: 52a 2025844i bk11: 68a 2025730i bk12: 80a 2025742i bk13: 64a 2025724i bk14: 128a 2025598i bk15: 124a 2025493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00288575
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024495 n_act=126 n_pre=110 n_req=453 n_rd=1304 n_write=127 bw_util=0.001413
n_activity=9112 dram_eff=0.3141
bk0: 80a 2025863i bk1: 72a 2025850i bk2: 84a 2025759i bk3: 88a 2025634i bk4: 120a 2025507i bk5: 116a 2025530i bk6: 80a 2025674i bk7: 88a 2025541i bk8: 44a 2025866i bk9: 64a 2025779i bk10: 52a 2025802i bk11: 56a 2025767i bk12: 72a 2025757i bk13: 72a 2025710i bk14: 112a 2025723i bk15: 104a 2025658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00186214
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024433 n_act=136 n_pre=120 n_req=465 n_rd=1344 n_write=129 bw_util=0.001454
n_activity=9697 dram_eff=0.3038
bk0: 84a 2025820i bk1: 84a 2025794i bk2: 88a 2025713i bk3: 88a 2025625i bk4: 100a 2025687i bk5: 136a 2025318i bk6: 72a 2025643i bk7: 60a 2025756i bk8: 72a 2025724i bk9: 56a 2025817i bk10: 84a 2025581i bk11: 56a 2025831i bk12: 80a 2025645i bk13: 64a 2025779i bk14: 108a 2025752i bk15: 112a 2025592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00193864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024563 n_act=124 n_pre=108 n_req=431 n_rd=1248 n_write=119 bw_util=0.001349
n_activity=8733 dram_eff=0.3131
bk0: 76a 2025856i bk1: 84a 2025766i bk2: 84a 2025731i bk3: 80a 2025680i bk4: 116a 2025445i bk5: 116a 2025412i bk6: 80a 2025607i bk7: 60a 2025791i bk8: 56a 2025819i bk9: 52a 2025802i bk10: 60a 2025832i bk11: 56a 2025830i bk12: 72a 2025775i bk13: 40a 2025903i bk14: 100a 2025799i bk15: 116a 2025532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00234532
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2026162 n_nop=2024490 n_act=130 n_pre=114 n_req=453 n_rd=1300 n_write=128 bw_util=0.00141
n_activity=9470 dram_eff=0.3016
bk0: 80a 2025809i bk1: 72a 2025830i bk2: 72a 2025847i bk3: 88a 2025629i bk4: 128a 2025389i bk5: 124a 2025421i bk6: 80a 2025631i bk7: 92a 2025488i bk8: 60a 2025777i bk9: 60a 2025825i bk10: 56a 2025814i bk11: 68a 2025762i bk12: 36a 2025961i bk13: 60a 2025863i bk14: 112a 2025674i bk15: 112a 2025596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0018498

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1369, Miss = 154, Miss_rate = 0.112, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1499, Miss = 169, Miss_rate = 0.113, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 148, Miss_rate = 0.113, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1531, Miss = 163, Miss_rate = 0.106, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1577, Miss = 176, Miss_rate = 0.112, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 1810, Miss = 172, Miss_rate = 0.095, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[20]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3194
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.87059
	minimum = 6
	maximum = 29
Network latency average = 6.86877
	minimum = 6
	maximum = 29
Slowest packet = 57339
Flit latency average = 6.35875
	minimum = 6
	maximum = 28
Slowest flit = 87058
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00104155
	minimum = 0.000455919 (at node 25)
	maximum = 0.00170006 (at node 15)
Accepted packet rate average = 0.00104155
	minimum = 0.000455919 (at node 25)
	maximum = 0.00170006 (at node 15)
Injected flit rate average = 0.00157969
	minimum = 0.000547424 (at node 25)
	maximum = 0.00283183 (at node 34)
Accepted flit rate average= 0.00157969
	minimum = 0.000820333 (at node 25)
	maximum = 0.00308227 (at node 15)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5165 (7 samples)
	minimum = 6 (7 samples)
	maximum = 92.4286 (7 samples)
Network latency average = 11.5301 (7 samples)
	minimum = 6 (7 samples)
	maximum = 63.2857 (7 samples)
Flit latency average = 11.1945 (7 samples)
	minimum = 6 (7 samples)
	maximum = 62.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00860817 (7 samples)
	minimum = 0.00626747 (7 samples)
	maximum = 0.0138804 (7 samples)
Accepted packet rate average = 0.00860817 (7 samples)
	minimum = 0.00626747 (7 samples)
	maximum = 0.0138804 (7 samples)
Injected flit rate average = 0.0130441 (7 samples)
	minimum = 0.00630703 (7 samples)
	maximum = 0.0270521 (7 samples)
Accepted flit rate average = 0.0130441 (7 samples)
	minimum = 0.00943589 (7 samples)
	maximum = 0.0211304 (7 samples)
Injected packet size average = 1.51532 (7 samples)
Accepted packet size average = 1.51532 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 55 sec (2035 sec)
gpgpu_simulation_rate = 4120 (inst/sec)
gpgpu_simulation_rate = 1309 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 9146
gpu_sim_insn = 1132352
gpu_ipc =     123.8084
gpu_tot_sim_cycle = 2895283
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.2874
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 156
gpu_stall_icnt2sh    = 7188
partiton_reqs_in_parallel = 201212
partiton_reqs_in_parallel_total    = 24005914
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3609
partiton_reqs_in_parallel_util = 201212
partiton_reqs_in_parallel_util_total    = 24005914
gpu_sim_cycle_parition_util = 9146
gpu_tot_sim_cycle_parition_util    = 1091185
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =      70.7201 GB/Sec
L2_BW_total  =       1.2952 GB/Sec
gpu_total_sim_rate=4622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0260
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204314
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 468, 484, 602, 447, 572, 250, 235, 343, 235, 220, 235, 235, 235, 220, 191, 191, 309, 176, 206, 191, 176, 191, 176, 206, 191, 191, 191, 191, 206, 284, 191, 206, 191, 413, 191, 176, 596, 176, 191, 191, 191, 176, 176, 191, 176, 191, 320, 176, 191, 191, 176, 206, 466, 191, 176, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 47838
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40721
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2231
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100884	W0_Idle:41354728	W0_Scoreboard:13417594	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 123 
maxdqlatency = 0 
maxmflatency = 173439 
averagemflatency = 1592 
max_icnt2mem_latency = 173187 
max_icnt2sh_latency = 2895282 
mrq_lat_table:3720 	93 	122 	595 	144 	212 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32015 	4416 	160 	208 	604 	192 	1372 	122 	72 	91 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23583 	549 	458 	1133 	9991 	824 	105 	161 	172 	599 	188 	1371 	122 	72 	91 	142 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24148 	2661 	1665 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	9022 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	672 	30 	4 	7 	19 	35 	42 	34 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13         6         8         6        18         8        10         8        12        10        16        16 
dram[1]:        17        16        15        16         4         6         4        18        14        10        10        10         8        19        16        16 
dram[2]:        16        16        17        15         5         7         8         4         4        12         8         8        14        10        16        16 
dram[3]:        16        16        16        16         7         4         8         8         8         8         8        12        13        16        16        16 
dram[4]:        16        16        15        15        10         6        12         4        10        16         6        10        12        16        16        16 
dram[5]:         0        16        15        15         6         4        12        10         6        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        10         5        11        12        12         8        21        20        22         6        16        16 
dram[7]:        17        16        15        14         6         4        14         6         4        18        12         6        16        16        16        16 
dram[8]:        16        16        15        14        11         6         6        11        12        14         9        10        10        16        16        16 
dram[9]:        16        16        15        16         5         7        10         6         9        11         6        14        16         6        16        16 
dram[10]:        17        16        14        14         4        10        10        10         8        14        18        18        10        10        16        16 
maximum service time to same row:
dram[0]:    207595    163131     64576    110076    176271     80383    226363    111517    254597    103324    241666    226617    106264    126146    113776     95224 
dram[1]:    117563    129706    173535      7848    134314    166807    135460    120715    234054    197889    177249    105395    181364    122434    214537    107069 
dram[2]:     11493     35925    110079    173646    115583    115045    137073    134634     84581    106940    133831    158066    177366    212937    171326     82456 
dram[3]:     56770     53749    273836     74869    132960     79922    100005    118255    212813    111444    115043    175430     84275    110372     39605    164443 
dram[4]:    143274     11502      2194     59992     68559    157442    177361    175230    109508    171945    131814    126103     96955    174650     96737    105157 
dram[5]:     11504     11507    173636    176329    153590    107588    176587    177650     88186    251913    237505    119000    170567    161491     58497     63024 
dram[6]:     43921     77732     88289      6059     24359     68918    138022    240777    211838     85138    264107    149502    303820    112182    140304     25045 
dram[7]:    173618     11507     92672    106041    150250    141784    138032    128376      1552     82129    263300     92819    261485    251549    164505     19045 
dram[8]:     87300     53870    135104     75746    169574    176420    115011    143083    146795    137919    173557     99878    167102    240820      5844    180277 
dram[9]:     11500    222712     54811     71393     82036    111039     35297    116618     82499     92208      4898    187158    241022    115018    180060    105556 
dram[10]:     47186     57374      5707     56768    137763    126904    105744    171353    139630    102798    199224     86155    132417    173313    133972    156541 
average row accesses per activate:
dram[0]:  6.333333  5.250000  6.333333  4.600000  2.933333  3.300000  2.666667  2.062500  4.285714  2.888889  2.888889  2.555556  3.833333  3.375000  6.666667  8.750000 
dram[1]:  5.000000  4.750000  3.500000  6.666667  1.857143  3.363636  1.833333  3.625000  3.500000  3.200000  2.636364  2.888889  3.142857  4.000000  8.250000  5.000000 
dram[2]:  4.750000  5.000000  6.333333  3.000000  2.333333  2.157895  2.800000  2.642857  7.000000  4.000000  2.363636  2.777778  4.571429  5.000000  5.666667  3.888889 
dram[3]:  5.000000  4.200000  3.428571  4.000000  2.263158  1.809524  2.400000  2.000000  2.272727  3.000000  2.083333  5.000000  4.285714  3.428571  4.285714  7.200000 
dram[4]:  3.666667  4.750000  5.666667  3.428571  3.200000  2.687500  3.100000  2.545455  3.428571  4.500000  2.777778  3.333333  2.727273  3.428571  3.909091  5.857143 
dram[5]: 16.000000  8.500000  4.200000  4.000000  2.437500  2.055556  3.333333  2.125000  3.000000  8.000000  3.571429  3.100000  3.285714  5.000000  7.600000  4.125000 
dram[6]:  6.000000  3.833333  4.000000  4.200000  2.333333  2.615385  2.400000  3.888889  3.888889  2.916667  6.250000  3.625000  5.833333  2.181818  4.100000  4.555555 
dram[7]:  5.250000  6.000000  3.833333  3.285714  2.800000  2.533333  3.666667  2.357143  3.800000  5.800000  3.142857  2.555556  4.285714  3.875000  4.857143  6.800000 
dram[8]:  4.200000  5.250000  3.428571  3.285714  2.818182  2.400000  2.166667  3.000000  4.428571  4.166667  2.285714  3.833333  3.800000  3.857143  6.800000  5.285714 
dram[9]:  4.750000  5.250000  3.833333  3.666667  2.352941  2.222222  2.818182  3.285714  4.000000  3.285714  5.200000  4.000000  5.166667  2.666667  6.200000  3.700000 
dram[10]:  4.200000  6.000000  5.000000  3.428571  2.150000  2.750000  2.500000  2.571429  3.571429  7.000000  5.000000  4.142857  3.750000  5.000000  3.500000  5.000000 
average row locality = 4970/1457 = 3.411119
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        18        22        31        26        22        23        17        17        16        15        13        16        29        26 
dram[1]:        19        19        20        19        31        27        16        19        12        20        18        16        13        16        25        30 
dram[2]:        19        20        18        23        27        29        21        23        11        17        16        15        19        11        26        28 
dram[3]:        20        21        24        20        31        29        24        20        16        20        16        11        16        14        26        27 
dram[4]:        22        19        17        23        25        30        20        19        16        16        15        18        19        14        33        30 
dram[5]:        16        17        20        20        28        29        13        23        14        17        15        19        14        12        28        26 
dram[6]:        18        23        19        19        28        26        23        22        23        22        13        17        20        16        32        31 
dram[7]:        20        18        21        22        30        29        20        22        11        16        13        14        18        18        28        26 
dram[8]:        21        21        22        22        25        34        18        15        18        14        21        14        20        16        27        28 
dram[9]:        19        21        21        20        29        29        20        15        14        13        15        14        18        10        25        29 
dram[10]:        20        18        18        22        32        31        20        23        15        15        14        17         9        15        28        28 
total reads: 3606
bank skew: 34/9 = 3.78
chip skew: 352/311 = 1.13
number of total write accesses:
dram[0]:         0         1         1         1        13         7        10        10        13         9        10         8        10        11        11         9 
dram[1]:         1         0         1         1         8        10         6        10         9        12        11        10         9        12         8        10 
dram[2]:         0         0         1         1         8        12         7        14        10        11        10        10        13         9         8         7 
dram[3]:         0         0         0         0        12         9        12        10         9        13         9         9        14        10         4         9 
dram[4]:         0         0         0         1         7        13        11         9         8        11        10        12        11        10        10        11 
dram[5]:         0         0         1         0        11         8         7        11        10        15        10        12         9         8        10         7 
dram[6]:         0         0         1         2         7         8        13        13        12        13        12        12        15         8         9        10 
dram[7]:         1         0         2         1        12         9        13        11         8        13         9         9        12        13         6         8 
dram[8]:         0         0         2         1         6        14         8         9        13        11        11         9        18        11         7         9 
dram[9]:         0         0         2         2        11        11        11         8        10        10        11        10        13         6         6         8 
dram[10]:         1         0         2         2        11        13        10        13        10        13        11        12         6        10         7         7 
total reads: 1364
min_bank_accesses = 0!
chip skew: 135/118 = 1.14
average mf latency per bank:
dram[0]:      28146     28951     50014     42753      8054      6642      2665     24433      1548     11223       991      1037      8721      1309     16283     18397
dram[1]:      26281     27163     74379      9050      8599      9901     14218      6057       336      6574      6613       695      1467      7846     20896     16929
dram[2]:      17617     24037     37572     47096     11924      4750     20069      3448      1906      4434      2437       771      7778      8024     30360     25145
dram[3]:      22157     19309     48881     37611     10963      5135      8430     11276      3120     13735      1503      1878       408     16194     26304     19744
dram[4]:      28761     18999     26349     10681      3813      2517       603     19152      7196      6512       537     11474      9380     14276     19983     16639
dram[5]:      16660     14083     15727     30151       775      3039      6522     13825      5305       496       740      2758      7434      5663     17992     22438
dram[6]:      21504     13382     30088     21074      3049      5534     11613      6108      3863      1410      1400      3894      1318      4915     24749     16964
dram[7]:      31552     15593     40144     24508      5751      3061      9769     11558       597       307      1939     16666      6260      3232     24602     21191
dram[8]:      21209     21848     21063     23299     17282      4877     12526      7366      1670       726     11946      8432      9247       718     20334     19089
dram[9]:      14826     36337     25276      6529     15628     12712      1396      6499       525      7626       662      8945      1773      8410     23617     20120
dram[10]:      20251     18321     50229     15353      5001      7065     12035      2333     16552      4049      6890      5602     12794      8728     20043     20553
maximum mf latency per bank:
dram[0]:     158722    173344    159553    173384    160844    115404     32726    173074     33834    135208      5000      8140    150685     17647     21100     26289
dram[1]:     150920    137794    159963    106796    173355    173148    118063    122368       359    119656    145529      4994     18558    158389     18385     27966
dram[2]:      23515     60062    173154    173374    173149     80789    166534     58218     34230    109328     33694      2880    161324    150901    173326    148090
dram[3]:      60035     54846    173041    159905    173369     80695    158339    166546     38884    166531     18522     31552       358    161325     67869     26172
dram[4]:     148300     25981    159814     65904     75682     78085       359    163839    155835    163928       359    158732    150684    173085    153281     15651
dram[5]:      28332     10644    173261    160351       360     75549    117178    162312     91183       361      2964     57472    161328     65279     24177     49620
dram[6]:      54885     28374    157663    160237     75506    162293    162325    159797     36270     23704     26313     96440     31077     65214    142930     15739
dram[7]:     173374     25976    158878    154111    114597     78152    159310    163468       359       359     26358    158719     60116     69423    163930     18307
dram[8]:      88372     83433    159435    156317    172973    116143    157186    159445     33833      5528    173439    150890     15903      2923     18320     18243
dram[9]:      23506    166521    160169     55954    162872    160210     10414    119660       359    166532       359    161323     15945     81499     18358     52291
dram[10]:      57440     63901    157568    158675    173364    160970    160600     47091    173359    104212    161322    145528    150905    122265     17787     25891
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041461 n_act=127 n_pre=111 n_req=454 n_rd=1320 n_write=124 bw_util=0.001414
n_activity=9340 dram_eff=0.3092
bk0: 76a 2042893i bk1: 80a 2042816i bk2: 72a 2042869i bk3: 88a 2042667i bk4: 124a 2042477i bk5: 104a 2042649i bk6: 88a 2042626i bk7: 92a 2042484i bk8: 68a 2042716i bk9: 68a 2042711i bk10: 64a 2042710i bk11: 60a 2042742i bk12: 52a 2042810i bk13: 64a 2042738i bk14: 116a 2042660i bk15: 104a 2042654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.001692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041499 n_act=131 n_pre=115 n_req=438 n_rd=1280 n_write=118 bw_util=0.001368
n_activity=9414 dram_eff=0.297
bk0: 76a 2042837i bk1: 76a 2042801i bk2: 80a 2042772i bk3: 76a 2042772i bk4: 124a 2042379i bk5: 108a 2042601i bk6: 64a 2042687i bk7: 76a 2042703i bk8: 48a 2042829i bk9: 80a 2042643i bk10: 72a 2042623i bk11: 64a 2042706i bk12: 52a 2042788i bk13: 64a 2042758i bk14: 100a 2042760i bk15: 120a 2042511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00207474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041480 n_act=133 n_pre=117 n_req=444 n_rd=1292 n_write=121 bw_util=0.001383
n_activity=9332 dram_eff=0.3028
bk0: 76a 2042849i bk1: 80a 2042765i bk2: 72a 2042837i bk3: 92a 2042597i bk4: 108a 2042524i bk5: 116a 2042386i bk6: 84a 2042666i bk7: 92a 2042504i bk8: 44a 2042879i bk9: 68a 2042749i bk10: 64a 2042671i bk11: 60a 2042712i bk12: 76a 2042704i bk13: 44a 2042887i bk14: 104a 2042724i bk15: 112a 2042537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00221473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041389 n_act=155 n_pre=139 n_req=455 n_rd=1340 n_write=120 bw_util=0.001429
n_activity=10207 dram_eff=0.2861
bk0: 80a 2042851i bk1: 84a 2042750i bk2: 96a 2042726i bk3: 80a 2042700i bk4: 124a 2042399i bk5: 116a 2042360i bk6: 96a 2042503i bk7: 80a 2042531i bk8: 64a 2042662i bk9: 80a 2042592i bk10: 64a 2042628i bk11: 44a 2042856i bk12: 64a 2042714i bk13: 56a 2042783i bk14: 104a 2042724i bk15: 108a 2042605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00242861
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041423 n_act=134 n_pre=118 n_req=460 n_rd=1344 n_write=124 bw_util=0.001437
n_activity=9684 dram_eff=0.3032
bk0: 88a 2042793i bk1: 76a 2042795i bk2: 68a 2042856i bk3: 92a 2042612i bk4: 100a 2042702i bk5: 120a 2042433i bk6: 80a 2042617i bk7: 76a 2042663i bk8: 64a 2042781i bk9: 64a 2042753i bk10: 60a 2042736i bk11: 72a 2042682i bk12: 76a 2042624i bk13: 56a 2042767i bk14: 132a 2042525i bk15: 120a 2042532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041552 n_act=122 n_pre=106 n_req=430 n_rd=1244 n_write=119 bw_util=0.001334
n_activity=8826 dram_eff=0.3089
bk0: 64a 2042949i bk1: 68a 2042846i bk2: 80a 2042747i bk3: 80a 2042680i bk4: 112a 2042495i bk5: 116a 2042441i bk6: 52a 2042826i bk7: 92a 2042487i bk8: 56a 2042748i bk9: 68a 2042752i bk10: 60a 2042777i bk11: 76a 2042635i bk12: 56a 2042790i bk13: 48a 2042881i bk14: 112a 2042725i bk15: 104a 2042610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00252454
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041336 n_act=140 n_pre=124 n_req=487 n_rd=1408 n_write=135 bw_util=0.00151
n_activity=10040 dram_eff=0.3074
bk0: 72a 2042904i bk1: 92a 2042735i bk2: 76a 2042760i bk3: 76a 2042659i bk4: 112a 2042544i bk5: 104a 2042584i bk6: 92a 2042452i bk7: 88a 2042623i bk8: 92a 2042623i bk9: 88a 2042567i bk10: 52a 2042825i bk11: 68a 2042711i bk12: 80a 2042723i bk13: 64a 2042705i bk14: 128a 2042579i bk15: 124a 2042474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00286177
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041476 n_act=126 n_pre=110 n_req=453 n_rd=1304 n_write=127 bw_util=0.001401
n_activity=9112 dram_eff=0.3141
bk0: 80a 2042844i bk1: 72a 2042831i bk2: 84a 2042740i bk3: 88a 2042615i bk4: 120a 2042488i bk5: 116a 2042511i bk6: 80a 2042655i bk7: 88a 2042522i bk8: 44a 2042847i bk9: 64a 2042760i bk10: 52a 2042783i bk11: 56a 2042748i bk12: 72a 2042738i bk13: 72a 2042691i bk14: 112a 2042704i bk15: 104a 2042639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00184666
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041414 n_act=136 n_pre=120 n_req=465 n_rd=1344 n_write=129 bw_util=0.001442
n_activity=9697 dram_eff=0.3038
bk0: 84a 2042801i bk1: 84a 2042775i bk2: 88a 2042694i bk3: 88a 2042606i bk4: 100a 2042668i bk5: 136a 2042299i bk6: 72a 2042624i bk7: 60a 2042737i bk8: 72a 2042705i bk9: 56a 2042798i bk10: 84a 2042562i bk11: 56a 2042812i bk12: 80a 2042626i bk13: 64a 2042760i bk14: 108a 2042733i bk15: 112a 2042573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00192253
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041544 n_act=124 n_pre=108 n_req=431 n_rd=1248 n_write=119 bw_util=0.001338
n_activity=8733 dram_eff=0.3131
bk0: 76a 2042837i bk1: 84a 2042747i bk2: 84a 2042712i bk3: 80a 2042661i bk4: 116a 2042426i bk5: 116a 2042393i bk6: 80a 2042588i bk7: 60a 2042772i bk8: 56a 2042800i bk9: 52a 2042783i bk10: 60a 2042813i bk11: 56a 2042811i bk12: 72a 2042756i bk13: 40a 2042884i bk14: 100a 2042780i bk15: 116a 2042513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00232583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2043143 n_nop=2041471 n_act=130 n_pre=114 n_req=453 n_rd=1300 n_write=128 bw_util=0.001398
n_activity=9470 dram_eff=0.3016
bk0: 80a 2042790i bk1: 72a 2042811i bk2: 72a 2042828i bk3: 88a 2042610i bk4: 128a 2042370i bk5: 124a 2042402i bk6: 80a 2042612i bk7: 92a 2042469i bk8: 60a 2042758i bk9: 60a 2042806i bk10: 56a 2042795i bk11: 68a 2042743i bk12: 36a 2042942i bk13: 60a 2042844i bk14: 112a 2042655i bk15: 112a 2042577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00183443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[1]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[2]: Access = 1628, Miss = 154, Miss_rate = 0.095, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[6]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 1767, Miss = 169, Miss_rate = 0.096, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 1559, Miss = 148, Miss_rate = 0.095, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 163, Miss_rate = 0.090, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[13]: Access = 1821, Miss = 176, Miss_rate = 0.097, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[14]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[16]: Access = 3257, Miss = 172, Miss_rate = 0.053, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[18]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[19]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[21]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3194
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.8798
	minimum = 6
	maximum = 502
Network latency average = 33.0894
	minimum = 6
	maximum = 338
Slowest packet = 68183
Flit latency average = 40.2502
	minimum = 6
	maximum = 337
Slowest flit = 103217
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0149232
	minimum = 0.010497 (at node 23)
	maximum = 0.0791099 (at node 44)
Accepted packet rate average = 0.0149232
	minimum = 0.010497 (at node 23)
	maximum = 0.0791099 (at node 44)
Injected flit rate average = 0.0223848
	minimum = 0.0174949 (at node 23)
	maximum = 0.0841397 (at node 44)
Accepted flit rate average= 0.0223848
	minimum = 0.013996 (at node 23)
	maximum = 0.15319 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.1869 (8 samples)
	minimum = 6 (8 samples)
	maximum = 143.625 (8 samples)
Network latency average = 14.2251 (8 samples)
	minimum = 6 (8 samples)
	maximum = 97.625 (8 samples)
Flit latency average = 14.8265 (8 samples)
	minimum = 6 (8 samples)
	maximum = 96.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00939755 (8 samples)
	minimum = 0.00679615 (8 samples)
	maximum = 0.0220341 (8 samples)
Accepted packet rate average = 0.00939755 (8 samples)
	minimum = 0.00679615 (8 samples)
	maximum = 0.0220341 (8 samples)
Injected flit rate average = 0.0142117 (8 samples)
	minimum = 0.00770552 (8 samples)
	maximum = 0.0341881 (8 samples)
Accepted flit rate average = 0.0142117 (8 samples)
	minimum = 0.0100059 (8 samples)
	maximum = 0.0376379 (8 samples)
Injected packet size average = 1.51228 (8 samples)
Accepted packet size average = 1.51228 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 19 sec (2059 sec)
gpgpu_simulation_rate = 4622 (inst/sec)
gpgpu_simulation_rate = 1406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 431833
gpu_sim_insn = 1536501
gpu_ipc =       3.5581
gpu_tot_sim_cycle = 3554338
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.1101
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 310
gpu_stall_icnt2sh    = 14550
partiton_reqs_in_parallel = 9500172
partiton_reqs_in_parallel_total    = 24207126
partiton_level_parallism =      21.9996
partiton_level_parallism_total  =       9.4834
partiton_reqs_in_parallel_util = 9500172
partiton_reqs_in_parallel_util_total    = 24207126
gpu_sim_cycle_parition_util = 431833
gpu_tot_sim_cycle_parition_util    = 1100331
partiton_level_parallism_util =      21.9996
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      17.2376 GB/Sec
L2_BW_total  =       3.1493 GB/Sec
gpu_total_sim_rate=3749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0157
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342490
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
266, 686, 514, 649, 870, 898, 789, 456, 582, 389, 492, 436, 723, 570, 400, 478, 214, 214, 674, 420, 556, 643, 199, 448, 396, 229, 214, 357, 359, 358, 229, 501, 214, 398, 463, 762, 437, 384, 619, 199, 214, 437, 214, 447, 344, 384, 526, 344, 592, 369, 437, 332, 464, 488, 489, 214, 527, 214, 500, 458, 426, 343, 199, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 62238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 55091
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2261
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:109624	W0_Idle:47044870	W0_Scoreboard:28923137	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 142 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1722 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 3554300 
mrq_lat_table:7555 	183 	227 	1010 	350 	297 	106 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106730 	6859 	160 	208 	750 	360 	1464 	228 	315 	254 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	92188 	5274 	1617 	1144 	12615 	856 	105 	161 	172 	746 	355 	1463 	228 	315 	254 	600 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	70525 	9750 	4118 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	31516 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1352 	33 	8 	13 	39 	69 	73 	87 	30 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        18         8        10        18         8        15        14        13        10        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        10        11        12        19        16        16 
dram[2]:        16        16        17        15         7         7        12        11        16        12        12         8        14        10        16        16 
dram[3]:        16        16        16        16         8        11         9         8         8         8        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         6        12        10        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14         8        15        14         8        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         6        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        10        13        10        10        14        18        18        18        10        16        16 
maximum service time to same row:
dram[0]:    207595    163131     78143    110076    258088     85385    226363    111517    254597    174535    241666    226617    106264    126146    113776    216212 
dram[1]:    117563    129706    173535     91175    216849    281711    135460    127644    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686     93775 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    148474    151088    164443 
dram[4]:    143274     39186     70326     67735    281729    215262    179939    175230    140670    201936    322650    275557     96955    179744    138063    180940 
dram[5]:    166724     35607    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    161491    101044    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106041    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     59917    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     72942    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  3.333333  2.692308  2.692308  3.000000  3.095238  3.705882  2.791667  2.266667  2.750000  2.826087  3.444444  2.952381  3.000000  2.800000  3.666667  3.625000 
dram[1]:  3.555556  2.466667  2.125000  3.250000  2.300000  3.043478  2.406250  2.423077  3.000000  2.692308  2.259259  2.458333  3.000000  3.235294  3.866667  2.900000 
dram[2]:  2.769231  2.785714  2.714286  2.538461  2.500000  2.129032  2.440000  2.366667  3.529412  2.800000  2.560000  2.538461  3.352941  3.052632  3.277778  3.388889 
dram[3]:  3.272727  3.272727  2.600000  2.538461  2.500000  2.100000  2.518518  2.344828  2.370370  2.458333  2.500000  3.733333  2.944444  3.352941  3.529412  3.352941 
dram[4]:  2.285714  2.692308  2.466667  2.666667  3.473684  2.840000  2.636364  2.739130  3.000000  3.062500  2.944444  2.857143  2.708333  3.050000  3.222222  3.352941 
dram[5]:  3.000000  3.100000  2.500000  2.857143  2.615385  2.576923  3.000000  2.266667  2.888889  3.555556  2.608696  2.583333  2.409091  3.157895  3.642857  3.055556 
dram[6]:  2.615385  2.375000  3.076923  3.090909  3.238095  3.190476  2.344828  3.000000  3.333333  2.592592  3.315789  3.437500  3.277778  2.714286  3.095238  3.157895 
dram[7]:  3.200000  3.375000  2.277778  2.500000  2.750000  3.000000  2.727273  2.357143  3.380952  3.210526  3.157895  3.562500  3.055556  2.619048  3.047619  4.000000 
dram[8]:  3.400000  3.000000  2.437500  2.529412  3.428571  2.228571  2.640000  2.538461  2.666667  3.100000  2.444444  2.800000  3.045455  3.105263  3.928571  3.100000 
dram[9]:  2.333333  3.545455  3.000000  2.266667  2.913043  2.760000  2.782609  2.904762  3.333333  2.809524  4.000000  3.222222  4.071429  2.541667  2.900000  3.111111 
dram[10]:  2.176471  2.466667  2.437500  2.923077  2.518518  2.500000  2.344828  2.200000  2.565217  3.222222  3.210526  3.150000  2.800000  3.466667  2.681818  3.055556 
average row locality = 9729/3431 = 2.835616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        17        17        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        11        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        15        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        15        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2165
min_bank_accesses = 0!
chip skew: 205/189 = 1.08
average mf latency per bank:
dram[0]:      33140     26582     36183     37516     10206     11068     26756     61783     11456     17975     16210      5100     20600     13977     16644     21599
dram[1]:      23464     36478     58341     15772     11840     13136     43683     56535     10741      9896     23098      8164     10426     20927     17691     23427
dram[2]:      25305     35678     25538     38011     10804      6934     43097     35333      5680     13610     17319      8490     11797     23894     39245     33755
dram[3]:      30779     26663     38831     34411     11723      4483     54316     33962      7789     20002     15903     26630     14406     33127     25520     25802
dram[4]:      29018     14292     29604     12174      6107     11087     39495     40961      8890      4498      8947     19670     13429     16209     24159     22687
dram[5]:      23490     13084     19414     16906      7523      5085     24510     23247     13009     16593     14962     15668     17499     27952     22095     26076
dram[6]:      28383     17066     27004     25627      7854      6487     30318     28036      3164     16410     14592      9889     15186     16569     32009     20214
dram[7]:      26021     23209     28541     28323      7983      5138     34616     39280     12538      6988     12981     20359     20110     14891     24889     35836
dram[8]:      18561     20503     26955     30214     19932     12341     34788     25721      4945      6771     31772      7531     16452     30707     34102     30939
dram[9]:      19795     24847     30517      9074     22505      9463     18096     33357     13247     13240     15622     25255     12709     20135     26015     23246
dram[10]:      24492     13908     41504     16490      5560      7174     31459     32925     28333     13271     13699     26906     25644     11401     26302     19498
maximum mf latency per bank:
dram[0]:     223392    173344    159553    173384    160844    142916    230427    236866    236859    252504    191695    171743    236826    236857    153332    244675
dram[1]:     150920    213106    210506    166256    173355    249874    249867    252491    249898    236847    247274    192333    161121    228615    127428    252487
dram[2]:     202672    213107    173154    173374    173149    122135    230970    249879    236833    252480    247285    176667    161324    236842    255082    255096
dram[3]:     205285    205299    173041    210400    173369     80695    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173     41702    168804    111651     75682    236852    229771    252493    163930    163928    192370    249879    161110    236856    234210    255084
dram[5]:     202674     36610    173261    160351    236852     75549    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    168734    160237    114284    162293    236859    230208     36270    252494    249881    176643    236835    234240    255085    255083
dram[7]:     173374    223488    158878    168735    114597     78152    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:      93551     98739    166292    210409    249887    249895    255076    247273     64943    249901    249879    150890    234243    236840    255085    252618
dram[9]:     127325    166521    160169    103936    249874    160210    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256     63901    168931    158675    173364    160970    255089    247295    252477    236830    244688    244691    236830    137660    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841475 n_act=298 n_pre=282 n_req=888 n_rd=2732 n_write=205 bw_util=0.002065
n_activity=17230 dram_eff=0.3409
bk0: 160a 2844166i bk1: 136a 2844112i bk2: 132a 2844079i bk3: 148a 2843888i bk4: 192a 2843723i bk5: 184a 2843742i bk6: 196a 2843692i bk7: 184a 2843521i bk8: 156a 2843861i bk9: 192a 2843723i bk10: 172a 2843895i bk11: 184a 2843795i bk12: 184a 2843918i bk13: 160a 2843948i bk14: 172a 2844078i bk15: 180a 2843868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00222848
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841310 n_act=333 n_pre=317 n_req=905 n_rd=2836 n_write=196 bw_util=0.002131
n_activity=18741 dram_eff=0.3236
bk0: 124a 2844180i bk1: 148a 2843959i bk2: 132a 2844137i bk3: 152a 2844055i bk4: 212a 2843481i bk5: 212a 2843519i bk6: 228a 2843200i bk7: 188a 2843529i bk8: 192a 2843590i bk9: 212a 2843477i bk10: 180a 2843667i bk11: 168a 2843660i bk12: 164a 2843966i bk13: 152a 2844018i bk14: 188a 2843924i bk15: 184a 2843696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00264254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841360 n_act=328 n_pre=312 n_req=895 n_rd=2796 n_write=196 bw_util=0.002103
n_activity=18047 dram_eff=0.3316
bk0: 144a 2844165i bk1: 156a 2844004i bk2: 144a 2843956i bk3: 128a 2843972i bk4: 212a 2843549i bk5: 200a 2843420i bk6: 180a 2843800i bk7: 200a 2843490i bk8: 172a 2843801i bk9: 156a 2843765i bk10: 192a 2843513i bk11: 200a 2843565i bk12: 160a 2843920i bk13: 168a 2844014i bk14: 188a 2843879i bk15: 196a 2843843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00322672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841410 n_act=325 n_pre=309 n_req=884 n_rd=2752 n_write=196 bw_util=0.002072
n_activity=18944 dram_eff=0.3112
bk0: 144a 2844368i bk1: 144a 2844228i bk2: 152a 2844169i bk3: 128a 2844162i bk4: 212a 2843718i bk5: 184a 2843718i bk6: 204a 2843764i bk7: 204a 2843678i bk8: 188a 2843624i bk9: 168a 2843872i bk10: 196a 2843735i bk11: 156a 2844014i bk12: 144a 2844051i bk13: 160a 2844030i bk14: 192a 2844024i bk15: 176a 2843918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00226011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841527 n_act=300 n_pre=284 n_req=865 n_rd=2688 n_write=193 bw_util=0.002025
n_activity=17724 dram_eff=0.3251
bk0: 128a 2844217i bk1: 140a 2844088i bk2: 144a 2844011i bk3: 156a 2843946i bk4: 200a 2843866i bk5: 216a 2843471i bk6: 168a 2843847i bk7: 172a 2843758i bk8: 176a 2843896i bk9: 128a 2844051i bk10: 148a 2843986i bk11: 180a 2843752i bk12: 196a 2843748i bk13: 176a 2843798i bk14: 184a 2843984i bk15: 176a 2843925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00257927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841563 n_act=306 n_pre=290 n_req=856 n_rd=2636 n_write=197 bw_util=0.001992
n_activity=17291 dram_eff=0.3277
bk0: 108a 2844359i bk1: 124a 2844283i bk2: 136a 2844180i bk3: 156a 2844043i bk4: 208a 2843719i bk5: 200a 2843760i bk6: 172a 2843750i bk7: 184a 2843691i bk8: 140a 2844061i bk9: 192a 2843886i bk10: 176a 2843854i bk11: 184a 2843771i bk12: 148a 2843927i bk13: 180a 2843987i bk14: 156a 2844183i bk15: 172a 2843919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00238489
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841403 n_act=302 n_pre=286 n_req=895 n_rd=2808 n_write=193 bw_util=0.00211
n_activity=18036 dram_eff=0.3328
bk0: 136a 2844232i bk1: 152a 2844112i bk2: 156a 2844117i bk3: 128a 2844114i bk4: 208a 2843755i bk5: 200a 2843753i bk6: 200a 2843641i bk7: 164a 2844027i bk8: 172a 2844025i bk9: 212a 2843679i bk10: 184a 2843904i bk11: 156a 2844098i bk12: 172a 2844056i bk13: 164a 2843904i bk14: 212a 2843905i bk15: 192a 2843757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00259825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841512 n_act=296 n_pre=280 n_req=873 n_rd=2708 n_write=196 bw_util=0.002041
n_activity=17331 dram_eff=0.3351
bk0: 124a 2844421i bk1: 108a 2844421i bk2: 156a 2844036i bk3: 152a 2844019i bk4: 200a 2843760i bk5: 196a 2843785i bk6: 172a 2843946i bk7: 180a 2843693i bk8: 216a 2843656i bk9: 180a 2843770i bk10: 172a 2843763i bk11: 160a 2843963i bk12: 156a 2844088i bk13: 160a 2844015i bk14: 212a 2843902i bk15: 164a 2844090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00200563
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841299 n_act=325 n_pre=309 n_req=917 n_rd=2856 n_write=203 bw_util=0.00215
n_activity=18446 dram_eff=0.3317
bk0: 136a 2844238i bk1: 144a 2844080i bk2: 148a 2844111i bk3: 164a 2843938i bk4: 216a 2843649i bk5: 248a 2843204i bk6: 200a 2843754i bk7: 184a 2843622i bk8: 160a 2843954i bk9: 180a 2843756i bk10: 196a 2843687i bk11: 156a 2843934i bk12: 176a 2843893i bk13: 172a 2843988i bk14: 172a 2844115i bk15: 204a 2843711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00214342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841525 n_act=293 n_pre=277 n_req=875 n_rd=2696 n_write=201 bw_util=0.002037
n_activity=17153 dram_eff=0.3378
bk0: 140a 2844227i bk1: 156a 2843953i bk2: 124a 2844189i bk3: 124a 2844001i bk4: 192a 2843776i bk5: 208a 2843597i bk6: 184a 2843743i bk7: 172a 2843905i bk8: 172a 2843862i bk9: 164a 2843781i bk10: 188a 2843953i bk11: 164a 2843793i bk12: 160a 2844132i bk13: 180a 2843814i bk14: 188a 2843966i bk15: 180a 2843832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260387
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2844992 n_nop=2841419 n_act=326 n_pre=310 n_req=876 n_rd=2748 n_write=189 bw_util=0.002065
n_activity=18500 dram_eff=0.3175
bk0: 144a 2844101i bk1: 148a 2844180i bk2: 148a 2844176i bk3: 144a 2844063i bk4: 208a 2843566i bk5: 176a 2843707i bk6: 204a 2843467i bk7: 200a 2843544i bk8: 172a 2843771i bk9: 168a 2843951i bk10: 180a 2843847i bk11: 188a 2843820i bk12: 160a 2844011i bk13: 140a 2844215i bk14: 192a 2843896i bk15: 176a 2843868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00230932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5320, Miss = 355, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 5257, Miss = 336, Miss_rate = 0.064, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 4820, Miss = 311, Miss_rate = 0.065, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 5477, Miss = 348, Miss_rate = 0.064, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 5332, Miss = 342, Miss_rate = 0.064, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 6830, Miss = 351, Miss_rate = 0.051, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[20]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[21]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3297
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.54078
	minimum = 6
	maximum = 106
Network latency average = 8.93311
	minimum = 6
	maximum = 85
Slowest packet = 92232
Flit latency average = 8.44502
	minimum = 6
	maximum = 84
Slowest flit = 154990
Fragmentation average = 1.27333e-05
	minimum = 0
	maximum = 2
Injected packet rate average = 0.00363725
	minimum = 0.00221382 (at node 11)
	maximum = 0.00434312 (at node 33)
Accepted packet rate average = 0.00363725
	minimum = 0.00221382 (at node 11)
	maximum = 0.00434312 (at node 33)
Injected flit rate average = 0.00571644
	minimum = 0.00282749 (at node 11)
	maximum = 0.00816058 (at node 33)
Accepted flit rate average= 0.00571644
	minimum = 0.00400619 (at node 11)
	maximum = 0.00790354 (at node 24)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.004 (9 samples)
	minimum = 6 (9 samples)
	maximum = 139.444 (9 samples)
Network latency average = 13.6371 (9 samples)
	minimum = 6 (9 samples)
	maximum = 96.2222 (9 samples)
Flit latency average = 14.1174 (9 samples)
	minimum = 6 (9 samples)
	maximum = 95.3333 (9 samples)
Fragmentation average = 1.41482e-06 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.222222 (9 samples)
Injected packet rate average = 0.00875752 (9 samples)
	minimum = 0.00628701 (9 samples)
	maximum = 0.0200684 (9 samples)
Accepted packet rate average = 0.00875752 (9 samples)
	minimum = 0.00628701 (9 samples)
	maximum = 0.0200684 (9 samples)
Injected flit rate average = 0.0132678 (9 samples)
	minimum = 0.00716352 (9 samples)
	maximum = 0.0312961 (9 samples)
Accepted flit rate average = 0.0132678 (9 samples)
	minimum = 0.00933926 (9 samples)
	maximum = 0.0343341 (9 samples)
Injected packet size average = 1.51501 (9 samples)
Accepted packet size average = 1.51501 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 8 sec (2948 sec)
gpgpu_simulation_rate = 3749 (inst/sec)
gpgpu_simulation_rate = 1205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 21967
gpu_sim_insn = 1211812
gpu_ipc =      55.1651
gpu_tot_sim_cycle = 3798455
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.2293
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 310
gpu_stall_icnt2sh    = 14555
partiton_reqs_in_parallel = 483274
partiton_reqs_in_parallel_total    = 33707298
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0012
partiton_reqs_in_parallel_util = 483274
partiton_reqs_in_parallel_util_total    = 33707298
gpu_sim_cycle_parition_util = 21967
gpu_tot_sim_cycle_parition_util    = 1532164
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      43.8733 GB/Sec
L2_BW_total  =       3.2006 GB/Sec
gpu_total_sim_rate=4091

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373120
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
302, 722, 550, 685, 906, 934, 825, 492, 618, 425, 528, 472, 759, 606, 436, 514, 250, 250, 710, 456, 592, 679, 235, 484, 432, 265, 250, 393, 395, 394, 265, 537, 250, 434, 499, 798, 473, 420, 655, 235, 250, 473, 250, 483, 380, 420, 562, 380, 628, 405, 473, 368, 500, 524, 525, 250, 563, 250, 536, 494, 462, 379, 235, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 133641
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 125322
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3433
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212450	W0_Idle:48033894	W0_Scoreboard:28939125	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 142 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1667 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 3798454 
mrq_lat_table:7555 	183 	227 	1010 	350 	297 	106 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114569 	8048 	246 	305 	984 	577 	1906 	292 	315 	254 	600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	94155 	5505 	1817 	2543 	16435 	2201 	202 	244 	242 	980 	572 	1904 	292 	315 	254 	600 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	72307 	10016 	4118 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	39636 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1359 	37 	8 	13 	39 	71 	76 	88 	30 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        18         8        10        18         8        15        14        13        10        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        10        11        12        19        16        16 
dram[2]:        16        16        17        15         7         7        12        11        16        12        12         8        14        10        16        16 
dram[3]:        16        16        16        16         8        11         9         8         8         8        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         6        12        10        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14         8        15        14         8        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         6        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        10        13        10        10        14        18        18        18        10        16        16 
maximum service time to same row:
dram[0]:    207595    163131     78143    110076    258088     85385    226363    111517    254597    174535    241666    226617    106264    126146    113776    216212 
dram[1]:    117563    129706    173535     91175    216849    281711    135460    127644    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686     93775 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    148474    151088    164443 
dram[4]:    143274     39186     70326     67735    281729    215262    179939    175230    140670    201936    322650    275557     96955    179744    138063    180940 
dram[5]:    166724     35607    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    161491    101044    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106041    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     59917    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     72942    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  3.333333  2.692308  2.692308  3.000000  3.095238  3.705882  2.791667  2.266667  2.750000  2.826087  3.444444  2.952381  3.000000  2.800000  3.666667  3.625000 
dram[1]:  3.555556  2.466667  2.125000  3.250000  2.300000  3.043478  2.406250  2.423077  3.000000  2.692308  2.259259  2.458333  3.000000  3.235294  3.866667  2.900000 
dram[2]:  2.769231  2.785714  2.714286  2.538461  2.500000  2.129032  2.440000  2.366667  3.529412  2.800000  2.560000  2.538461  3.352941  3.052632  3.277778  3.388889 
dram[3]:  3.272727  3.272727  2.600000  2.538461  2.500000  2.100000  2.518518  2.344828  2.370370  2.458333  2.500000  3.733333  2.944444  3.352941  3.529412  3.352941 
dram[4]:  2.285714  2.692308  2.466667  2.666667  3.473684  2.840000  2.636364  2.739130  3.000000  3.062500  2.944444  2.857143  2.708333  3.050000  3.222222  3.352941 
dram[5]:  3.000000  3.100000  2.500000  2.857143  2.615385  2.576923  3.000000  2.266667  2.888889  3.555556  2.608696  2.583333  2.409091  3.157895  3.642857  3.055556 
dram[6]:  2.615385  2.375000  3.076923  3.090909  3.238095  3.190476  2.344828  3.000000  3.333333  2.592592  3.315789  3.437500  3.277778  2.714286  3.095238  3.157895 
dram[7]:  3.200000  3.375000  2.277778  2.500000  2.750000  3.000000  2.727273  2.357143  3.380952  3.210526  3.157895  3.562500  3.055556  2.619048  3.047619  4.000000 
dram[8]:  3.400000  3.000000  2.437500  2.529412  3.428571  2.228571  2.640000  2.538461  2.666667  3.100000  2.444444  2.800000  3.045455  3.105263  3.928571  3.100000 
dram[9]:  2.333333  3.545455  3.000000  2.266667  2.913043  2.760000  2.782609  2.904762  3.333333  2.809524  4.000000  3.222222  4.071429  2.541667  2.900000  3.111111 
dram[10]:  2.176471  2.466667  2.437500  2.923077  2.518518  2.500000  2.344828  2.200000  2.565217  3.222222  3.210526  3.150000  2.800000  3.466667  2.681818  3.055556 
average row locality = 9729/3431 = 2.835616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        34        33        37        48        46        49        46        39        48        43        46        46        40        43        45 
dram[1]:        31        37        33        38        53        53        57        47        48        53        45        42        41        38        47        46 
dram[2]:        36        39        36        32        53        50        45        50        43        39        48        50        40        42        47        49 
dram[3]:        36        36        38        32        53        46        51        51        47        42        49        39        36        40        48        44 
dram[4]:        32        35        36        39        50        54        42        43        44        32        37        45        49        44        46        44 
dram[5]:        27        31        34        39        52        50        43        46        35        48        44        46        37        45        39        43 
dram[6]:        34        38        39        32        52        50        50        41        43        53        46        39        43        41        53        48 
dram[7]:        31        27        39        38        50        49        43        45        54        45        43        40        39        40        53        41 
dram[8]:        34        36        37        41        54        62        50        46        40        45        49        39        44        43        43        51 
dram[9]:        35        39        31        31        48        52        46        43        43        41        47        41        40        45        47        45 
dram[10]:        36        37        37        36        52        44        51        50        43        42        45        47        40        35        48        44 
total reads: 7564
bank skew: 62/27 = 2.30
chip skew: 714/659 = 1.08
number of total write accesses:
dram[0]:         0         1         2         2        17        17        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        11        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        15        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        15        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        15        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2165
min_bank_accesses = 0!
chip skew: 205/189 = 1.08
average mf latency per bank:
dram[0]:      38224     32728     36826     38075     10431     11311     26826     61855     11456     17975     16210      5100     20600     13977     20504     25195
dram[1]:      30207     42308     58972     16347     12046     13325     43743     56607     10741      9896     23098      8164     10426     20927     22207     27842
dram[2]:      31333     40881     26111     38686     11024      7141     43166     35397      5680     13610     17319      8490     11797     23894     43360     37856
dram[3]:      36723     32581     39385     35074     11944      4737     54383     34026      7789     20002     15903     26630     14406     33127     29214     29708
dram[4]:      36047     20667     30198     12727      6330     11302     39567     41035      8890      4498      8947     19670     13429     16209     28155     26744
dram[5]:      31400     19937     20096     17490      7717      5293     24578     23311     13009     16593     14962     15668     17499     27952     26511     30249
dram[6]:      34657     22676     27547     26257      8050      6680     30381     28112      3164     16410     14592      9889     15186     16569     35005     23262
dram[7]:      32735     31205     29070     28870      8194      5345     34689     39347     12538      6988     12981     20359     20110     14891     27873     39443
dram[8]:      25006     26455     27584     30750     20161     12542     34867     25795      4945      6771     31772      7531     23529     30707     37491     33687
dram[9]:      25701     30147     31189      9712     22727      9669     18149     33416     13247     13240     15622     25255     12709     20135     29316     26649
dram[10]:      28630     17994     42034     17053      5748      7399     31513     32982     28333     13271     13699     26906     25644     11401     29770     23252
maximum mf latency per bank:
dram[0]:     223392    173344    159553    173384    160844    142916    230427    236866    236859    252504    191695    171743    236826    236857    153332    244675
dram[1]:     150920    213106    210506    166256    173355    249874    249867    252491    249898    236847    247274    192333    161121    228615    127428    252487
dram[2]:     202672    213107    173154    173374    173149    122135    230970    249879    236833    252480    247285    176667    161324    236842    255082    255096
dram[3]:     205285    205299    173041    210400    173369     80695    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173     41702    168804    111651     75682    236852    229771    252493    163930    163928    192370    249879    161110    236856    234210    255084
dram[5]:     202674     36610    173261    160351    236852     75549    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    168734    160237    114284    162293    236859    230208     36270    252494    249881    176643    236835    234240    255085    255083
dram[7]:     173374    223488    158878    168735    114597     78152    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:      93551     98739    166292    210409    249887    249895    255076    247273     64943    249901    249879    150890    234243    236840    255085    252618
dram[9]:     127325    166521    160169    103936    249874    160210    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256     63901    168931    158675    173364    160970    255089    247295    252477    236830    244688    244691    236830    137660    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882263 n_act=298 n_pre=282 n_req=888 n_rd=2732 n_write=205 bw_util=0.002035
n_activity=17230 dram_eff=0.3409
bk0: 160a 2884954i bk1: 136a 2884900i bk2: 132a 2884867i bk3: 148a 2884676i bk4: 192a 2884511i bk5: 184a 2884530i bk6: 196a 2884480i bk7: 184a 2884309i bk8: 156a 2884649i bk9: 192a 2884511i bk10: 172a 2884683i bk11: 184a 2884583i bk12: 184a 2884706i bk13: 160a 2884736i bk14: 172a 2884866i bk15: 180a 2884656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00219698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882098 n_act=333 n_pre=317 n_req=905 n_rd=2836 n_write=196 bw_util=0.002101
n_activity=18741 dram_eff=0.3236
bk0: 124a 2884968i bk1: 148a 2884747i bk2: 132a 2884925i bk3: 152a 2884843i bk4: 212a 2884269i bk5: 212a 2884307i bk6: 228a 2883988i bk7: 188a 2884317i bk8: 192a 2884378i bk9: 212a 2884265i bk10: 180a 2884455i bk11: 168a 2884448i bk12: 164a 2884754i bk13: 152a 2884806i bk14: 188a 2884712i bk15: 184a 2884484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882148 n_act=328 n_pre=312 n_req=895 n_rd=2796 n_write=196 bw_util=0.002074
n_activity=18047 dram_eff=0.3316
bk0: 144a 2884953i bk1: 156a 2884792i bk2: 144a 2884744i bk3: 128a 2884760i bk4: 212a 2884337i bk5: 200a 2884208i bk6: 180a 2884588i bk7: 200a 2884278i bk8: 172a 2884589i bk9: 156a 2884553i bk10: 192a 2884301i bk11: 200a 2884353i bk12: 160a 2884708i bk13: 168a 2884802i bk14: 188a 2884667i bk15: 196a 2884631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00318112
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882198 n_act=325 n_pre=309 n_req=884 n_rd=2752 n_write=196 bw_util=0.002043
n_activity=18944 dram_eff=0.3112
bk0: 144a 2885156i bk1: 144a 2885016i bk2: 152a 2884957i bk3: 128a 2884950i bk4: 212a 2884506i bk5: 184a 2884506i bk6: 204a 2884552i bk7: 204a 2884466i bk8: 188a 2884412i bk9: 168a 2884660i bk10: 196a 2884523i bk11: 156a 2884802i bk12: 144a 2884839i bk13: 160a 2884818i bk14: 192a 2884812i bk15: 176a 2884706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00222817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882315 n_act=300 n_pre=284 n_req=865 n_rd=2688 n_write=193 bw_util=0.001997
n_activity=17724 dram_eff=0.3251
bk0: 128a 2885005i bk1: 140a 2884876i bk2: 144a 2884799i bk3: 156a 2884734i bk4: 200a 2884654i bk5: 216a 2884259i bk6: 168a 2884635i bk7: 172a 2884546i bk8: 176a 2884684i bk9: 128a 2884839i bk10: 148a 2884774i bk11: 180a 2884540i bk12: 196a 2884536i bk13: 176a 2884586i bk14: 184a 2884772i bk15: 176a 2884713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00254281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882351 n_act=306 n_pre=290 n_req=856 n_rd=2636 n_write=197 bw_util=0.001963
n_activity=17291 dram_eff=0.3277
bk0: 108a 2885147i bk1: 124a 2885071i bk2: 136a 2884968i bk3: 156a 2884831i bk4: 208a 2884507i bk5: 200a 2884548i bk6: 172a 2884538i bk7: 184a 2884479i bk8: 140a 2884849i bk9: 192a 2884674i bk10: 176a 2884642i bk11: 184a 2884559i bk12: 148a 2884715i bk13: 180a 2884775i bk14: 156a 2884971i bk15: 172a 2884707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00235118
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882191 n_act=302 n_pre=286 n_req=895 n_rd=2808 n_write=193 bw_util=0.00208
n_activity=18036 dram_eff=0.3328
bk0: 136a 2885020i bk1: 152a 2884900i bk2: 156a 2884905i bk3: 128a 2884902i bk4: 208a 2884543i bk5: 200a 2884541i bk6: 200a 2884429i bk7: 164a 2884815i bk8: 172a 2884813i bk9: 212a 2884467i bk10: 184a 2884692i bk11: 156a 2884886i bk12: 172a 2884844i bk13: 164a 2884692i bk14: 212a 2884693i bk15: 192a 2884545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00256153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882300 n_act=296 n_pre=280 n_req=873 n_rd=2708 n_write=196 bw_util=0.002013
n_activity=17331 dram_eff=0.3351
bk0: 124a 2885209i bk1: 108a 2885209i bk2: 156a 2884824i bk3: 152a 2884807i bk4: 200a 2884548i bk5: 196a 2884573i bk6: 172a 2884734i bk7: 180a 2884481i bk8: 216a 2884444i bk9: 180a 2884558i bk10: 172a 2884551i bk11: 160a 2884751i bk12: 156a 2884876i bk13: 160a 2884803i bk14: 212a 2884690i bk15: 164a 2884878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00197728
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882087 n_act=325 n_pre=309 n_req=917 n_rd=2856 n_write=203 bw_util=0.00212
n_activity=18446 dram_eff=0.3317
bk0: 136a 2885026i bk1: 144a 2884868i bk2: 148a 2884899i bk3: 164a 2884726i bk4: 216a 2884437i bk5: 248a 2883992i bk6: 200a 2884542i bk7: 184a 2884410i bk8: 160a 2884742i bk9: 180a 2884544i bk10: 196a 2884475i bk11: 156a 2884722i bk12: 176a 2884681i bk13: 172a 2884776i bk14: 172a 2884903i bk15: 204a 2884499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00211312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882313 n_act=293 n_pre=277 n_req=875 n_rd=2696 n_write=201 bw_util=0.002008
n_activity=17153 dram_eff=0.3378
bk0: 140a 2885015i bk1: 156a 2884741i bk2: 124a 2884977i bk3: 124a 2884789i bk4: 192a 2884564i bk5: 208a 2884385i bk6: 184a 2884531i bk7: 172a 2884693i bk8: 172a 2884650i bk9: 164a 2884569i bk10: 188a 2884741i bk11: 164a 2884581i bk12: 160a 2884920i bk13: 180a 2884602i bk14: 188a 2884754i bk15: 180a 2884620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00256707
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2885780 n_nop=2882207 n_act=326 n_pre=310 n_req=876 n_rd=2748 n_write=189 bw_util=0.002035
n_activity=18500 dram_eff=0.3175
bk0: 144a 2884889i bk1: 148a 2884968i bk2: 148a 2884964i bk3: 144a 2884851i bk4: 208a 2884354i bk5: 176a 2884495i bk6: 204a 2884255i bk7: 200a 2884332i bk8: 172a 2884559i bk9: 168a 2884739i bk10: 180a 2884635i bk11: 188a 2884608i bk12: 160a 2884799i bk13: 140a 2885003i bk14: 192a 2884684i bk15: 176a 2884656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00227668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[1]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5691, Miss = 355, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[4]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[5]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[7]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[8]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 5633, Miss = 336, Miss_rate = 0.060, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[10]: Access = 5193, Miss = 311, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 5850, Miss = 348, Miss_rate = 0.059, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[12]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[13]: Access = 5701, Miss = 342, Miss_rate = 0.060, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 9230, Miss = 351, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[20]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[21]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3297
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.9275
	minimum = 6
	maximum = 589
Network latency average = 38.1023
	minimum = 6
	maximum = 360
Slowest packet = 239068
Flit latency average = 47.5832
	minimum = 6
	maximum = 359
Slowest flit = 370890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00925794
	minimum = 0.00710188 (at node 23)
	maximum = 0.0546299 (at node 44)
Accepted packet rate average = 0.00925794
	minimum = 0.00710188 (at node 23)
	maximum = 0.0546299 (at node 44)
Injected flit rate average = 0.0138869
	minimum = 0.0103569 (at node 48)
	maximum = 0.056724 (at node 44)
Accepted flit rate average= 0.0138869
	minimum = 0.00855868 (at node 23)
	maximum = 0.107166 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.0964 (10 samples)
	minimum = 6 (10 samples)
	maximum = 184.4 (10 samples)
Network latency average = 16.0836 (10 samples)
	minimum = 6 (10 samples)
	maximum = 122.6 (10 samples)
Flit latency average = 17.464 (10 samples)
	minimum = 6 (10 samples)
	maximum = 121.7 (10 samples)
Fragmentation average = 1.27333e-06 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.2 (10 samples)
Injected packet rate average = 0.00880756 (10 samples)
	minimum = 0.00636849 (10 samples)
	maximum = 0.0235246 (10 samples)
Accepted packet rate average = 0.00880756 (10 samples)
	minimum = 0.00636849 (10 samples)
	maximum = 0.0235246 (10 samples)
Injected flit rate average = 0.0133297 (10 samples)
	minimum = 0.00748286 (10 samples)
	maximum = 0.0338389 (10 samples)
Accepted flit rate average = 0.0133297 (10 samples)
	minimum = 0.0092612 (10 samples)
	maximum = 0.0416172 (10 samples)
Injected packet size average = 1.51344 (10 samples)
Accepted packet size average = 1.51344 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 58 sec (2998 sec)
gpgpu_simulation_rate = 4091 (inst/sec)
gpgpu_simulation_rate = 1266 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 330766
gpu_sim_insn = 2703696
gpu_ipc =       8.1740
gpu_tot_sim_cycle = 4356443
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.4363
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 125414
gpu_stall_icnt2sh    = 485168
partiton_reqs_in_parallel = 7151748
partiton_reqs_in_parallel_total    = 34190572
partiton_level_parallism =      21.6218
partiton_level_parallism_total  =       9.4899
partiton_reqs_in_parallel_util = 7151748
partiton_reqs_in_parallel_util_total    = 34190572
gpu_sim_cycle_parition_util = 330637
gpu_tot_sim_cycle_parition_util    = 1554131
partiton_level_parallism_util =      21.6302
partiton_level_parallism_util_total  =      21.9350
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      86.2064 GB/Sec
L2_BW_total  =       9.3359 GB/Sec
gpu_total_sim_rate=3959

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0084
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
992, 1142, 1111, 1040, 1404, 1396, 1497, 993, 1291, 1055, 1164, 1079, 1039, 1234, 996, 1115, 433, 591, 947, 732, 830, 968, 459, 1010, 784, 490, 593, 633, 750, 594, 495, 932, 585, 784, 733, 1054, 782, 729, 912, 517, 644, 729, 403, 842, 715, 690, 833, 625, 732, 554, 774, 674, 674, 674, 790, 609, 840, 390, 791, 737, 791, 606, 473, 576, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 745825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733356
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7583
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:980006	W0_Idle:52452309	W0_Scoreboard:39071520	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1288 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 4356405 
mrq_lat_table:12818 	292 	414 	1386 	760 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	372268 	43585 	3181 	1098 	1215 	789 	2224 	983 	1176 	855 	1555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	200134 	27830 	89706 	40081 	33055 	25012 	2947 	1271 	273 	1214 	780 	2225 	980 	1176 	855 	1555 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	147478 	58098 	77819 	6398 	141 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	17730 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1858 	56 	18 	27 	67 	104 	116 	106 	30 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        10        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         7         9        12        11        16        12        12         9        14        10        16        16 
dram[3]:        16        16        16        16         8        11         9         8         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        10        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14         9        15        14         8        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        10        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131     78143    110076    258088     91171    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    127644    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    148474    151088    164443 
dram[4]:    143274     50669     70326     67735    281729    215262    192869    175230    140670    201936    322650    275557    103932    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    161491    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106041    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     93764    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.515152  2.566667  2.305556  2.250000  3.083333  4.200000  2.727273  2.509434  2.577778  2.666667  3.378378  3.189189  3.000000  2.921053  3.333333  3.777778 
dram[1]:  2.785714  2.228571  2.166667  2.516129  2.558140  2.842105  2.425926  2.688889  2.926829  2.440000  2.360000  2.541667  2.850000  3.055556  3.258065  2.909091 
dram[2]:  2.333333  2.516129  2.363636  2.633333  2.804878  2.354167  2.500000  2.681818  3.500000  3.250000  2.886364  2.888889  3.000000  3.138889  3.058824  3.242424 
dram[3]:  2.607143  2.642857  2.862069  2.484848  2.804878  2.196079  2.479167  2.320000  2.562500  2.750000  2.460000  3.400000  3.277778  3.741935  2.857143  3.433333 
dram[4]:  2.612903  2.468750  2.612903  2.400000  3.027778  2.783784  2.972973  3.000000  3.000000  3.050000  2.822222  2.837209  2.478261  2.900000  3.181818  3.272727 
dram[5]:  2.171429  2.400000  2.147059  2.314286  2.973684  2.675000  2.825000  2.395833  3.000000  2.975000  2.785714  2.883721  2.590909  2.613636  3.333333  2.861111 
dram[6]:  2.352941  2.200000  2.250000  2.100000  2.789474  3.323529  2.553191  3.052632  2.906977  2.600000  2.818182  3.100000  2.973684  2.386364  3.151515  3.000000 
dram[7]:  2.857143  2.857143  2.500000  2.135135  3.000000  2.564103  2.586957  2.428571  2.976191  2.772727  2.886364  2.731707  2.800000  2.800000  2.742857  3.344828 
dram[8]:  3.153846  2.200000  2.194444  2.078947  2.763158  2.333333  2.360000  2.460000  2.354167  2.880952  2.510204  3.135135  2.853658  3.105263  3.032258  2.878788 
dram[9]:  2.111111  2.758621  2.393939  2.024390  2.717949  2.945946  2.630435  3.138889  2.825000  2.853658  3.230769  3.050000  2.775000  2.441860  2.638889  3.096774 
dram[10]:  2.157895  2.562500  2.230769  2.484848  2.642857  2.634146  2.510638  2.711111  2.530612  2.925000  2.795455  2.928571  2.717949  3.142857  2.861111  2.771429 
average row locality = 18600/6809 = 2.731679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      32479     35017     28482     37635     50610     50102     28083     44046     12812     14872     16135     11595     26635     24404     24910     22683
dram[1]:      32658     42694     45558     23935     47986     45686     41653     43829     13263     14537     25540     15165     19605     25290     23429     26963
dram[2]:      35153     34476     26115     31859     50858     46849     37699     31824     10990     16322     20853     16848     23851     25699     33294     29289
dram[3]:      37781     34505     29146     29194     67629     71061     45532     32921     14143     20501     23510     22735     24176     29081     28467     23669
dram[4]:      40777     29640     28240     25042     73435     74388     29934     31654     14697     10999     17918     20789     23461     25561     23075     20359
dram[5]:      31903     24725     21102     21751     65987     58246     25054     24057     16372     16425     21325     22047     27108     29630     21291     23460
dram[6]:      30786     26256     29519     28027     69138     57074     30082     28870     11015     17965     20473     18006     26162     26712     29635     22668
dram[7]:      37478     36442     34859     28180     53930     63878     28936     34865     14107     12514     17501     22292     28764     25629     26506     31696
dram[8]:      29881     40097     25601     34158     65410     54818     35040     29699     10164     11302     31316     19911     31301     37087     28245     29937
dram[9]:      28332     36939     32552     22039     50915     41774     20225     29794     16083     12913     24015     25133     23976     26767     23893     25223
dram[10]:      31761     32827     36953     21795     52824     49317     30050     30709     22242     15388     20547     25676     25870     23087     26913     21857
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492518 n_act=601 n_pre=585 n_req=1741 n_rd=6024 n_write=235 bw_util=0.003577
n_activity=31288 dram_eff=0.4001
bk0: 332a 3496740i bk1: 304a 3496932i bk2: 324a 3496288i bk3: 316a 3496119i bk4: 376a 3496594i bk5: 400a 3496080i bk6: 408a 3496226i bk7: 444a 3495467i bk8: 400a 3495770i bk9: 412a 3495603i bk10: 424a 3495666i bk11: 408a 3495661i bk12: 388a 3495730i bk13: 380a 3495886i bk14: 352a 3496079i bk15: 356a 3495864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404799
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492552 n_act=639 n_pre=623 n_req=1685 n_rd=5952 n_write=197 bw_util=0.003514
n_activity=31407 dram_eff=0.3916
bk0: 308a 3496393i bk1: 312a 3496528i bk2: 308a 3497120i bk3: 308a 3496888i bk4: 376a 3496566i bk5: 364a 3496617i bk6: 444a 3495970i bk7: 420a 3496101i bk8: 408a 3496076i bk9: 420a 3495956i bk10: 408a 3496166i bk11: 420a 3495869i bk12: 392a 3496254i bk13: 372a 3496415i bk14: 356a 3496546i bk15: 336a 3495926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0160379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492473 n_act=611 n_pre=595 n_req=1718 n_rd=6088 n_write=196 bw_util=0.003591
n_activity=31535 dram_eff=0.3985
bk0: 308a 3496787i bk1: 312a 3496489i bk2: 304a 3496104i bk3: 312a 3496326i bk4: 392a 3496280i bk5: 388a 3495652i bk6: 416a 3496034i bk7: 388a 3495996i bk8: 408a 3496248i bk9: 400a 3496300i bk10: 444a 3495609i bk11: 456a 3495477i bk12: 424a 3495695i bk13: 388a 3496064i bk14: 368a 3495693i bk15: 380a 3495559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0308129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492545 n_act=617 n_pre=601 n_req=1697 n_rd=6004 n_write=196 bw_util=0.003543
n_activity=32662 dram_eff=0.3796
bk0: 292a 3497469i bk1: 296a 3496662i bk2: 328a 3496598i bk3: 324a 3496138i bk4: 392a 3496466i bk5: 380a 3496162i bk6: 408a 3496391i bk7: 396a 3496976i bk8: 424a 3496864i bk9: 416a 3496976i bk10: 428a 3496178i bk11: 408a 3496047i bk12: 404a 3496185i bk13: 396a 3496025i bk14: 352a 3496240i bk15: 360a 3496070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492534 n_act=601 n_pre=585 n_req=1707 n_rd=6048 n_write=195 bw_util=0.003567
n_activity=31543 dram_eff=0.3958
bk0: 324a 3496248i bk1: 316a 3496167i bk2: 320a 3496081i bk3: 332a 3496075i bk4: 372a 3496772i bk5: 344a 3496670i bk6: 376a 3496537i bk7: 424a 3495804i bk8: 416a 3496813i bk9: 420a 3496260i bk10: 444a 3496073i bk11: 420a 3496059i bk12: 392a 3496363i bk13: 396a 3496576i bk14: 372a 3496404i bk15: 380a 3496229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492729 n_act=616 n_pre=600 n_req=1653 n_rd=5820 n_write=198 bw_util=0.003439
n_activity=30928 dram_eff=0.3892
bk0: 304a 3496681i bk1: 288a 3496936i bk2: 288a 3497410i bk3: 320a 3496748i bk4: 388a 3496738i bk5: 360a 3496426i bk6: 372a 3496340i bk7: 372a 3496195i bk8: 376a 3496536i bk9: 412a 3496555i bk10: 404a 3496447i bk11: 432a 3495825i bk12: 392a 3496176i bk13: 396a 3496251i bk14: 352a 3496418i bk15: 364a 3495999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0185065
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492500 n_act=627 n_pre=611 n_req=1701 n_rd=6032 n_write=193 bw_util=0.003557
n_activity=31322 dram_eff=0.3975
bk0: 320a 3497592i bk1: 308a 3497339i bk2: 320a 3496723i bk3: 328a 3496643i bk4: 360a 3497106i bk5: 384a 3496707i bk6: 408a 3496084i bk7: 400a 3496028i bk8: 432a 3495823i bk9: 452a 3496108i bk10: 428a 3495973i bk11: 432a 3495946i bk12: 388a 3496203i bk13: 356a 3496462i bk14: 368a 3496836i bk15: 348a 3496480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0243217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492626 n_act=614 n_pre=598 n_req=1679 n_rd=5928 n_write=197 bw_util=0.0035
n_activity=31180 dram_eff=0.3929
bk0: 316a 3496417i bk1: 320a 3496175i bk2: 332a 3496906i bk3: 308a 3496589i bk4: 392a 3496700i bk5: 332a 3497090i bk6: 408a 3496744i bk7: 392a 3496662i bk8: 432a 3496703i bk9: 424a 3496083i bk10: 440a 3496055i bk11: 380a 3496080i bk12: 384a 3496275i bk13: 384a 3496110i bk14: 340a 3496407i bk15: 344a 3496504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0210511
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492620 n_act=640 n_pre=624 n_req=1672 n_rd=5876 n_write=203 bw_util=0.003474
n_activity=32040 dram_eff=0.3795
bk0: 328a 3497107i bk1: 308a 3496745i bk2: 308a 3496632i bk3: 308a 3496937i bk4: 348a 3496785i bk5: 384a 3496854i bk6: 408a 3496686i bk7: 412a 3496497i bk8: 388a 3496810i bk9: 416a 3496480i bk10: 424a 3496446i bk11: 396a 3496645i bk12: 376a 3496336i bk13: 408a 3496183i bk14: 328a 3496823i bk15: 336a 3496498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0143904
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492760 n_act=607 n_pre=591 n_req=1652 n_rd=5804 n_write=201 bw_util=0.003431
n_activity=30379 dram_eff=0.3953
bk0: 304a 3496678i bk1: 320a 3496674i bk2: 308a 3496884i bk3: 320a 3496655i bk4: 348a 3496639i bk5: 368a 3496614i bk6: 412a 3496635i bk7: 380a 3496647i bk8: 384a 3496105i bk9: 396a 3495857i bk10: 436a 3495984i bk11: 420a 3495544i bk12: 376a 3496073i bk13: 356a 3496312i bk14: 336a 3496435i bk15: 340a 3496268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0227105
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3499963 n_nop=3492492 n_act=637 n_pre=621 n_req=1695 n_rd=6024 n_write=189 bw_util=0.00355
n_activity=31781 dram_eff=0.391
bk0: 324a 3496118i bk1: 328a 3496441i bk2: 340a 3496228i bk3: 320a 3495965i bk4: 380a 3496164i bk5: 368a 3496029i bk6: 404a 3495997i bk7: 424a 3495582i bk8: 432a 3496039i bk9: 404a 3496017i bk10: 428a 3495834i bk11: 428a 3495726i bk12: 360a 3496037i bk13: 372a 3496034i bk14: 368a 3495870i bk15: 344a 3495694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0296663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[2]: Access = 19354, Miss = 750, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19439, Miss = 758, Miss_rate = 0.039, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[10]: Access = 18792, Miss = 719, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 19295, Miss = 736, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[13]: Access = 19400, Miss = 752, Miss_rate = 0.039, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 22817, Miss = 727, Miss_rate = 0.032, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[19]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3454
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.4751
	minimum = 6
	maximum = 840
Network latency average = 25.2543
	minimum = 6
	maximum = 743
Slowest packet = 269873
Flit latency average = 21.8746
	minimum = 6
	maximum = 743
Slowest flit = 420336
Fragmentation average = 0.0379879
	minimum = 0
	maximum = 391
Injected packet rate average = 0.0181901
	minimum = 0.0135489 (at node 15)
	maximum = 0.0211585 (at node 45)
Accepted packet rate average = 0.0181901
	minimum = 0.0135489 (at node 15)
	maximum = 0.0211585 (at node 45)
Injected flit rate average = 0.0311146
	minimum = 0.0179206 (at node 18)
	maximum = 0.0451907 (at node 45)
Accepted flit rate average= 0.0311146
	minimum = 0.0269058 (at node 46)
	maximum = 0.0406089 (at node 6)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.7671 (11 samples)
	minimum = 6 (11 samples)
	maximum = 244 (11 samples)
Network latency average = 16.9173 (11 samples)
	minimum = 6 (11 samples)
	maximum = 179 (11 samples)
Flit latency average = 17.865 (11 samples)
	minimum = 6 (11 samples)
	maximum = 178.182 (11 samples)
Fragmentation average = 0.0034546 (11 samples)
	minimum = 0 (11 samples)
	maximum = 35.7273 (11 samples)
Injected packet rate average = 0.00966052 (11 samples)
	minimum = 0.00702126 (11 samples)
	maximum = 0.0233095 (11 samples)
Accepted packet rate average = 0.00966052 (11 samples)
	minimum = 0.00702126 (11 samples)
	maximum = 0.0233095 (11 samples)
Injected flit rate average = 0.0149465 (11 samples)
	minimum = 0.00843174 (11 samples)
	maximum = 0.0348709 (11 samples)
Accepted flit rate average = 0.0149465 (11 samples)
	minimum = 0.0108653 (11 samples)
	maximum = 0.0415256 (11 samples)
Injected packet size average = 1.54717 (11 samples)
Accepted packet size average = 1.54717 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 1 sec (3781 sec)
gpgpu_simulation_rate = 3959 (inst/sec)
gpgpu_simulation_rate = 1152 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 24917
gpu_sim_insn = 1431682
gpu_ipc =      57.4580
gpu_tot_sim_cycle = 4603510
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.5629
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 125414
gpu_stall_icnt2sh    = 485171
partiton_reqs_in_parallel = 548174
partiton_reqs_in_parallel_total    = 41342320
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0997
partiton_reqs_in_parallel_util = 548174
partiton_reqs_in_parallel_util_total    = 41342320
gpu_sim_cycle_parition_util = 24917
gpu_tot_sim_cycle_parition_util    = 1884768
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9358
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      38.9528 GB/Sec
L2_BW_total  =       9.0457 GB/Sec
gpu_total_sim_rate=4274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1028, 1178, 1147, 1076, 1440, 1432, 1533, 1029, 1327, 1091, 1200, 1115, 1075, 1270, 1032, 1151, 469, 627, 983, 768, 866, 1004, 495, 1046, 820, 526, 629, 669, 786, 630, 531, 968, 621, 820, 769, 1090, 818, 765, 948, 553, 680, 765, 439, 878, 751, 726, 869, 661, 768, 590, 810, 710, 710, 710, 826, 645, 876, 426, 827, 773, 827, 642, 509, 612, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 817261
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 803461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8914
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1083634	W0_Idle:53662188	W0_Scoreboard:39087565	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1297 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 4603509 
mrq_lat_table:12818 	292 	414 	1386 	760 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	379895 	44900 	3288 	1197 	1347 	981 	2654 	1321 	1176 	855 	1555 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	202047 	28046 	89938 	41503 	36676 	26440 	3120 	1337 	353 	1343 	972 	2663 	1310 	1176 	855 	1555 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149295 	58323 	77825 	6398 	141 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	25922 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1864 	59 	18 	27 	67 	107 	120 	108 	30 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        10        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         7         9        12        11        16        12        12         9        14        10        16        16 
dram[3]:        16        16        16        16         8        11         9         8         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        10        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14         9        15        14         8        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        10        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131     78143    110076    258088     91171    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    127644    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    148474    151088    164443 
dram[4]:    143274     50669     70326     67735    281729    215262    192869    175230    140670    201936    322650    275557    103932    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    161491    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106041    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     93764    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.515152  2.566667  2.305556  2.250000  3.083333  4.200000  2.727273  2.509434  2.577778  2.666667  3.378378  3.189189  3.000000  2.921053  3.333333  3.777778 
dram[1]:  2.785714  2.228571  2.166667  2.516129  2.558140  2.842105  2.425926  2.688889  2.926829  2.440000  2.360000  2.541667  2.850000  3.055556  3.258065  2.909091 
dram[2]:  2.333333  2.516129  2.363636  2.633333  2.804878  2.354167  2.500000  2.681818  3.500000  3.250000  2.886364  2.888889  3.000000  3.138889  3.058824  3.242424 
dram[3]:  2.607143  2.642857  2.862069  2.484848  2.804878  2.196079  2.479167  2.320000  2.562500  2.750000  2.460000  3.400000  3.277778  3.741935  2.857143  3.433333 
dram[4]:  2.612903  2.468750  2.612903  2.400000  3.027778  2.783784  2.972973  3.000000  3.000000  3.050000  2.822222  2.837209  2.478261  2.900000  3.181818  3.272727 
dram[5]:  2.171429  2.400000  2.147059  2.314286  2.973684  2.675000  2.825000  2.395833  3.000000  2.975000  2.785714  2.883721  2.590909  2.613636  3.333333  2.861111 
dram[6]:  2.352941  2.200000  2.250000  2.100000  2.789474  3.323529  2.553191  3.052632  2.906977  2.600000  2.818182  3.100000  2.973684  2.386364  3.151515  3.000000 
dram[7]:  2.857143  2.857143  2.500000  2.135135  3.000000  2.564103  2.586957  2.428571  2.976191  2.772727  2.886364  2.731707  2.800000  2.800000  2.742857  3.344828 
dram[8]:  3.153846  2.200000  2.194444  2.078947  2.763158  2.333333  2.360000  2.460000  2.354167  2.880952  2.510204  3.135135  2.853658  3.105263  3.032258  2.878788 
dram[9]:  2.111111  2.758621  2.393939  2.024390  2.717949  2.945946  2.630435  3.138889  2.825000  2.853658  3.230769  3.050000  2.775000  2.441860  2.638889  3.096774 
dram[10]:  2.157895  2.562500  2.230769  2.484848  2.642857  2.634146  2.510638  2.711111  2.530612  2.925000  2.795455  2.928571  2.717949  3.142857  2.861111  2.771429 
average row locality = 18600/6809 = 2.731679
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        83        76        81        79        94       100       102       111       100       103       106       102        97        95        88        89 
dram[1]:        77        78        77        77        94        91       111       105       102       105       102       105        98        93        89        84 
dram[2]:        77        78        76        78        98        97       104        97       102       100       111       114       106        97        92        95 
dram[3]:        73        74        82        81        98        95       102        99       106       104       107       102       101        99        88        90 
dram[4]:        81        79        80        83        93        86        94       106       104       105       111       105        98        99        93        95 
dram[5]:        76        72        72        80        97        90        93        93        94       103       101       108        98        99        88        91 
dram[6]:        80        77        80        82        90        96       102       100       108       113       107       108        97        89        92        87 
dram[7]:        79        80        83        77        98        83       102        98       108       106       110        95        96        96        85        86 
dram[8]:        82        77        77        77        87        96       102       103        97       104       106        99        94       102        82        84 
dram[9]:        76        80        77        80        87        92       103        95        96        99       109       105        94        89        84        85 
dram[10]:        81        82        85        80        95        92       101       106       108       101       107       107        90        93        92        86 
total reads: 16400
bank skew: 114/72 = 1.58
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      33796     36411     28754     37914     50746     50211     28121     44080     12812     14872     16135     11595     26635     24404     29644     27254
dram[1]:      34064     44083     45838     24227     48118     45809     41688     43867     13263     14537     25540     15165     19605     25290     28756     32513
dram[2]:      36593     35849     26404     32143     50978     46966     37737     31863     10990     16322     20853     16848     23851     25699     38316     34083
dram[3]:      39258     35961     29409     29468     67752     71188     45570     32959     14143     20501     23510     22735     24176     29081     33658     28642
dram[4]:      42136     31030     28515     25308     73560     74522     29973     31690     14697     10999     17918     20789     23461     25561     28241     25268
dram[5]:      34453     27388     21437     22039     66112     58379     25092     24095     16372     16425     21325     22047     27108     29630     26498     28457
dram[6]:      33187     28748     29786     28286     69266     57186     30117     28906     11015     17965     20473     18006     26162     26712     34778     27943
dram[7]:      39882     38844     35112     28456     54051     64018     28973     34902     14107     12514     17501     22292     28764     25629     32121     37161
dram[8]:      32297     42641     25913     34457     65568     54958     35083     29739     10164     11302     31316     19911     35398     37087     34051     35643
dram[9]:      30905     39361     32835     22300     51047     41895     20255     29827     16083     12913     24015     25133     23976     26767     29147     30353
dram[10]:      33094     34148     37200     22061     52946     49441     30080     30739     22242     15388     20547     25676     25870     23087     31664     26815
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538784 n_act=601 n_pre=585 n_req=1741 n_rd=6024 n_write=235 bw_util=0.00353
n_activity=31288 dram_eff=0.4001
bk0: 332a 3543006i bk1: 304a 3543198i bk2: 324a 3542554i bk3: 316a 3542385i bk4: 376a 3542860i bk5: 400a 3542346i bk6: 408a 3542492i bk7: 444a 3541733i bk8: 400a 3542036i bk9: 412a 3541869i bk10: 424a 3541932i bk11: 408a 3541927i bk12: 388a 3541996i bk13: 380a 3542152i bk14: 352a 3542345i bk15: 356a 3542130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0399517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538818 n_act=639 n_pre=623 n_req=1685 n_rd=5952 n_write=197 bw_util=0.003468
n_activity=31407 dram_eff=0.3916
bk0: 308a 3542659i bk1: 312a 3542794i bk2: 308a 3543386i bk3: 308a 3543154i bk4: 376a 3542832i bk5: 364a 3542883i bk6: 444a 3542236i bk7: 420a 3542367i bk8: 408a 3542342i bk9: 420a 3542222i bk10: 408a 3542432i bk11: 420a 3542135i bk12: 392a 3542520i bk13: 372a 3542681i bk14: 356a 3542812i bk15: 336a 3542192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0158286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538739 n_act=611 n_pre=595 n_req=1718 n_rd=6088 n_write=196 bw_util=0.003544
n_activity=31535 dram_eff=0.3985
bk0: 308a 3543053i bk1: 312a 3542755i bk2: 304a 3542370i bk3: 312a 3542592i bk4: 392a 3542546i bk5: 388a 3541918i bk6: 416a 3542300i bk7: 388a 3542262i bk8: 408a 3542514i bk9: 400a 3542566i bk10: 444a 3541875i bk11: 456a 3541743i bk12: 424a 3541961i bk13: 388a 3542330i bk14: 368a 3541959i bk15: 380a 3541825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0304109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538811 n_act=617 n_pre=601 n_req=1697 n_rd=6004 n_write=196 bw_util=0.003497
n_activity=32662 dram_eff=0.3796
bk0: 292a 3543735i bk1: 296a 3542928i bk2: 328a 3542864i bk3: 324a 3542404i bk4: 392a 3542732i bk5: 380a 3542428i bk6: 408a 3542657i bk7: 396a 3543242i bk8: 424a 3543130i bk9: 416a 3543242i bk10: 428a 3542444i bk11: 408a 3542313i bk12: 404a 3542451i bk13: 396a 3542291i bk14: 352a 3542506i bk15: 360a 3542336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538800 n_act=601 n_pre=585 n_req=1707 n_rd=6048 n_write=195 bw_util=0.003521
n_activity=31543 dram_eff=0.3958
bk0: 324a 3542514i bk1: 316a 3542433i bk2: 320a 3542347i bk3: 332a 3542341i bk4: 372a 3543038i bk5: 344a 3542936i bk6: 376a 3542803i bk7: 424a 3542070i bk8: 416a 3543079i bk9: 420a 3542526i bk10: 444a 3542339i bk11: 420a 3542325i bk12: 392a 3542629i bk13: 396a 3542842i bk14: 372a 3542670i bk15: 380a 3542495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538995 n_act=616 n_pre=600 n_req=1653 n_rd=5820 n_write=198 bw_util=0.003394
n_activity=30928 dram_eff=0.3892
bk0: 304a 3542947i bk1: 288a 3543202i bk2: 288a 3543676i bk3: 320a 3543014i bk4: 388a 3543004i bk5: 360a 3542692i bk6: 372a 3542606i bk7: 372a 3542461i bk8: 376a 3542802i bk9: 412a 3542821i bk10: 404a 3542713i bk11: 432a 3542091i bk12: 392a 3542442i bk13: 396a 3542517i bk14: 352a 3542684i bk15: 364a 3542265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.018265
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538766 n_act=627 n_pre=611 n_req=1701 n_rd=6032 n_write=193 bw_util=0.003511
n_activity=31322 dram_eff=0.3975
bk0: 320a 3543858i bk1: 308a 3543605i bk2: 320a 3542989i bk3: 328a 3542909i bk4: 360a 3543372i bk5: 384a 3542973i bk6: 408a 3542350i bk7: 400a 3542294i bk8: 432a 3542089i bk9: 452a 3542374i bk10: 428a 3542239i bk11: 432a 3542212i bk12: 388a 3542469i bk13: 356a 3542728i bk14: 368a 3543102i bk15: 348a 3542746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0240044
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538892 n_act=614 n_pre=598 n_req=1679 n_rd=5928 n_write=197 bw_util=0.003454
n_activity=31180 dram_eff=0.3929
bk0: 316a 3542683i bk1: 320a 3542441i bk2: 332a 3543172i bk3: 308a 3542855i bk4: 392a 3542966i bk5: 332a 3543356i bk6: 408a 3543010i bk7: 392a 3542928i bk8: 432a 3542969i bk9: 424a 3542349i bk10: 440a 3542321i bk11: 380a 3542346i bk12: 384a 3542541i bk13: 384a 3542376i bk14: 340a 3542673i bk15: 344a 3542770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0207764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538886 n_act=640 n_pre=624 n_req=1672 n_rd=5876 n_write=203 bw_util=0.003428
n_activity=32040 dram_eff=0.3795
bk0: 328a 3543373i bk1: 308a 3543011i bk2: 308a 3542898i bk3: 308a 3543203i bk4: 348a 3543051i bk5: 384a 3543120i bk6: 408a 3542952i bk7: 412a 3542763i bk8: 388a 3543076i bk9: 416a 3542746i bk10: 424a 3542712i bk11: 396a 3542911i bk12: 376a 3542602i bk13: 408a 3542449i bk14: 328a 3543089i bk15: 336a 3542764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0142027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3539026 n_act=607 n_pre=591 n_req=1652 n_rd=5804 n_write=201 bw_util=0.003387
n_activity=30379 dram_eff=0.3953
bk0: 304a 3542944i bk1: 320a 3542940i bk2: 308a 3543150i bk3: 320a 3542921i bk4: 348a 3542905i bk5: 368a 3542880i bk6: 412a 3542901i bk7: 380a 3542913i bk8: 384a 3542371i bk9: 396a 3542123i bk10: 436a 3542250i bk11: 420a 3541810i bk12: 376a 3542339i bk13: 356a 3542578i bk14: 336a 3542701i bk15: 340a 3542534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0224142
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3546229 n_nop=3538758 n_act=637 n_pre=621 n_req=1695 n_rd=6024 n_write=189 bw_util=0.003504
n_activity=31781 dram_eff=0.391
bk0: 324a 3542384i bk1: 328a 3542707i bk2: 340a 3542494i bk3: 320a 3542231i bk4: 380a 3542430i bk5: 368a 3542295i bk6: 404a 3542263i bk7: 424a 3541848i bk8: 432a 3542305i bk9: 404a 3542283i bk10: 428a 3542100i bk11: 428a 3541992i bk12: 360a 3542303i bk13: 372a 3542300i bk14: 368a 3542136i bk15: 344a 3541960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0292793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[2]: Access = 19726, Miss = 750, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[3]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[8]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19815, Miss = 758, Miss_rate = 0.038, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[10]: Access = 19168, Miss = 719, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[11]: Access = 19671, Miss = 736, Miss_rate = 0.037, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[12]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[13]: Access = 19772, Miss = 752, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 25237, Miss = 727, Miss_rate = 0.029, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[17]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[18]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[19]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[21]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3454
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.5707
	minimum = 6
	maximum = 588
Network latency average = 37.898
	minimum = 6
	maximum = 416
Slowest packet = 860942
Flit latency average = 47.3092
	minimum = 6
	maximum = 415
Slowest flit = 1431761
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00821962
	minimum = 0.00642158 (at node 0)
	maximum = 0.0485632 (at node 44)
Accepted packet rate average = 0.00821962
	minimum = 0.00642158 (at node 0)
	maximum = 0.0485632 (at node 44)
Injected flit rate average = 0.0123294
	minimum = 0.00923102 (at node 46)
	maximum = 0.0504094 (at node 44)
Accepted flit rate average= 0.0123294
	minimum = 0.00770589 (at node 0)
	maximum = 0.0952801 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.4174 (12 samples)
	minimum = 6 (12 samples)
	maximum = 272.667 (12 samples)
Network latency average = 18.6657 (12 samples)
	minimum = 6 (12 samples)
	maximum = 198.75 (12 samples)
Flit latency average = 20.3187 (12 samples)
	minimum = 6 (12 samples)
	maximum = 197.917 (12 samples)
Fragmentation average = 0.00316672 (12 samples)
	minimum = 0 (12 samples)
	maximum = 32.75 (12 samples)
Injected packet rate average = 0.00954045 (12 samples)
	minimum = 0.00697128 (12 samples)
	maximum = 0.0254139 (12 samples)
Accepted packet rate average = 0.00954045 (12 samples)
	minimum = 0.00697128 (12 samples)
	maximum = 0.0254139 (12 samples)
Injected flit rate average = 0.0147284 (12 samples)
	minimum = 0.00849835 (12 samples)
	maximum = 0.0361658 (12 samples)
Accepted flit rate average = 0.0147284 (12 samples)
	minimum = 0.010602 (12 samples)
	maximum = 0.0460051 (12 samples)
Injected packet size average = 1.54379 (12 samples)
Accepted packet size average = 1.54379 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 57 sec (3837 sec)
gpgpu_simulation_rate = 4274 (inst/sec)
gpgpu_simulation_rate = 1199 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 249262
gpu_sim_insn = 4962251
gpu_ipc =      19.9078
gpu_tot_sim_cycle = 5079994
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.2055
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 536654
gpu_stall_icnt2sh    = 1792954
partiton_reqs_in_parallel = 5072524
partiton_reqs_in_parallel_total    = 41890494
partiton_level_parallism =      20.3502
partiton_level_parallism_total  =       9.2447
partiton_reqs_in_parallel_util = 5072524
partiton_reqs_in_parallel_util_total    = 41890494
gpu_sim_cycle_parition_util = 248951
gpu_tot_sim_cycle_parition_util    = 1909685
partiton_level_parallism_util =      20.3756
partiton_level_parallism_util_total  =      21.7559
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     199.1330 GB/Sec
L2_BW_total  =      17.9682 GB/Sec
gpu_total_sim_rate=4749

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966772
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1674, 1916, 1761, 1623, 2102, 2019, 2096, 1605, 1811, 1709, 1780, 1767, 1709, 1981, 1592, 1849, 697, 901, 1349, 1033, 1155, 1255, 828, 1391, 1171, 803, 986, 984, 1091, 944, 874, 1193, 901, 1209, 1077, 1393, 1113, 1096, 1254, 928, 977, 1060, 778, 1157, 1085, 969, 1160, 998, 1077, 868, 1119, 941, 1034, 1030, 1126, 914, 1161, 668, 1085, 1130, 1132, 912, 804, 952, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 2327194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2295477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 26831
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2721418	W0_Idle:57487896	W0_Scoreboard:45028649	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1302 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 5079956 
mrq_lat_table:16244 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	772453 	159708 	5120 	3572 	2150 	1728 	3641 	4930 	3766 	4013 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	326516 	54533 	245319 	138385 	73738 	88555 	9069 	2882 	2201 	1998 	1740 	3624 	4955 	3718 	4033 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	221735 	170288 	258955 	30048 	4197 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	155912 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2159 	106 	72 	66 	89 	121 	143 	110 	30 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.640000  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.902439  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.571429  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.508772  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.760870  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.750000  2.565217  2.565217 
average row locality = 22170/8916 = 2.486541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      52440     51748     50973     57876     66914     64610     46402     60358     26740     29645     36772     38609     53945     63243     76325     81123
dram[1]:      50047     58563     61319     46174     65915     62358     57804     59699     26532     28377     54964     46277     49853     55663     79033     81080
dram[2]:      49953     51849     49050     52731     69269     64907     53225     46284     25102     30383     53416     54782     52631     64580     95021     73337
dram[3]:      52389     50361     51352     53588     82837     85944     58368     47733     28457     34509     53869     60936    101223     87187     77672     79149
dram[4]:      59682     47957     52481     48594     86151     82203     43102     46478     29967     25496     49297     57933     99460     83225     52292     47789
dram[5]:      48616     42451     46400     45805     80885     70169     38154     37365     28649     29816     67535     73890     76310     90472     66025     62680
dram[6]:      49361     45369     52904     53608     80555     73645     44299     43459     27838     33338     76561     70413     86360     76769     67080     45253
dram[7]:      55215     56356     56167     51891     72761     72023     43582     46995     30455     28296     88023     66368     79627     78023     65617     62691
dram[8]:      51617     56483     49648     54512     76011     71563     50579     45487     24922     26151     72433     71434     61149     63707     80801     66570
dram[9]:      46382     55957     52257     44993     62749     58418     36700     43086     29410     26208     73199     76196     47086     52645     66717     67399
dram[10]:      48701     53450     61385     47263     70130     65535     45656     47682     36264     30396     53792     69351     57865     53877     93883     65902
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=4000030 n_act=779 n_pre=763 n_req=2051 n_rd=7264 n_write=235 bw_util=0.003741
n_activity=40966 dram_eff=0.3661
bk0: 388a 4005480i bk1: 384a 4005596i bk2: 388a 4005045i bk3: 388a 4004828i bk4: 448a 4005445i bk5: 448a 4005010i bk6: 488a 4004910i bk7: 488a 4004307i bk8: 512a 4004336i bk9: 512a 4004127i bk10: 512a 4004196i bk11: 512a 4004179i bk12: 468a 4004338i bk13: 464a 4004526i bk14: 432a 4004732i bk15: 432a 4004583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0353892
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=3999962 n_act=834 n_pre=818 n_req=2012 n_rd=7260 n_write=197 bw_util=0.00372
n_activity=41745 dram_eff=0.3573
bk0: 384a 4005040i bk1: 384a 4005243i bk2: 388a 4005751i bk3: 388a 4005540i bk4: 448a 4005435i bk5: 448a 4005433i bk6: 488a 4004833i bk7: 488a 4004860i bk8: 512a 4004610i bk9: 512a 4004495i bk10: 512a 4004701i bk11: 512a 4004402i bk12: 468a 4004843i bk13: 468a 4004889i bk14: 428a 4005250i bk15: 432a 4004421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0140631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=4000027 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003722
n_activity=40921 dram_eff=0.3646
bk0: 384a 4005395i bk1: 384a 4005121i bk2: 388a 4004747i bk3: 388a 4004950i bk4: 448a 4005116i bk5: 448a 4004500i bk6: 488a 4004713i bk7: 488a 4004521i bk8: 512a 4004734i bk9: 512a 4004739i bk10: 512a 4004249i bk11: 512a 4004208i bk12: 468a 4004547i bk13: 468a 4004689i bk14: 432a 4004432i bk15: 432a 4004366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0269454
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=4000037 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003722
n_activity=42172 dram_eff=0.3538
bk0: 384a 4006047i bk1: 384a 4005237i bk2: 388a 4005331i bk3: 388a 4004924i bk4: 448a 4005319i bk5: 448a 4004974i bk6: 488a 4004978i bk7: 488a 4005581i bk8: 512a 4005563i bk9: 512a 4005583i bk10: 512a 4004854i bk11: 512a 4004538i bk12: 468a 4004951i bk13: 468a 4004693i bk14: 432a 4004960i bk15: 432a 4004660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0275398
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=4000040 n_act=796 n_pre=780 n_req=2010 n_rd=7260 n_write=195 bw_util=0.003719
n_activity=41365 dram_eff=0.3604
bk0: 384a 4004975i bk1: 384a 4004837i bk2: 388a 4004709i bk3: 388a 4004879i bk4: 448a 4005555i bk5: 448a 4005250i bk6: 488a 4004947i bk7: 488a 4004493i bk8: 512a 4005306i bk9: 512a 4004814i bk10: 512a 4004747i bk11: 508a 4004644i bk12: 464a 4005049i bk13: 464a 4005212i bk14: 436a 4005151i bk15: 436a 4005010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0262522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=3999963 n_act=833 n_pre=817 n_req=2013 n_rd=7260 n_write=198 bw_util=0.003721
n_activity=41810 dram_eff=0.3568
bk0: 384a 4005229i bk1: 384a 4005428i bk2: 388a 4005916i bk3: 388a 4005399i bk4: 448a 4005533i bk5: 448a 4005149i bk6: 488a 4004812i bk7: 488a 4004686i bk8: 512a 4004838i bk9: 508a 4005020i bk10: 512a 4004931i bk11: 512a 4004492i bk12: 464a 4004880i bk13: 464a 4005009i bk14: 436a 4005122i bk15: 436a 4004634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0162434
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=4000012 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003724
n_activity=41086 dram_eff=0.3634
bk0: 384a 4006295i bk1: 384a 4005877i bk2: 392a 4005285i bk3: 392a 4005338i bk4: 448a 4005883i bk5: 448a 4005481i bk6: 488a 4004809i bk7: 488a 4004726i bk8: 512a 4004433i bk9: 512a 4004846i bk10: 512a 4004659i bk11: 512a 4004593i bk12: 464a 4004902i bk13: 464a 4004973i bk14: 436a 4005615i bk15: 436a 4005180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0212573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=4000034 n_act=802 n_pre=786 n_req=2010 n_rd=7252 n_write=197 bw_util=0.003716
n_activity=41236 dram_eff=0.3613
bk0: 384a 4005180i bk1: 384a 4004854i bk2: 392a 4005708i bk3: 392a 4005193i bk4: 444a 4005512i bk5: 448a 4005749i bk6: 488a 4005446i bk7: 488a 4005234i bk8: 512a 4005282i bk9: 512a 4004739i bk10: 512a 4004751i bk11: 512a 4004490i bk12: 464a 4004883i bk13: 464a 4004650i bk14: 428a 4005032i bk15: 428a 4005191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0184639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=3999982 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003723
n_activity=42174 dram_eff=0.3539
bk0: 384a 4005866i bk1: 384a 4005412i bk2: 392a 4005353i bk3: 392a 4005586i bk4: 448a 4005494i bk5: 448a 4005726i bk6: 488a 4005425i bk7: 488a 4005187i bk8: 512a 4005149i bk9: 512a 4005098i bk10: 512a 4005082i bk11: 512a 4005117i bk12: 468a 4004840i bk13: 464a 4004943i bk14: 428a 4005487i bk15: 428a 4005127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0126094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=3999978 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003724
n_activity=41469 dram_eff=0.36
bk0: 384a 4005311i bk1: 384a 4005386i bk2: 392a 4005509i bk3: 392a 4005263i bk4: 448a 4005309i bk5: 448a 4005334i bk6: 492a 4005409i bk7: 492a 4005118i bk8: 512a 4004490i bk9: 512a 4004370i bk10: 512a 4004772i bk11: 512a 4004141i bk12: 464a 4004546i bk13: 464a 4004819i bk14: 428a 4005016i bk15: 428a 4004835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0198779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4009071 n_nop=3999978 n_act=830 n_pre=814 n_req=2004 n_rd=7260 n_write=189 bw_util=0.003716
n_activity=41814 dram_eff=0.3563
bk0: 384a 4004882i bk1: 384a 4005148i bk2: 392a 4005034i bk3: 392a 4004599i bk4: 448a 4004988i bk5: 448a 4004854i bk6: 492a 4004544i bk7: 492a 4004288i bk8: 512a 4004690i bk9: 512a 4004444i bk10: 512a 4004391i bk11: 512a 4004341i bk12: 464a 4004490i bk13: 460a 4004620i bk14: 428a 4004596i bk15: 428a 4004364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0259604

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 43376, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 43710, Miss = 907, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 42758, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 43662, Miss = 907, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 43975, Miss = 909, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 49294, Miss = 908, Miss_rate = 0.018, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3565
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274971
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.3554
	minimum = 6
	maximum = 876
Network latency average = 34.0122
	minimum = 6
	maximum = 821
Slowest packet = 889495
Flit latency average = 28.2099
	minimum = 6
	maximum = 821
Slowest flit = 1476652
Fragmentation average = 0.0568412
	minimum = 0
	maximum = 501
Injected packet rate average = 0.0420184
	minimum = 0.0312343 (at node 18)
	maximum = 0.0490249 (at node 40)
Accepted packet rate average = 0.0420184
	minimum = 0.0312343 (at node 18)
	maximum = 0.0490249 (at node 40)
Injected flit rate average = 0.0748067
	minimum = 0.0387365 (at node 18)
	maximum = 0.113062 (at node 40)
Accepted flit rate average= 0.0748067
	minimum = 0.0579714 (at node 46)
	maximum = 0.0999535 (at node 4)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7204 (13 samples)
	minimum = 6 (13 samples)
	maximum = 319.077 (13 samples)
Network latency average = 19.8462 (13 samples)
	minimum = 6 (13 samples)
	maximum = 246.615 (13 samples)
Flit latency average = 20.9257 (13 samples)
	minimum = 6 (13 samples)
	maximum = 245.846 (13 samples)
Fragmentation average = 0.00729552 (13 samples)
	minimum = 0 (13 samples)
	maximum = 68.7692 (13 samples)
Injected packet rate average = 0.0120388 (13 samples)
	minimum = 0.00883767 (13 samples)
	maximum = 0.0272302 (13 samples)
Accepted packet rate average = 0.0120388 (13 samples)
	minimum = 0.00883767 (13 samples)
	maximum = 0.0272302 (13 samples)
Injected flit rate average = 0.0193498 (13 samples)
	minimum = 0.0108244 (13 samples)
	maximum = 0.0420809 (13 samples)
Accepted flit rate average = 0.0193498 (13 samples)
	minimum = 0.0142458 (13 samples)
	maximum = 0.050155 (13 samples)
Injected packet size average = 1.60729 (13 samples)
Accepted packet size average = 1.60729 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 58 sec (4498 sec)
gpgpu_simulation_rate = 4749 (inst/sec)
gpgpu_simulation_rate = 1129 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 27193
gpu_sim_insn = 1323702
gpu_ipc =      48.6780
gpu_tot_sim_cycle = 5329337
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.2571
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 536654
gpu_stall_icnt2sh    = 1792961
partiton_reqs_in_parallel = 598246
partiton_reqs_in_parallel_total    = 46963018
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9244
partiton_reqs_in_parallel_util = 598246
partiton_reqs_in_parallel_util_total    = 46963018
gpu_sim_cycle_parition_util = 27193
gpu_tot_sim_cycle_parition_util    = 2158636
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7589
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      35.6926 GB/Sec
L2_BW_total  =      17.3097 GB/Sec
gpu_total_sim_rate=4979

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997492
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1746, 1988, 1833, 1695, 2174, 2091, 2168, 1677, 1883, 1781, 1852, 1839, 1781, 2053, 1664, 1921, 733, 937, 1385, 1069, 1191, 1291, 864, 1427, 1207, 839, 1022, 1020, 1127, 980, 910, 1229, 937, 1245, 1113, 1429, 1149, 1132, 1290, 964, 1013, 1096, 814, 1193, 1121, 1005, 1196, 1034, 1113, 904, 1155, 977, 1070, 1066, 1162, 950, 1197, 704, 1121, 1166, 1168, 948, 840, 988, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 2398527
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2365657
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 27984
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2824560	W0_Idle:58771223	W0_Scoreboard:45044882	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1304 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 5329336 
mrq_lat_table:16244 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	780122 	160911 	5168 	3662 	2437 	1935 	4040 	5267 	3766 	4013 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	328419 	54744 	245538 	139713 	77543 	89917 	9149 	2900 	2294 	2278 	1945 	4027 	5288 	3718 	4033 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	223498 	170555 	258973 	30048 	4197 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	164104 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2165 	110 	72 	66 	89 	124 	146 	113 	30 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.640000  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.902439  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.571429  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.508772  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.760870  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.750000  2.565217  2.565217 
average row locality = 22170/8916 = 2.486541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       116       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       107       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       127       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       127       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       111       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       115       107       107 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      55321     54617     51199     58100     67019     64705     46436     60394     26740     29645     36772     38609     53945     63243     79289     84027
dram[1]:      52930     61455     61543     46402     66030     62462     57838     59732     26532     28377     54964     46277     49853     55663     82059     84083
dram[2]:      52860     54743     49278     52961     69380     65016     53257     46315     25102     30383     53416     54782     52631     64580     98243     76522
dram[3]:      55272     53228     51577     53814     82949     86052     58400     47766     28457     34509     53869     60936    101223     87187     80975     82375
dram[4]:      61774     50046     52709     48821     86257     82308     43135     46510     29967     25496     49297     57933     99460     83225     55660     51082
dram[5]:      51502     45322     46650     46039     80991     70275     38184     37396     28649     29816     67535     73890     76310     90472     69595     66211
dram[6]:      52230     48228     53128     53828     80660     73746     44331     43491     27838     33338     76561     70413     86360     76769     70078     48181
dram[7]:      58059     59213     56385     52107     72873     72133     43614     47028     30455     28296     88023     66368     79627     78023     69195     66217
dram[8]:      54521     59378     49893     54754     76143     71681     50617     45523     24922     26151     72433     71434     64572     63707     84091     69807
dram[9]:      49176     58733     52476     45208     62850     58520     36728     43113     29410     26208     73199     76196     47086     52645     70120     70750
dram[10]:      51583     56331     61604     47481     70239     65639     45682     47710     36264     30396     53792     69351     57865     53877     96935     68859
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050522 n_act=779 n_pre=763 n_req=2051 n_rd=7264 n_write=235 bw_util=0.003694
n_activity=40966 dram_eff=0.3661
bk0: 388a 4055972i bk1: 384a 4056088i bk2: 388a 4055537i bk3: 388a 4055320i bk4: 448a 4055937i bk5: 448a 4055502i bk6: 488a 4055402i bk7: 488a 4054799i bk8: 512a 4054828i bk9: 512a 4054619i bk10: 512a 4054688i bk11: 512a 4054671i bk12: 468a 4054830i bk13: 464a 4055018i bk14: 432a 4055224i bk15: 432a 4055075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0349491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050454 n_act=834 n_pre=818 n_req=2012 n_rd=7260 n_write=197 bw_util=0.003674
n_activity=41745 dram_eff=0.3573
bk0: 384a 4055532i bk1: 384a 4055735i bk2: 388a 4056243i bk3: 388a 4056032i bk4: 448a 4055927i bk5: 448a 4055925i bk6: 488a 4055325i bk7: 488a 4055352i bk8: 512a 4055102i bk9: 512a 4054987i bk10: 512a 4055193i bk11: 512a 4054894i bk12: 468a 4055335i bk13: 468a 4055381i bk14: 428a 4055742i bk15: 432a 4054913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0138882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050519 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003675
n_activity=40921 dram_eff=0.3646
bk0: 384a 4055887i bk1: 384a 4055613i bk2: 388a 4055239i bk3: 388a 4055442i bk4: 448a 4055608i bk5: 448a 4054992i bk6: 488a 4055205i bk7: 488a 4055013i bk8: 512a 4055226i bk9: 512a 4055231i bk10: 512a 4054741i bk11: 512a 4054700i bk12: 468a 4055039i bk13: 468a 4055181i bk14: 432a 4054924i bk15: 432a 4054858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0266103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050529 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003675
n_activity=42172 dram_eff=0.3538
bk0: 384a 4056539i bk1: 384a 4055729i bk2: 388a 4055823i bk3: 388a 4055416i bk4: 448a 4055811i bk5: 448a 4055466i bk6: 488a 4055470i bk7: 488a 4056073i bk8: 512a 4056055i bk9: 512a 4056075i bk10: 512a 4055346i bk11: 512a 4055030i bk12: 468a 4055443i bk13: 468a 4055185i bk14: 432a 4055452i bk15: 432a 4055152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0271973
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050532 n_act=796 n_pre=780 n_req=2010 n_rd=7260 n_write=195 bw_util=0.003673
n_activity=41365 dram_eff=0.3604
bk0: 384a 4055467i bk1: 384a 4055329i bk2: 388a 4055201i bk3: 388a 4055371i bk4: 448a 4056047i bk5: 448a 4055742i bk6: 488a 4055439i bk7: 488a 4054985i bk8: 512a 4055798i bk9: 512a 4055306i bk10: 512a 4055239i bk11: 508a 4055136i bk12: 464a 4055541i bk13: 464a 4055704i bk14: 436a 4055643i bk15: 436a 4055502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0259257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050455 n_act=833 n_pre=817 n_req=2013 n_rd=7260 n_write=198 bw_util=0.003674
n_activity=41810 dram_eff=0.3568
bk0: 384a 4055721i bk1: 384a 4055920i bk2: 388a 4056408i bk3: 388a 4055891i bk4: 448a 4056025i bk5: 448a 4055641i bk6: 488a 4055304i bk7: 488a 4055178i bk8: 512a 4055330i bk9: 508a 4055512i bk10: 512a 4055423i bk11: 512a 4054984i bk12: 464a 4055372i bk13: 464a 4055501i bk14: 436a 4055614i bk15: 436a 4055126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0160414
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050504 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003678
n_activity=41086 dram_eff=0.3634
bk0: 384a 4056787i bk1: 384a 4056369i bk2: 392a 4055777i bk3: 392a 4055830i bk4: 448a 4056375i bk5: 448a 4055973i bk6: 488a 4055301i bk7: 488a 4055218i bk8: 512a 4054925i bk9: 512a 4055338i bk10: 512a 4055151i bk11: 512a 4055085i bk12: 464a 4055394i bk13: 464a 4055465i bk14: 436a 4056107i bk15: 436a 4055672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0209929
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050526 n_act=802 n_pre=786 n_req=2010 n_rd=7252 n_write=197 bw_util=0.00367
n_activity=41236 dram_eff=0.3613
bk0: 384a 4055672i bk1: 384a 4055346i bk2: 392a 4056200i bk3: 392a 4055685i bk4: 444a 4056004i bk5: 448a 4056241i bk6: 488a 4055938i bk7: 488a 4055726i bk8: 512a 4055774i bk9: 512a 4055231i bk10: 512a 4055243i bk11: 512a 4054982i bk12: 464a 4055375i bk13: 464a 4055142i bk14: 428a 4055524i bk15: 428a 4055683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0182342
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050474 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003677
n_activity=42174 dram_eff=0.3539
bk0: 384a 4056358i bk1: 384a 4055904i bk2: 392a 4055845i bk3: 392a 4056078i bk4: 448a 4055986i bk5: 448a 4056218i bk6: 488a 4055917i bk7: 488a 4055679i bk8: 512a 4055641i bk9: 512a 4055590i bk10: 512a 4055574i bk11: 512a 4055609i bk12: 468a 4055332i bk13: 464a 4055435i bk14: 428a 4055979i bk15: 428a 4055619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0124526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050470 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003678
n_activity=41469 dram_eff=0.36
bk0: 384a 4055803i bk1: 384a 4055878i bk2: 392a 4056001i bk3: 392a 4055755i bk4: 448a 4055801i bk5: 448a 4055826i bk6: 492a 4055901i bk7: 492a 4055610i bk8: 512a 4054982i bk9: 512a 4054862i bk10: 512a 4055264i bk11: 512a 4054633i bk12: 464a 4055038i bk13: 464a 4055311i bk14: 428a 4055508i bk15: 428a 4055327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0196307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4059563 n_nop=4050470 n_act=830 n_pre=814 n_req=2004 n_rd=7260 n_write=189 bw_util=0.00367
n_activity=41814 dram_eff=0.3563
bk0: 384a 4055374i bk1: 384a 4055640i bk2: 392a 4055526i bk3: 392a 4055091i bk4: 448a 4055480i bk5: 448a 4055346i bk6: 492a 4055036i bk7: 492a 4054780i bk8: 512a 4055182i bk9: 512a 4054936i bk10: 512a 4054883i bk11: 512a 4054833i bk12: 464a 4054982i bk13: 460a 4055112i bk14: 428a 4055088i bk15: 428a 4054856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0256375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 43748, Miss = 907, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 44086, Miss = 907, Miss_rate = 0.021, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 43134, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 44038, Miss = 907, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 44347, Miss = 909, Miss_rate = 0.020, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 51714, Miss = 908, Miss_rate = 0.018, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3565
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.6876
	minimum = 6
	maximum = 588
Network latency average = 37.9571
	minimum = 6
	maximum = 338
Slowest packet = 1928713
Flit latency average = 47.3395
	minimum = 6
	maximum = 337
Slowest flit = 3326760
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00753163
	minimum = 0.00588408 (at node 3)
	maximum = 0.0444984 (at node 44)
Accepted packet rate average = 0.00753163
	minimum = 0.00588408 (at node 3)
	maximum = 0.0444984 (at node 44)
Injected flit rate average = 0.0112974
	minimum = 0.00845837 (at node 46)
	maximum = 0.0461901 (at node 44)
Accepted flit rate average= 0.0112974
	minimum = 0.0070609 (at node 3)
	maximum = 0.0873051 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4323 (14 samples)
	minimum = 6 (14 samples)
	maximum = 338.286 (14 samples)
Network latency average = 21.1398 (14 samples)
	minimum = 6 (14 samples)
	maximum = 253.143 (14 samples)
Flit latency average = 22.8124 (14 samples)
	minimum = 6 (14 samples)
	maximum = 252.357 (14 samples)
Fragmentation average = 0.00677442 (14 samples)
	minimum = 0 (14 samples)
	maximum = 63.8571 (14 samples)
Injected packet rate average = 0.0117168 (14 samples)
	minimum = 0.0086267 (14 samples)
	maximum = 0.0284636 (14 samples)
Accepted packet rate average = 0.0117168 (14 samples)
	minimum = 0.0086267 (14 samples)
	maximum = 0.0284636 (14 samples)
Injected flit rate average = 0.0187746 (14 samples)
	minimum = 0.0106554 (14 samples)
	maximum = 0.0423744 (14 samples)
Accepted flit rate average = 0.0187746 (14 samples)
	minimum = 0.0137326 (14 samples)
	maximum = 0.0528086 (14 samples)
Injected packet size average = 1.60237 (14 samples)
Accepted packet size average = 1.60237 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 56 sec (4556 sec)
gpgpu_simulation_rate = 4979 (inst/sec)
gpgpu_simulation_rate = 1169 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 207323
gpu_sim_insn = 2978170
gpu_ipc =      14.3649
gpu_tot_sim_cycle = 5763882
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.4529
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 707302
gpu_stall_icnt2sh    = 2279593
partiton_reqs_in_parallel = 4390458
partiton_reqs_in_parallel_total    = 47561264
partiton_level_parallism =      21.1769
partiton_level_parallism_total  =       9.0133
partiton_reqs_in_parallel_util = 4390458
partiton_reqs_in_parallel_util_total    = 47561264
gpu_sim_cycle_parition_util = 206700
gpu_tot_sim_cycle_parition_util    = 2185829
partiton_level_parallism_util =      21.2407
partiton_level_parallism_util_total  =      21.7141
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      88.7707 GB/Sec
L2_BW_total  =      19.1977 GB/Sec
gpu_total_sim_rate=5137

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184232
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1898, 2146, 2021, 1832, 2397, 2283, 2345, 1813, 2066, 1958, 2079, 2048, 1948, 2260, 1902, 2110, 920, 1134, 1532, 1222, 1369, 1484, 1057, 1615, 1400, 975, 1189, 1157, 1351, 1198, 1089, 1382, 1126, 1448, 1351, 1682, 1342, 1305, 1443, 1111, 1151, 1243, 1008, 1345, 1288, 1172, 1389, 1226, 1281, 1057, 1330, 1202, 1324, 1270, 1351, 1168, 1451, 870, 1300, 1288, 1362, 1141, 1071, 1192, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2914073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2870805
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38382
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3149967	W0_Idle:62571850	W0_Scoreboard:50634516	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1271 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 5762912 
mrq_lat_table:16250 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	908230 	216199 	6804 	5607 	3406 	3113 	7162 	5721 	4399 	4850 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	388491 	57076 	285718 	173987 	96823 	112970 	14092 	4388 	3708 	3201 	3122 	7154 	5725 	4351 	4870 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262340 	223107 	343174 	40745 	5627 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	170462 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2462 	126 	96 	73 	99 	134 	166 	136 	38 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.607843  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.857143  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.543860  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.482759  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.723404  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.714286  2.565217  2.565217 
average row locality = 22176/8922 = 2.485541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      69982     70527     60998     66859     80598     73792     55047     69185     35229     37794     43536     45445     61598     69903     86227     89857
dram[1]:      72798     79078     70479     57409     78703     76596     66564     69047     35174     36875     63881     54171     56124     63075     88566     90681
dram[2]:      71318     71113     57770     62597     81330     78694     62736     54593     33138     38627     62455     62090     59818     71597    105806     84464
dram[3]:      73114     69847     60478     62209     95427     98267     66347     56048     37498     45012     61751     66836    107472     93645     89563     91111
dram[4]:      77911     64788     61657     58233     98602     96006     52243     55211     40296     36002     57121     64135    107532     89410     63431     59874
dram[5]:      68815     61588     58022     58156     94964     82481     45957     45200     37757     39147     76589     82142     83716     96846     77458     74391
dram[6]:      67952     64536     63066     63525     93736     86367     53866     49835     37198     42786     85244     77440     93823     84235     78065     54962
dram[7]:      72518     74588     66899     62229     83897     83193     52599     55833     39996     36606     97656     74579     87690     85248     77496     74323
dram[8]:      70307     73313     59344     66199     88717     83538     58872     53928     33566     34013     81355     80913     71734     70165     91991     77115
dram[9]:      64966     76041     64606     57152     75193     71351     47218     52411     38507     34557     82110     85141     53837     59091     77747     78336
dram[10]:      71172     71764     70379     56977     82874     78804     53780     56581     45840     39740     61993     77504     64314     61166    104054     74479
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435483 n_act=780 n_pre=764 n_req=2052 n_rd=7268 n_write=235 bw_util=0.003376
n_activity=41018 dram_eff=0.3658
bk0: 388a 4440938i bk1: 384a 4441054i bk2: 388a 4440504i bk3: 388a 4440287i bk4: 448a 4440904i bk5: 448a 4440469i bk6: 488a 4440369i bk7: 488a 4439766i bk8: 512a 4439795i bk9: 512a 4439586i bk10: 512a 4439656i bk11: 512a 4439639i bk12: 468a 4439798i bk13: 468a 4439954i bk14: 432a 4440190i bk15: 432a 4440041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0319219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435415 n_act=835 n_pre=819 n_req=2013 n_rd=7264 n_write=197 bw_util=0.003357
n_activity=41797 dram_eff=0.357
bk0: 384a 4440498i bk1: 384a 4440701i bk2: 388a 4441209i bk3: 388a 4440998i bk4: 448a 4440893i bk5: 448a 4440892i bk6: 488a 4440292i bk7: 488a 4440319i bk8: 512a 4440069i bk9: 512a 4439955i bk10: 512a 4440161i bk11: 512a 4439862i bk12: 468a 4440303i bk13: 468a 4440349i bk14: 432a 4440678i bk15: 432a 4439879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0126853
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435486 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003357
n_activity=40921 dram_eff=0.3646
bk0: 384a 4440854i bk1: 384a 4440580i bk2: 388a 4440206i bk3: 388a 4440409i bk4: 448a 4440575i bk5: 448a 4439959i bk6: 488a 4440172i bk7: 488a 4439980i bk8: 512a 4440193i bk9: 512a 4440198i bk10: 512a 4439708i bk11: 512a 4439667i bk12: 468a 4440006i bk13: 468a 4440148i bk14: 432a 4439891i bk15: 432a 4439825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0243054
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435496 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003357
n_activity=42172 dram_eff=0.3538
bk0: 384a 4441506i bk1: 384a 4440696i bk2: 388a 4440790i bk3: 388a 4440383i bk4: 448a 4440778i bk5: 448a 4440433i bk6: 488a 4440437i bk7: 488a 4441040i bk8: 512a 4441022i bk9: 512a 4441042i bk10: 512a 4440313i bk11: 512a 4439997i bk12: 468a 4440410i bk13: 468a 4440152i bk14: 432a 4440419i bk15: 432a 4440119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0248415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435493 n_act=797 n_pre=781 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003356
n_activity=41417 dram_eff=0.3602
bk0: 384a 4440434i bk1: 384a 4440296i bk2: 388a 4440168i bk3: 388a 4440338i bk4: 448a 4441014i bk5: 448a 4440709i bk6: 488a 4440406i bk7: 488a 4439952i bk8: 512a 4440765i bk9: 512a 4440273i bk10: 512a 4440207i bk11: 512a 4440072i bk12: 464a 4440507i bk13: 464a 4440670i bk14: 436a 4440610i bk15: 436a 4440469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0236801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435416 n_act=834 n_pre=818 n_req=2014 n_rd=7264 n_write=198 bw_util=0.003358
n_activity=41862 dram_eff=0.3565
bk0: 384a 4440688i bk1: 384a 4440887i bk2: 388a 4441375i bk3: 388a 4440858i bk4: 448a 4440992i bk5: 448a 4440608i bk6: 488a 4440271i bk7: 488a 4440145i bk8: 512a 4440297i bk9: 512a 4440448i bk10: 512a 4440389i bk11: 512a 4439951i bk12: 464a 4440339i bk13: 464a 4440468i bk14: 436a 4440581i bk15: 436a 4440093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0146519
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435471 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003359
n_activity=41086 dram_eff=0.3634
bk0: 384a 4441754i bk1: 384a 4441336i bk2: 392a 4440744i bk3: 392a 4440797i bk4: 448a 4441342i bk5: 448a 4440940i bk6: 488a 4440268i bk7: 488a 4440185i bk8: 512a 4439892i bk9: 512a 4440305i bk10: 512a 4440118i bk11: 512a 4440052i bk12: 464a 4440361i bk13: 464a 4440432i bk14: 436a 4441074i bk15: 436a 4440639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0191746
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435487 n_act=803 n_pre=787 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003354
n_activity=41288 dram_eff=0.361
bk0: 384a 4440639i bk1: 384a 4440313i bk2: 392a 4441168i bk3: 392a 4440653i bk4: 448a 4440940i bk5: 448a 4441207i bk6: 488a 4440904i bk7: 488a 4440692i bk8: 512a 4440741i bk9: 512a 4440198i bk10: 512a 4440210i bk11: 512a 4439949i bk12: 464a 4440342i bk13: 464a 4440109i bk14: 428a 4440491i bk15: 428a 4440650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0166549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435441 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003358
n_activity=42174 dram_eff=0.3539
bk0: 384a 4441325i bk1: 384a 4440871i bk2: 392a 4440812i bk3: 392a 4441045i bk4: 448a 4440953i bk5: 448a 4441185i bk6: 488a 4440884i bk7: 488a 4440646i bk8: 512a 4440608i bk9: 512a 4440557i bk10: 512a 4440541i bk11: 512a 4440576i bk12: 468a 4440299i bk13: 464a 4440402i bk14: 428a 4440946i bk15: 428a 4440586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.011374
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435437 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003359
n_activity=41469 dram_eff=0.36
bk0: 384a 4440770i bk1: 384a 4440845i bk2: 392a 4440968i bk3: 392a 4440722i bk4: 448a 4440768i bk5: 448a 4440793i bk6: 492a 4440868i bk7: 492a 4440577i bk8: 512a 4439949i bk9: 512a 4439829i bk10: 512a 4440231i bk11: 512a 4439600i bk12: 464a 4440005i bk13: 464a 4440278i bk14: 428a 4440475i bk15: 428a 4440294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0179304
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4444530 n_nop=4435431 n_act=831 n_pre=815 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003354
n_activity=41866 dram_eff=0.356
bk0: 384a 4440341i bk1: 384a 4440607i bk2: 392a 4440493i bk3: 392a 4440058i bk4: 448a 4440447i bk5: 448a 4440313i bk6: 492a 4440003i bk7: 492a 4439747i bk8: 512a 4440149i bk9: 512a 4439903i bk10: 512a 4439850i bk11: 512a 4439800i bk12: 464a 4439949i bk13: 464a 4440048i bk14: 428a 4440054i bk15: 428a 4439823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0234169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 52956, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52014, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 52760, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53232, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 60685, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3566
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289521
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.6463
	minimum = 6
	maximum = 722
Network latency average = 35.3259
	minimum = 6
	maximum = 685
Slowest packet = 1952862
Flit latency average = 28.1867
	minimum = 6
	maximum = 685
Slowest flit = 3468302
Fragmentation average = 0.0105166
	minimum = 0
	maximum = 410
Injected packet rate average = 0.0187312
	minimum = 0.0136599 (at node 1)
	maximum = 0.0216595 (at node 42)
Accepted packet rate average = 0.0187312
	minimum = 0.0136599 (at node 1)
	maximum = 0.0216595 (at node 42)
Injected flit rate average = 0.0322298
	minimum = 0.0141374 (at node 1)
	maximum = 0.0523606 (at node 38)
Accepted flit rate average= 0.0322298
	minimum = 0.0213918 (at node 35)
	maximum = 0.0470235 (at node 18)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.3132 (15 samples)
	minimum = 6 (15 samples)
	maximum = 363.867 (15 samples)
Network latency average = 22.0856 (15 samples)
	minimum = 6 (15 samples)
	maximum = 281.933 (15 samples)
Flit latency average = 23.1707 (15 samples)
	minimum = 6 (15 samples)
	maximum = 281.2 (15 samples)
Fragmentation average = 0.00702389 (15 samples)
	minimum = 0 (15 samples)
	maximum = 86.9333 (15 samples)
Injected packet rate average = 0.0121844 (15 samples)
	minimum = 0.00896225 (15 samples)
	maximum = 0.02801 (15 samples)
Accepted packet rate average = 0.0121844 (15 samples)
	minimum = 0.00896225 (15 samples)
	maximum = 0.02801 (15 samples)
Injected flit rate average = 0.0196717 (15 samples)
	minimum = 0.0108875 (15 samples)
	maximum = 0.0430402 (15 samples)
Accepted flit rate average = 0.0196717 (15 samples)
	minimum = 0.0142432 (15 samples)
	maximum = 0.0524229 (15 samples)
Injected packet size average = 1.61449 (15 samples)
Accepted packet size average = 1.61449 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 16 sec (4996 sec)
gpgpu_simulation_rate = 5137 (inst/sec)
gpgpu_simulation_rate = 1153 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 19452
gpu_sim_insn = 1122762
gpu_ipc =      57.7196
gpu_tot_sim_cycle = 6005484
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.4607
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 707302
gpu_stall_icnt2sh    = 2279593
partiton_reqs_in_parallel = 427944
partiton_reqs_in_parallel_total    = 51951722
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7220
partiton_reqs_in_parallel_util = 427944
partiton_reqs_in_parallel_util_total    = 51951722
gpu_sim_cycle_parition_util = 19452
gpu_tot_sim_cycle_parition_util    = 2392529
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7164
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      23.7983 GB/Sec
L2_BW_total  =      18.5024 GB/Sec
gpu_total_sim_rate=5320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208257
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1955, 2188, 2063, 1904, 2454, 2340, 2402, 1870, 2108, 2015, 2136, 2090, 1990, 2302, 1959, 2167, 956, 1170, 1568, 1258, 1390, 1505, 1093, 1651, 1421, 996, 1210, 1178, 1372, 1219, 1110, 1403, 1162, 1469, 1387, 1703, 1363, 1326, 1479, 1132, 1172, 1264, 1029, 1381, 1324, 1193, 1410, 1262, 1317, 1093, 1351, 1223, 1345, 1291, 1372, 1189, 1487, 906, 1321, 1309, 1383, 1162, 1092, 1213, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2934130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2890315
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3176588	W0_Idle:63566064	W0_Scoreboard:50652002	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1270 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 6005483 
mrq_lat_table:16250 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912360 	216582 	6859 	5608 	3453 	3200 	7291 	5773 	4399 	4850 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	390544 	57193 	285864 	174510 	98050 	113404 	14122 	4426 	3714 	3243 	3209 	7283 	5777 	4351 	4870 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	264205 	223287 	343177 	40745 	5627 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	173298 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2467 	126 	96 	73 	100 	136 	169 	137 	38 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.607843  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.857143  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.543860  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.482759  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.723404  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.714286  2.565217  2.565217 
average row locality = 22176/8922 = 2.485541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      70448     70795     61118     66992     80639     73811     55059     69191     35229     37794     43536     45445     61598     69903     87067     90596
dram[1]:      73079     79545     70622     57548     78750     76627     66570     69057     35174     36875     63881     54171     56124     63075     89433     91501
dram[2]:      71969     71579     57892     62725     81364     78729     62744     54604     33138     38627     62455     62090     59818     71597    106609     85527
dram[3]:      73389     70317     60623     62337     95456     98307     66352     56054     37498     45012     61751     66836    107472     93645     90860     92167
dram[4]:      78740     65614     61801     58372     98638     96039     52257     55223     40296     36002     57121     64135    107532     89410     64253     60714
dram[5]:      69279     61865     58163     58298     94993     82514     45967     45206     37757     39147     76589     82142     83716     96846     78679     74873
dram[6]:      68418     65377     63197     63659     93774     86393     53879     49840     37198     42786     85244     77440     93823     84235     79175     55714
dram[7]:      72800     75249     67036     62355     83931     83232     52612     55844     39996     36606     97656     74579     87690     85248     78604     75436
dram[8]:      70597     73954     59474     66318     88756     83585     58888     53942     33566     34013     81355     80913     72816     70165     92837     78032
dram[9]:      66186     76506     64732     57279     75232     71381     47226     52425     38507     34557     82110     85141     53837     59091     78668     79191
dram[10]:      71822     72227     70503     57106     82912     78836     53790     56589     45840     39740     61993     77504     64314     61166    104921     75376
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471601 n_act=780 n_pre=764 n_req=2052 n_rd=7268 n_write=235 bw_util=0.003349
n_activity=41018 dram_eff=0.3658
bk0: 388a 4477056i bk1: 384a 4477172i bk2: 388a 4476622i bk3: 388a 4476405i bk4: 448a 4477022i bk5: 448a 4476587i bk6: 488a 4476487i bk7: 488a 4475884i bk8: 512a 4475913i bk9: 512a 4475704i bk10: 512a 4475774i bk11: 512a 4475757i bk12: 468a 4475916i bk13: 468a 4476072i bk14: 432a 4476308i bk15: 432a 4476159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0316646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471533 n_act=835 n_pre=819 n_req=2013 n_rd=7264 n_write=197 bw_util=0.00333
n_activity=41797 dram_eff=0.357
bk0: 384a 4476616i bk1: 384a 4476819i bk2: 388a 4477327i bk3: 388a 4477116i bk4: 448a 4477011i bk5: 448a 4477010i bk6: 488a 4476410i bk7: 488a 4476437i bk8: 512a 4476187i bk9: 512a 4476073i bk10: 512a 4476279i bk11: 512a 4475980i bk12: 468a 4476421i bk13: 468a 4476467i bk14: 432a 4476796i bk15: 432a 4475997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.012583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471604 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00333
n_activity=40921 dram_eff=0.3646
bk0: 384a 4476972i bk1: 384a 4476698i bk2: 388a 4476324i bk3: 388a 4476527i bk4: 448a 4476693i bk5: 448a 4476077i bk6: 488a 4476290i bk7: 488a 4476098i bk8: 512a 4476311i bk9: 512a 4476316i bk10: 512a 4475826i bk11: 512a 4475785i bk12: 468a 4476124i bk13: 468a 4476266i bk14: 432a 4476009i bk15: 432a 4475943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0241095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471614 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00333
n_activity=42172 dram_eff=0.3538
bk0: 384a 4477624i bk1: 384a 4476814i bk2: 388a 4476908i bk3: 388a 4476501i bk4: 448a 4476896i bk5: 448a 4476551i bk6: 488a 4476555i bk7: 488a 4477158i bk8: 512a 4477140i bk9: 512a 4477160i bk10: 512a 4476431i bk11: 512a 4476115i bk12: 468a 4476528i bk13: 468a 4476270i bk14: 432a 4476537i bk15: 432a 4476237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0246413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471611 n_act=797 n_pre=781 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003329
n_activity=41417 dram_eff=0.3602
bk0: 384a 4476552i bk1: 384a 4476414i bk2: 388a 4476286i bk3: 388a 4476456i bk4: 448a 4477132i bk5: 448a 4476827i bk6: 488a 4476524i bk7: 488a 4476070i bk8: 512a 4476883i bk9: 512a 4476391i bk10: 512a 4476325i bk11: 512a 4476190i bk12: 464a 4476625i bk13: 464a 4476788i bk14: 436a 4476728i bk15: 436a 4476587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0234892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471534 n_act=834 n_pre=818 n_req=2014 n_rd=7264 n_write=198 bw_util=0.003331
n_activity=41862 dram_eff=0.3565
bk0: 384a 4476806i bk1: 384a 4477005i bk2: 388a 4477493i bk3: 388a 4476976i bk4: 448a 4477110i bk5: 448a 4476726i bk6: 488a 4476389i bk7: 488a 4476263i bk8: 512a 4476415i bk9: 512a 4476566i bk10: 512a 4476507i bk11: 512a 4476069i bk12: 464a 4476457i bk13: 464a 4476586i bk14: 436a 4476699i bk15: 436a 4476211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0145338
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471589 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003332
n_activity=41086 dram_eff=0.3634
bk0: 384a 4477872i bk1: 384a 4477454i bk2: 392a 4476862i bk3: 392a 4476915i bk4: 448a 4477460i bk5: 448a 4477058i bk6: 488a 4476386i bk7: 488a 4476303i bk8: 512a 4476010i bk9: 512a 4476423i bk10: 512a 4476236i bk11: 512a 4476170i bk12: 464a 4476479i bk13: 464a 4476550i bk14: 436a 4477192i bk15: 436a 4476757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.01902
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471605 n_act=803 n_pre=787 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003327
n_activity=41288 dram_eff=0.361
bk0: 384a 4476757i bk1: 384a 4476431i bk2: 392a 4477286i bk3: 392a 4476771i bk4: 448a 4477058i bk5: 448a 4477325i bk6: 488a 4477022i bk7: 488a 4476810i bk8: 512a 4476859i bk9: 512a 4476316i bk10: 512a 4476328i bk11: 512a 4476067i bk12: 464a 4476460i bk13: 464a 4476227i bk14: 428a 4476609i bk15: 428a 4476768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0165206
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471559 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003331
n_activity=42174 dram_eff=0.3539
bk0: 384a 4477443i bk1: 384a 4476989i bk2: 392a 4476930i bk3: 392a 4477163i bk4: 448a 4477071i bk5: 448a 4477303i bk6: 488a 4477002i bk7: 488a 4476764i bk8: 512a 4476726i bk9: 512a 4476675i bk10: 512a 4476659i bk11: 512a 4476694i bk12: 468a 4476417i bk13: 464a 4476520i bk14: 428a 4477064i bk15: 428a 4476704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0112823
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471555 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003332
n_activity=41469 dram_eff=0.36
bk0: 384a 4476888i bk1: 384a 4476963i bk2: 392a 4477086i bk3: 392a 4476840i bk4: 448a 4476886i bk5: 448a 4476911i bk6: 492a 4476986i bk7: 492a 4476695i bk8: 512a 4476067i bk9: 512a 4475947i bk10: 512a 4476349i bk11: 512a 4475718i bk12: 464a 4476123i bk13: 464a 4476396i bk14: 428a 4476593i bk15: 428a 4476412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0177858
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480648 n_nop=4471549 n_act=831 n_pre=815 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003327
n_activity=41866 dram_eff=0.356
bk0: 384a 4476459i bk1: 384a 4476725i bk2: 392a 4476611i bk3: 392a 4476176i bk4: 448a 4476565i bk5: 448a 4476431i bk6: 492a 4476121i bk7: 492a 4475865i bk8: 512a 4476267i bk9: 512a 4476021i bk10: 512a 4475968i bk11: 512a 4475918i bk12: 464a 4476067i bk13: 464a 4476166i bk14: 428a 4476172i bk15: 428a 4475941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0232281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 52732, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52205, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53415, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 61577, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3566
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292357
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 48.281
	minimum = 6
	maximum = 576
Network latency average = 27.6361
	minimum = 6
	maximum = 374
Slowest packet = 2337562
Flit latency average = 32.5377
	minimum = 6
	maximum = 373
Slowest flit = 4024489
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00502185
	minimum = 0.00339314 (at node 11)
	maximum = 0.0229294 (at node 44)
Accepted packet rate average = 0.00502185
	minimum = 0.00339314 (at node 11)
	maximum = 0.0229294 (at node 44)
Injected flit rate average = 0.00753277
	minimum = 0.00514112 (at node 11)
	maximum = 0.0252943 (at node 44)
Accepted flit rate average= 0.00753277
	minimum = 0.0050383 (at node 11)
	maximum = 0.0434939 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0612 (16 samples)
	minimum = 6 (16 samples)
	maximum = 377.125 (16 samples)
Network latency average = 22.4325 (16 samples)
	minimum = 6 (16 samples)
	maximum = 287.688 (16 samples)
Flit latency average = 23.7561 (16 samples)
	minimum = 6 (16 samples)
	maximum = 286.938 (16 samples)
Fragmentation average = 0.0065849 (16 samples)
	minimum = 0 (16 samples)
	maximum = 81.5 (16 samples)
Injected packet rate average = 0.0117368 (16 samples)
	minimum = 0.00861418 (16 samples)
	maximum = 0.0276925 (16 samples)
Accepted packet rate average = 0.0117368 (16 samples)
	minimum = 0.00861418 (16 samples)
	maximum = 0.0276925 (16 samples)
Injected flit rate average = 0.018913 (16 samples)
	minimum = 0.0105284 (16 samples)
	maximum = 0.041931 (16 samples)
Accepted flit rate average = 0.018913 (16 samples)
	minimum = 0.0136679 (16 samples)
	maximum = 0.0518648 (16 samples)
Injected packet size average = 1.61143 (16 samples)
Accepted packet size average = 1.61143 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 55 sec (5035 sec)
gpgpu_simulation_rate = 5320 (inst/sec)
gpgpu_simulation_rate = 1192 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 145335
gpu_sim_insn = 1288129
gpu_ipc =       8.8632
gpu_tot_sim_cycle = 6378041
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.4021
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 707302
gpu_stall_icnt2sh    = 2279593
partiton_reqs_in_parallel = 3197370
partiton_reqs_in_parallel_total    = 52379666
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.7138
partiton_reqs_in_parallel_util = 3197370
partiton_reqs_in_parallel_util_total    = 52379666
gpu_sim_cycle_parition_util = 145335
gpu_tot_sim_cycle_parition_util    = 2411981
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7326
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       5.7202 GB/Sec
L2_BW_total  =      17.5520 GB/Sec
gpu_total_sim_rate=5308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251973
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1978, 2266, 2186, 1927, 2477, 2363, 2495, 1893, 2131, 2038, 2159, 2113, 2068, 2325, 1982, 2190, 979, 1193, 1591, 1336, 1498, 1528, 1116, 1674, 1499, 1019, 1318, 1201, 1450, 1297, 1133, 1426, 1270, 1492, 1480, 1726, 1386, 1349, 1557, 1155, 1195, 1287, 1052, 1444, 1347, 1286, 1533, 1285, 1425, 1186, 1374, 1246, 1368, 1398, 1395, 1212, 1580, 929, 1444, 1402, 1406, 1240, 1115, 1306, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2934819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2891004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3183168	W0_Idle:67772254	W0_Scoreboard:53749592	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1267 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 6362347 
mrq_lat_table:16250 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	920824 	216582 	6859 	5608 	3586 	3224 	7323 	5821 	4423 	4896 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	397090 	57210 	285864 	174510 	99951 	113404 	14122 	4426 	3714 	3376 	3233 	7315 	5825 	4375 	4916 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	271972 	223555 	343190 	40745 	5627 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	174021 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2595 	127 	96 	76 	105 	144 	179 	152 	47 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.607843  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.857143  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.543860  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.482759  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.723404  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.714286  2.565217  2.565217 
average row locality = 22176/8922 = 2.485541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      70645     71894     61331     67019     80885     74356     55296     69266     36179     38325     43547     45476     61674     69966     87317     92080
dram[1]:      73297     79765     70993     58941     78832     76732     66641     69193     35242     37376     63917     54360     56164     63237     89561     91745
dram[2]:      72171     72254     58241     63269     82114     78813     62801     54646     33975     39968     62471     62111     61160     71625    106744     85766
dram[3]:      73580     70961     62192     62365     95547     99125     66654     56300     38545     46195     61915     66862    107534     93677     91772     92406
dram[4]:      79040     65925     62013     58410    100219     96118     52746     55447     41663     36398     57334     64336    108192     90089     65161     60849
dram[5]:      69601     62167     58229     58825     95099     82781     46029     45427     38385     39165     76660     82415     84582     97033     78827     75344
dram[6]:      69243     65681     63241     63846     94201     87507     53929     49887     37437     43097     85374     77468     93980     84270     79315     57048
dram[7]:      73095     75544     67234     62753     84013     83320     52842     56157     41649     37256     97777     74603     87714     86090     78737     76364
dram[8]:      72563     74262     59695     67299     88827     83840     58940     54129     34272     35670     81534     80986     74184     70240     93642     78622
dram[9]:      66396     76723     64770     57303     75336     71472     47676     52488     38583     34627     82160     85218     53872     59122     78808     79452
dram[10]:      72034     72405     70717     57635     83013     79683     54291     56835     46799     39883     62019     77578     64347     62159    105853     77004
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741465 n_act=780 n_pre=764 n_req=2052 n_rd=7268 n_write=235 bw_util=0.003159
n_activity=41018 dram_eff=0.3658
bk0: 388a 4746920i bk1: 384a 4747036i bk2: 388a 4746486i bk3: 388a 4746269i bk4: 448a 4746886i bk5: 448a 4746451i bk6: 488a 4746351i bk7: 488a 4745748i bk8: 512a 4745777i bk9: 512a 4745568i bk10: 512a 4745638i bk11: 512a 4745621i bk12: 468a 4745780i bk13: 468a 4745936i bk14: 432a 4746172i bk15: 432a 4746023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0298658
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741397 n_act=835 n_pre=819 n_req=2013 n_rd=7264 n_write=197 bw_util=0.003141
n_activity=41797 dram_eff=0.357
bk0: 384a 4746480i bk1: 384a 4746683i bk2: 388a 4747191i bk3: 388a 4746980i bk4: 448a 4746875i bk5: 448a 4746874i bk6: 488a 4746274i bk7: 488a 4746301i bk8: 512a 4746051i bk9: 512a 4745937i bk10: 512a 4746143i bk11: 512a 4745844i bk12: 468a 4746285i bk13: 468a 4746331i bk14: 432a 4746660i bk15: 432a 4745861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0118682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741468 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003141
n_activity=40921 dram_eff=0.3646
bk0: 384a 4746836i bk1: 384a 4746562i bk2: 388a 4746188i bk3: 388a 4746391i bk4: 448a 4746557i bk5: 448a 4745941i bk6: 488a 4746154i bk7: 488a 4745962i bk8: 512a 4746175i bk9: 512a 4746180i bk10: 512a 4745690i bk11: 512a 4745649i bk12: 468a 4745988i bk13: 468a 4746130i bk14: 432a 4745873i bk15: 432a 4745807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0227399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741478 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003141
n_activity=42172 dram_eff=0.3538
bk0: 384a 4747488i bk1: 384a 4746678i bk2: 388a 4746772i bk3: 388a 4746365i bk4: 448a 4746760i bk5: 448a 4746415i bk6: 488a 4746419i bk7: 488a 4747022i bk8: 512a 4747004i bk9: 512a 4747024i bk10: 512a 4746295i bk11: 512a 4745979i bk12: 468a 4746392i bk13: 468a 4746134i bk14: 432a 4746401i bk15: 432a 4746101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0232415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741475 n_act=797 n_pre=781 n_req=2011 n_rd=7264 n_write=195 bw_util=0.00314
n_activity=41417 dram_eff=0.3602
bk0: 384a 4746416i bk1: 384a 4746278i bk2: 388a 4746150i bk3: 388a 4746320i bk4: 448a 4746996i bk5: 448a 4746691i bk6: 488a 4746388i bk7: 488a 4745934i bk8: 512a 4746747i bk9: 512a 4746255i bk10: 512a 4746189i bk11: 512a 4746054i bk12: 464a 4746489i bk13: 464a 4746652i bk14: 436a 4746592i bk15: 436a 4746451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741398 n_act=834 n_pre=818 n_req=2014 n_rd=7264 n_write=198 bw_util=0.003142
n_activity=41862 dram_eff=0.3565
bk0: 384a 4746670i bk1: 384a 4746869i bk2: 388a 4747357i bk3: 388a 4746840i bk4: 448a 4746974i bk5: 448a 4746590i bk6: 488a 4746253i bk7: 488a 4746127i bk8: 512a 4746279i bk9: 512a 4746430i bk10: 512a 4746371i bk11: 512a 4745933i bk12: 464a 4746321i bk13: 464a 4746450i bk14: 436a 4746563i bk15: 436a 4746075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0137082
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741453 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003143
n_activity=41086 dram_eff=0.3634
bk0: 384a 4747736i bk1: 384a 4747318i bk2: 392a 4746726i bk3: 392a 4746779i bk4: 448a 4747324i bk5: 448a 4746922i bk6: 488a 4746250i bk7: 488a 4746167i bk8: 512a 4745874i bk9: 512a 4746287i bk10: 512a 4746100i bk11: 512a 4746034i bk12: 464a 4746343i bk13: 464a 4746414i bk14: 436a 4747056i bk15: 436a 4746621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0179395
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741469 n_act=803 n_pre=787 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003138
n_activity=41288 dram_eff=0.361
bk0: 384a 4746621i bk1: 384a 4746295i bk2: 392a 4747150i bk3: 392a 4746635i bk4: 448a 4746922i bk5: 448a 4747189i bk6: 488a 4746886i bk7: 488a 4746674i bk8: 512a 4746723i bk9: 512a 4746180i bk10: 512a 4746192i bk11: 512a 4745931i bk12: 464a 4746324i bk13: 464a 4746091i bk14: 428a 4746473i bk15: 428a 4746632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0155821
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741423 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003142
n_activity=42174 dram_eff=0.3539
bk0: 384a 4747307i bk1: 384a 4746853i bk2: 392a 4746794i bk3: 392a 4747027i bk4: 448a 4746935i bk5: 448a 4747167i bk6: 488a 4746866i bk7: 488a 4746628i bk8: 512a 4746590i bk9: 512a 4746539i bk10: 512a 4746523i bk11: 512a 4746558i bk12: 468a 4746281i bk13: 464a 4746384i bk14: 428a 4746928i bk15: 428a 4746568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0106414
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741419 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003143
n_activity=41469 dram_eff=0.36
bk0: 384a 4746752i bk1: 384a 4746827i bk2: 392a 4746950i bk3: 392a 4746704i bk4: 448a 4746750i bk5: 448a 4746775i bk6: 492a 4746850i bk7: 492a 4746559i bk8: 512a 4745931i bk9: 512a 4745811i bk10: 512a 4746213i bk11: 512a 4745582i bk12: 464a 4745987i bk13: 464a 4746260i bk14: 428a 4746457i bk15: 428a 4746276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0167755
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750512 n_nop=4741413 n_act=831 n_pre=815 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003138
n_activity=41866 dram_eff=0.356
bk0: 384a 4746323i bk1: 384a 4746589i bk2: 392a 4746475i bk3: 392a 4746040i bk4: 448a 4746429i bk5: 448a 4746295i bk6: 492a 4745985i bk7: 492a 4745729i bk8: 512a 4746131i bk9: 512a 4745885i bk10: 512a 4745832i bk11: 512a 4745782i bk12: 464a 4745931i bk13: 464a 4746030i bk14: 428a 4746036i bk15: 428a 4745805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0219086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 53119, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 53548, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52657, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53362, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53825, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 61962, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3566
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.26861
	minimum = 6
	maximum = 37
Network latency average = 7.26086
	minimum = 6
	maximum = 33
Slowest packet = 2345665
Flit latency average = 6.84384
	minimum = 6
	maximum = 32
Slowest flit = 4041801
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00120701
	minimum = 0.000774079 (at node 27)
	maximum = 0.00155504 (at node 38)
Accepted packet rate average = 0.00120701
	minimum = 0.000774079 (at node 27)
	maximum = 0.00155504 (at node 38)
Injected flit rate average = 0.00184045
	minimum = 0.000832565 (at node 27)
	maximum = 0.00303783 (at node 38)
Accepted flit rate average= 0.00184045
	minimum = 0.00134862 (at node 42)
	maximum = 0.00287269 (at node 14)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3087 (17 samples)
	minimum = 6 (17 samples)
	maximum = 357.118 (17 samples)
Network latency average = 21.54 (17 samples)
	minimum = 6 (17 samples)
	maximum = 272.706 (17 samples)
Flit latency average = 22.7613 (17 samples)
	minimum = 6 (17 samples)
	maximum = 271.941 (17 samples)
Fragmentation average = 0.00619755 (17 samples)
	minimum = 0 (17 samples)
	maximum = 76.7059 (17 samples)
Injected packet rate average = 0.0111174 (17 samples)
	minimum = 0.008153 (17 samples)
	maximum = 0.026155 (17 samples)
Accepted packet rate average = 0.0111174 (17 samples)
	minimum = 0.008153 (17 samples)
	maximum = 0.026155 (17 samples)
Injected flit rate average = 0.0179087 (17 samples)
	minimum = 0.00995801 (17 samples)
	maximum = 0.0396432 (17 samples)
Accepted flit rate average = 0.0179087 (17 samples)
	minimum = 0.0129432 (17 samples)
	maximum = 0.0489829 (17 samples)
Injected packet size average = 1.61087 (17 samples)
Accepted packet size average = 1.61087 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 9 sec (5289 sec)
gpgpu_simulation_rate = 5308 (inst/sec)
gpgpu_simulation_rate = 1205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 6161
gpu_sim_insn = 1114172
gpu_ipc =     180.8427
gpu_tot_sim_cycle = 6606352
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.4186
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 707302
gpu_stall_icnt2sh    = 2279593
partiton_reqs_in_parallel = 135542
partiton_reqs_in_parallel_total    = 55577036
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4332
partiton_reqs_in_parallel_util = 135542
partiton_reqs_in_parallel_util_total    = 55577036
gpu_sim_cycle_parition_util = 6161
gpu_tot_sim_cycle_parition_util    = 2557316
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7332
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =      31.8767 GB/Sec
L2_BW_total  =      16.9752 GB/Sec
gpu_total_sim_rate=5502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272483
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2020, 2308, 2228, 1969, 2519, 2405, 2537, 1935, 2173, 2080, 2201, 2155, 2110, 2367, 2024, 2232, 1000, 1214, 1612, 1357, 1519, 1549, 1137, 1695, 1520, 1040, 1339, 1222, 1471, 1318, 1154, 1447, 1291, 1513, 1501, 1747, 1407, 1370, 1578, 1176, 1216, 1308, 1073, 1465, 1368, 1307, 1554, 1306, 1446, 1207, 1395, 1267, 1389, 1419, 1416, 1233, 1601, 950, 1465, 1423, 1427, 1261, 1136, 1327, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2934819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2891004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3187954	W0_Idle:67930832	W0_Scoreboard:53882628	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1265 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 6606351 
mrq_lat_table:16250 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	922640 	216582 	6859 	5608 	3714 	3352 	7323 	5821 	4423 	4896 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	398885 	57226 	285864 	174510 	99956 	113404 	14122 	4426 	3714 	3504 	3361 	7315 	5825 	4375 	4916 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	273686 	223887 	343192 	40745 	5627 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	174045 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2598 	127 	96 	77 	106 	144 	179 	152 	47 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.607843  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.857143  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.543860  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.482759  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.723404  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.714286  2.565217  2.565217 
average row locality = 22176/8922 = 2.485541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      70689     71938     62026     67712     80885     74357     55296     69266     36179     38325     43547     45476     61674     69966     87319     92082
dram[1]:      73340     79809     71694     59639     78832     76732     66642     69193     35242     37376     63917     54360     56164     63237     89561     91745
dram[2]:      72216     72298     58730     63762     82114     78813     62802     54647     33975     39968     62471     62111     61160     71625    106744     85766
dram[3]:      73632     71012     62584     62757     95547     99125     66654     56300     38545     46195     61915     66862    107534     93677     91772     92406
dram[4]:      79089     65974     62407     58803    100219     96118     52746     55447     41663     36398     57334     64336    108192     90089     65161     60849
dram[5]:      69650     62217     58621     59216     95099     82781     46029     45427     38385     39165     76660     82415     84582     97033     78827     75346
dram[6]:      69294     65731     63620     64220     94203     87508     53929     49887     37437     43097     85374     77468     93980     84270     79315     57048
dram[7]:      73147     75596     67609     63128     84013     83320     52842     56157     41649     37256     97777     74603     87714     86090     78737     76364
dram[8]:      72613     74313     60275     67877     88827     83840     58940     54129     34272     35670     81534     80986     74189     70240     93642     78622
dram[9]:      66446     76773     65454     57978     75336     71472     47676     52488     38583     34627     82160     85218     53872     59122     78808     79452
dram[10]:      72083     72454     71400     58316     83013     79683     54291     56835     46799     39883     62019     77578     64347     62159    105853     77004
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752904 n_act=780 n_pre=764 n_req=2052 n_rd=7268 n_write=235 bw_util=0.003151
n_activity=41018 dram_eff=0.3658
bk0: 388a 4758359i bk1: 384a 4758475i bk2: 388a 4757925i bk3: 388a 4757708i bk4: 448a 4758325i bk5: 448a 4757890i bk6: 488a 4757790i bk7: 488a 4757187i bk8: 512a 4757216i bk9: 512a 4757007i bk10: 512a 4757077i bk11: 512a 4757060i bk12: 468a 4757219i bk13: 468a 4757375i bk14: 432a 4757611i bk15: 432a 4757462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0297941
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752836 n_act=835 n_pre=819 n_req=2013 n_rd=7264 n_write=197 bw_util=0.003134
n_activity=41797 dram_eff=0.357
bk0: 384a 4757919i bk1: 384a 4758122i bk2: 388a 4758630i bk3: 388a 4758419i bk4: 448a 4758314i bk5: 448a 4758313i bk6: 488a 4757713i bk7: 488a 4757740i bk8: 512a 4757490i bk9: 512a 4757376i bk10: 512a 4757582i bk11: 512a 4757283i bk12: 468a 4757724i bk13: 468a 4757770i bk14: 432a 4758099i bk15: 432a 4757300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0118397
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752907 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003133
n_activity=40921 dram_eff=0.3646
bk0: 384a 4758275i bk1: 384a 4758001i bk2: 388a 4757627i bk3: 388a 4757830i bk4: 448a 4757996i bk5: 448a 4757380i bk6: 488a 4757593i bk7: 488a 4757401i bk8: 512a 4757614i bk9: 512a 4757619i bk10: 512a 4757129i bk11: 512a 4757088i bk12: 468a 4757427i bk13: 468a 4757569i bk14: 432a 4757312i bk15: 432a 4757246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0226852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752917 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003133
n_activity=42172 dram_eff=0.3538
bk0: 384a 4758927i bk1: 384a 4758117i bk2: 388a 4758211i bk3: 388a 4757804i bk4: 448a 4758199i bk5: 448a 4757854i bk6: 488a 4757858i bk7: 488a 4758461i bk8: 512a 4758443i bk9: 512a 4758463i bk10: 512a 4757734i bk11: 512a 4757418i bk12: 468a 4757831i bk13: 468a 4757573i bk14: 432a 4757840i bk15: 432a 4757540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0231857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752914 n_act=797 n_pre=781 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003133
n_activity=41417 dram_eff=0.3602
bk0: 384a 4757855i bk1: 384a 4757717i bk2: 388a 4757589i bk3: 388a 4757759i bk4: 448a 4758435i bk5: 448a 4758130i bk6: 488a 4757827i bk7: 488a 4757373i bk8: 512a 4758186i bk9: 512a 4757694i bk10: 512a 4757628i bk11: 512a 4757493i bk12: 464a 4757928i bk13: 464a 4758091i bk14: 436a 4758031i bk15: 436a 4757890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0221017
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752837 n_act=834 n_pre=818 n_req=2014 n_rd=7264 n_write=198 bw_util=0.003134
n_activity=41862 dram_eff=0.3565
bk0: 384a 4758109i bk1: 384a 4758308i bk2: 388a 4758796i bk3: 388a 4758279i bk4: 448a 4758413i bk5: 448a 4758029i bk6: 488a 4757692i bk7: 488a 4757566i bk8: 512a 4757718i bk9: 512a 4757869i bk10: 512a 4757810i bk11: 512a 4757372i bk12: 464a 4757760i bk13: 464a 4757889i bk14: 436a 4758002i bk15: 436a 4757514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0136753
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752892 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003135
n_activity=41086 dram_eff=0.3634
bk0: 384a 4759175i bk1: 384a 4758757i bk2: 392a 4758165i bk3: 392a 4758218i bk4: 448a 4758763i bk5: 448a 4758361i bk6: 488a 4757689i bk7: 488a 4757606i bk8: 512a 4757313i bk9: 512a 4757726i bk10: 512a 4757539i bk11: 512a 4757473i bk12: 464a 4757782i bk13: 464a 4757853i bk14: 436a 4758495i bk15: 436a 4758060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0178964
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752908 n_act=803 n_pre=787 n_req=2011 n_rd=7256 n_write=197 bw_util=0.00313
n_activity=41288 dram_eff=0.361
bk0: 384a 4758060i bk1: 384a 4757734i bk2: 392a 4758589i bk3: 392a 4758074i bk4: 448a 4758361i bk5: 448a 4758628i bk6: 488a 4758325i bk7: 488a 4758113i bk8: 512a 4758162i bk9: 512a 4757619i bk10: 512a 4757631i bk11: 512a 4757370i bk12: 464a 4757763i bk13: 464a 4757530i bk14: 428a 4757912i bk15: 428a 4758071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0155447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752862 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003134
n_activity=42174 dram_eff=0.3539
bk0: 384a 4758746i bk1: 384a 4758292i bk2: 392a 4758233i bk3: 392a 4758466i bk4: 448a 4758374i bk5: 448a 4758606i bk6: 488a 4758305i bk7: 488a 4758067i bk8: 512a 4758029i bk9: 512a 4757978i bk10: 512a 4757962i bk11: 512a 4757997i bk12: 468a 4757720i bk13: 464a 4757823i bk14: 428a 4758367i bk15: 428a 4758007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0106158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752858 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003135
n_activity=41469 dram_eff=0.36
bk0: 384a 4758191i bk1: 384a 4758266i bk2: 392a 4758389i bk3: 392a 4758143i bk4: 448a 4758189i bk5: 448a 4758214i bk6: 492a 4758289i bk7: 492a 4757998i bk8: 512a 4757370i bk9: 512a 4757250i bk10: 512a 4757652i bk11: 512a 4757021i bk12: 464a 4757426i bk13: 464a 4757699i bk14: 428a 4757896i bk15: 428a 4757715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0167352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4761951 n_nop=4752852 n_act=831 n_pre=815 n_req=2005 n_rd=7264 n_write=189 bw_util=0.00313
n_activity=41866 dram_eff=0.356
bk0: 384a 4757762i bk1: 384a 4758028i bk2: 392a 4757914i bk3: 392a 4757479i bk4: 448a 4757868i bk5: 448a 4757734i bk6: 492a 4757424i bk7: 492a 4757168i bk8: 512a 4757570i bk9: 512a 4757324i bk10: 512a 4757271i bk11: 512a 4757221i bk12: 464a 4757370i bk13: 464a 4757469i bk14: 428a 4757475i bk15: 428a 4757244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.021856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 53212, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 53644, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52753, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53459, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53918, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 62060, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3566
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.29778
	minimum = 6
	maximum = 31
Network latency average = 8.25507
	minimum = 6
	maximum = 31
Slowest packet = 2365464
Flit latency average = 8.10923
	minimum = 6
	maximum = 30
Slowest flit = 4066904
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00672673
	minimum = 0.00519438 (at node 11)
	maximum = 0.0079539 (at node 44)
Accepted packet rate average = 0.00672673
	minimum = 0.00519438 (at node 11)
	maximum = 0.0079539 (at node 44)
Injected flit rate average = 0.0100901
	minimum = 0.00519438 (at node 11)
	maximum = 0.0156643 (at node 34)
Accepted flit rate average= 0.0100901
	minimum = 0.00746693 (at node 31)
	maximum = 0.0136353 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8081 (18 samples)
	minimum = 6 (18 samples)
	maximum = 339 (18 samples)
Network latency average = 20.802 (18 samples)
	minimum = 6 (18 samples)
	maximum = 259.278 (18 samples)
Flit latency average = 21.9473 (18 samples)
	minimum = 6 (18 samples)
	maximum = 258.5 (18 samples)
Fragmentation average = 0.00585324 (18 samples)
	minimum = 0 (18 samples)
	maximum = 72.4444 (18 samples)
Injected packet rate average = 0.0108735 (18 samples)
	minimum = 0.00798863 (18 samples)
	maximum = 0.0251438 (18 samples)
Accepted packet rate average = 0.0108735 (18 samples)
	minimum = 0.00798863 (18 samples)
	maximum = 0.0251438 (18 samples)
Injected flit rate average = 0.0174743 (18 samples)
	minimum = 0.00969336 (18 samples)
	maximum = 0.038311 (18 samples)
Accepted flit rate average = 0.0174743 (18 samples)
	minimum = 0.012639 (18 samples)
	maximum = 0.0470192 (18 samples)
Injected packet size average = 1.60706 (18 samples)
Accepted packet size average = 1.60706 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 25 sec (5305 sec)
gpgpu_simulation_rate = 5502 (inst/sec)
gpgpu_simulation_rate = 1245 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 9792
gpu_sim_insn = 1245371
gpu_ipc =     127.1825
gpu_tot_sim_cycle = 6843366
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.4475
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 707302
gpu_stall_icnt2sh    = 2279593
partiton_reqs_in_parallel = 215424
partiton_reqs_in_parallel_total    = 55712578
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.1726
partiton_reqs_in_parallel_util = 215424
partiton_reqs_in_parallel_util_total    = 55712578
gpu_sim_cycle_parition_util = 9792
gpu_tot_sim_cycle_parition_util    = 2563477
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7342
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      20.1339 GB/Sec
L2_BW_total  =      16.4160 GB/Sec
gpu_total_sim_rate=5714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295115
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2043, 2331, 2251, 1992, 2542, 2428, 2560, 1958, 2196, 2103, 2224, 2178, 2133, 2390, 2047, 2255, 1023, 1237, 1635, 1380, 1542, 1572, 1160, 1718, 1543, 1063, 1362, 1245, 1494, 1341, 1177, 1470, 1314, 1536, 1524, 1770, 1430, 1393, 1601, 1199, 1239, 1331, 1096, 1488, 1391, 1330, 1577, 1329, 1469, 1230, 1418, 1290, 1412, 1442, 1439, 1256, 1624, 973, 1488, 1446, 1450, 1284, 1159, 1350, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2934819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2891004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3194221	W0_Idle:68224828	W0_Scoreboard:54027066	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1264 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 6842341 
mrq_lat_table:16250 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	924463 	216582 	6859 	5608 	3842 	3481 	7323 	5821 	4423 	4896 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	400413 	57231 	285864 	174510 	100246 	113404 	14122 	4426 	3714 	3632 	3490 	7315 	5825 	4375 	4916 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	275607 	224040 	343192 	40745 	5627 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	174051 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2605 	127 	96 	78 	107 	145 	179 	152 	47 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.607843  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.857143  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.543860  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.482759  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.723404  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.714286  2.565217  2.565217 
average row locality = 22176/8922 = 2.485541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      71154     72399     62026     67712     80885     74357     55296     69267     36179     38325     43549     45476     61674     69966     87484     92244
dram[1]:      73807     80278     71694     59639     78834     76734     66642     69193     35242     37376     63917     54360     56164     63237     89724     91970
dram[2]:      72690     72768     58730     63762     82114     78813     62802     54647     33975     39968     62471     62111     61162     71625    106911     85931
dram[3]:      74100     71478     62584     62757     95547     99125     66654     56300     38545     46195     61917     66862    107537     93677     91933     92564
dram[4]:      79558     66439     62407     58803    100219     96119     52746     55449     41663     36398     57334     64336    108192     90089     65318     61005
dram[5]:      69905     62471     58621     59216     95099     82781     46029     45427     38385     39165     76660     82418     84582     97033     78984     75504
dram[6]:      69553     65985     63620     64220     94203     87508     53929     49887     37437     43097     85374     77468     93980     84270     79558     57289
dram[7]:      73401     75851     67609     63128     84013     83322     52842     56157     41649     37256     97777     74603     87714     86090     78990     76614
dram[8]:      72871     74569     60275     67877     88827     83840     58940     54130     34272     35670     81534     80986     74189     70240     93889     78869
dram[9]:      66697     77023     65454     57978     75336     71472     47676     52488     38583     34627     82160     85218     53872     59122     79061     79701
dram[10]:      72332     72704     71400     58316     83013     79683     54291     56835     46799     39885     62019     77580     64347     62162    106102     77251
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771085 n_act=780 n_pre=764 n_req=2052 n_rd=7268 n_write=235 bw_util=0.003139
n_activity=41018 dram_eff=0.3658
bk0: 388a 4776540i bk1: 384a 4776656i bk2: 388a 4776106i bk3: 388a 4775889i bk4: 448a 4776506i bk5: 448a 4776071i bk6: 488a 4775971i bk7: 488a 4775368i bk8: 512a 4775397i bk9: 512a 4775188i bk10: 512a 4775258i bk11: 512a 4775241i bk12: 468a 4775400i bk13: 468a 4775556i bk14: 432a 4775792i bk15: 432a 4775643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771017 n_act=835 n_pre=819 n_req=2013 n_rd=7264 n_write=197 bw_util=0.003122
n_activity=41797 dram_eff=0.357
bk0: 384a 4776100i bk1: 384a 4776303i bk2: 388a 4776811i bk3: 388a 4776600i bk4: 448a 4776495i bk5: 448a 4776494i bk6: 488a 4775894i bk7: 488a 4775921i bk8: 512a 4775671i bk9: 512a 4775557i bk10: 512a 4775763i bk11: 512a 4775464i bk12: 468a 4775905i bk13: 468a 4775951i bk14: 432a 4776280i bk15: 432a 4775481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0117947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771088 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003121
n_activity=40921 dram_eff=0.3646
bk0: 384a 4776456i bk1: 384a 4776182i bk2: 388a 4775808i bk3: 388a 4776011i bk4: 448a 4776177i bk5: 448a 4775561i bk6: 488a 4775774i bk7: 488a 4775582i bk8: 512a 4775795i bk9: 512a 4775800i bk10: 512a 4775310i bk11: 512a 4775269i bk12: 468a 4775608i bk13: 468a 4775750i bk14: 432a 4775493i bk15: 432a 4775427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.022599
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771098 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.003121
n_activity=42172 dram_eff=0.3538
bk0: 384a 4777108i bk1: 384a 4776298i bk2: 388a 4776392i bk3: 388a 4775985i bk4: 448a 4776380i bk5: 448a 4776035i bk6: 488a 4776039i bk7: 488a 4776642i bk8: 512a 4776624i bk9: 512a 4776644i bk10: 512a 4775915i bk11: 512a 4775599i bk12: 468a 4776012i bk13: 468a 4775754i bk14: 432a 4776021i bk15: 432a 4775721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771095 n_act=797 n_pre=781 n_req=2011 n_rd=7264 n_write=195 bw_util=0.003121
n_activity=41417 dram_eff=0.3602
bk0: 384a 4776036i bk1: 384a 4775898i bk2: 388a 4775770i bk3: 388a 4775940i bk4: 448a 4776616i bk5: 448a 4776311i bk6: 488a 4776008i bk7: 488a 4775554i bk8: 512a 4776367i bk9: 512a 4775875i bk10: 512a 4775809i bk11: 512a 4775674i bk12: 464a 4776109i bk13: 464a 4776272i bk14: 436a 4776212i bk15: 436a 4776071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0220176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771018 n_act=834 n_pre=818 n_req=2014 n_rd=7264 n_write=198 bw_util=0.003122
n_activity=41862 dram_eff=0.3565
bk0: 384a 4776290i bk1: 384a 4776489i bk2: 388a 4776977i bk3: 388a 4776460i bk4: 448a 4776594i bk5: 448a 4776210i bk6: 488a 4775873i bk7: 488a 4775747i bk8: 512a 4775899i bk9: 512a 4776050i bk10: 512a 4775991i bk11: 512a 4775553i bk12: 464a 4775941i bk13: 464a 4776070i bk14: 436a 4776183i bk15: 436a 4775695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0136233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771073 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003123
n_activity=41086 dram_eff=0.3634
bk0: 384a 4777356i bk1: 384a 4776938i bk2: 392a 4776346i bk3: 392a 4776399i bk4: 448a 4776944i bk5: 448a 4776542i bk6: 488a 4775870i bk7: 488a 4775787i bk8: 512a 4775494i bk9: 512a 4775907i bk10: 512a 4775720i bk11: 512a 4775654i bk12: 464a 4775963i bk13: 464a 4776034i bk14: 436a 4776676i bk15: 436a 4776241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0178284
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771089 n_act=803 n_pre=787 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003118
n_activity=41288 dram_eff=0.361
bk0: 384a 4776241i bk1: 384a 4775915i bk2: 392a 4776770i bk3: 392a 4776255i bk4: 448a 4776542i bk5: 448a 4776809i bk6: 488a 4776506i bk7: 488a 4776294i bk8: 512a 4776343i bk9: 512a 4775800i bk10: 512a 4775812i bk11: 512a 4775551i bk12: 464a 4775944i bk13: 464a 4775711i bk14: 428a 4776093i bk15: 428a 4776252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0154856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771043 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003123
n_activity=42174 dram_eff=0.3539
bk0: 384a 4776927i bk1: 384a 4776473i bk2: 392a 4776414i bk3: 392a 4776647i bk4: 448a 4776555i bk5: 448a 4776787i bk6: 488a 4776486i bk7: 488a 4776248i bk8: 512a 4776210i bk9: 512a 4776159i bk10: 512a 4776143i bk11: 512a 4776178i bk12: 468a 4775901i bk13: 464a 4776004i bk14: 428a 4776548i bk15: 428a 4776188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0105754
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771039 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003123
n_activity=41469 dram_eff=0.36
bk0: 384a 4776372i bk1: 384a 4776447i bk2: 392a 4776570i bk3: 392a 4776324i bk4: 448a 4776370i bk5: 448a 4776395i bk6: 492a 4776470i bk7: 492a 4776179i bk8: 512a 4775551i bk9: 512a 4775431i bk10: 512a 4775833i bk11: 512a 4775202i bk12: 464a 4775607i bk13: 464a 4775880i bk14: 428a 4776077i bk15: 428a 4775896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0166715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4780132 n_nop=4771033 n_act=831 n_pre=815 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003118
n_activity=41866 dram_eff=0.356
bk0: 384a 4775943i bk1: 384a 4776209i bk2: 392a 4776095i bk3: 392a 4775660i bk4: 448a 4776049i bk5: 448a 4775915i bk6: 492a 4775605i bk7: 492a 4775349i bk8: 512a 4775751i bk9: 512a 4775505i bk10: 512a 4775452i bk11: 512a 4775402i bk12: 464a 4775551i bk13: 464a 4775650i bk14: 428a 4775656i bk15: 428a 4775425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0217728

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 53738, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52845, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53554, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 54010, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 62152, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3566
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.58053
	minimum = 6
	maximum = 26
Network latency average = 7.57957
	minimum = 6
	maximum = 26
Slowest packet = 2369651
Flit latency average = 7.31587
	minimum = 6
	maximum = 25
Slowest flit = 4073204
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00424858
	minimum = 0.00326814 (at node 0)
	maximum = 0.00510647 (at node 28)
Accepted packet rate average = 0.00424858
	minimum = 0.00326814 (at node 0)
	maximum = 0.00510647 (at node 28)
Injected flit rate average = 0.00637287
	minimum = 0.00326814 (at node 0)
	maximum = 0.0101619 (at node 28)
Accepted flit rate average= 0.00637287
	minimum = 0.00469795 (at node 35)
	maximum = 0.00908952 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4277 (19 samples)
	minimum = 6 (19 samples)
	maximum = 322.526 (19 samples)
Network latency average = 20.106 (19 samples)
	minimum = 6 (19 samples)
	maximum = 247 (19 samples)
Flit latency average = 21.1772 (19 samples)
	minimum = 6 (19 samples)
	maximum = 246.211 (19 samples)
Fragmentation average = 0.00554518 (19 samples)
	minimum = 0 (19 samples)
	maximum = 68.6316 (19 samples)
Injected packet rate average = 0.0105248 (19 samples)
	minimum = 0.00774018 (19 samples)
	maximum = 0.0240892 (19 samples)
Accepted packet rate average = 0.0105248 (19 samples)
	minimum = 0.00774018 (19 samples)
	maximum = 0.0240892 (19 samples)
Injected flit rate average = 0.0168901 (19 samples)
	minimum = 0.00935519 (19 samples)
	maximum = 0.0368295 (19 samples)
Accepted flit rate average = 0.0168901 (19 samples)
	minimum = 0.012221 (19 samples)
	maximum = 0.0450229 (19 samples)
Injected packet size average = 1.60479 (19 samples)
Accepted packet size average = 1.60479 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 46 sec (5326 sec)
gpgpu_simulation_rate = 5714 (inst/sec)
gpgpu_simulation_rate = 1284 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 966
gpu_sim_insn = 1114112
gpu_ipc =    1153.3251
gpu_tot_sim_cycle = 7066482
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.4648
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 707302
gpu_stall_icnt2sh    = 2279595
partiton_reqs_in_parallel = 21252
partiton_reqs_in_parallel_total    = 55928002
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9176
partiton_reqs_in_parallel_util = 21252
partiton_reqs_in_parallel_util_total    = 55928002
gpu_sim_cycle_parition_util = 966
gpu_tot_sim_cycle_parition_util    = 2573269
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7343
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.9499 GB/Sec
L2_BW_total  =      15.9252 GB/Sec
gpu_total_sim_rate=5917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5450
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15158
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315595
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5450
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15158
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2064, 2352, 2272, 2013, 2563, 2449, 2581, 1979, 2217, 2124, 2245, 2199, 2154, 2411, 2068, 2276, 1044, 1258, 1656, 1401, 1563, 1593, 1181, 1739, 1564, 1084, 1383, 1266, 1515, 1362, 1198, 1491, 1335, 1557, 1545, 1791, 1451, 1414, 1622, 1220, 1260, 1352, 1117, 1509, 1412, 1351, 1598, 1350, 1490, 1251, 1439, 1311, 1433, 1463, 1460, 1277, 1645, 994, 1509, 1467, 1471, 1305, 1180, 1371, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2934819
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2891004
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38929
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3198567	W0_Idle:68227818	W0_Scoreboard:54038708	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 914 
maxdqlatency = 0 
maxmflatency = 255096 
averagemflatency = 1264 
max_icnt2mem_latency = 254843 
max_icnt2sh_latency = 6842341 
mrq_lat_table:16250 	314 	454 	1439 	789 	884 	795 	631 	482 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	926511 	216582 	6859 	5608 	3842 	3481 	7323 	5821 	4423 	4896 	1766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	402360 	57263 	285864 	174510 	100315 	113404 	14122 	4426 	3714 	3632 	3490 	7315 	5825 	4375 	4916 	1746 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	277359 	224334 	343194 	40745 	5627 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1626 	119480 	174051 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2607 	127 	96 	78 	107 	145 	179 	152 	47 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        17        17        17        13        31         9        11        18         8        15        14        13        11        16        16 
dram[1]:        17        16        15        16        16        11        21        18        14        10        11        11        12        19        16        16 
dram[2]:        16        16        17        15         8        11        12        11        16        12        12        12        14        10        16        16 
dram[3]:        16        16        16        16        13        11         9        11         8         9        14        13        13        16        16        16 
dram[4]:        16        16        15        15        14         7        12        14        14        16        12        10        12        16        16        16 
dram[5]:        16        16        15        15        10        14        14        12        10        18        12         8        14        12        16        10 
dram[6]:        16        16        15        15        18        18        11        12        12         8        21        20        22        16        16        16 
dram[7]:        17        16        15        14        12        15        14        10        17        18        15        15        16        16        16        16 
dram[8]:        16        16        15        14        23         7        16        12        12        14        10        10        10        16        16        16 
dram[9]:        16        16        15        16        12        12        12        16        14        13        16        14        16        12        16        16 
dram[10]:        17        16        14        14        10        11        13        10        12        14        18        18        18        11        16        16 
maximum service time to same row:
dram[0]:    207595    163131    108103    110076    258088    123858    226363    111517    254597    178325    241666    226617    109139    126146    113776    216212 
dram[1]:    117563    129706    173535    112019    216849    281711    135460    140964    234054    197889    192303    194374    181364    133051    214537    127641 
dram[2]:    112015    112017    110079    284797    138433    198102    144328    134634    339029    174007    157550    173470    177366    212937    254686    101595 
dram[3]:    108672    114619    273836    105603    132960    314643    174530    138795    212813    159096    172215    175430    171922    171685    151088    164443 
dram[4]:    143274     59094     71050     67735    281729    215262    192869    175230    140670    201936    322650    275557    169352    179744    138063    180940 
dram[5]:    166724     83352    173636    176329    153590    305406    176587    177650    304940    251913    237505    171929    170567    165609    101595    153686 
dram[6]:    166715    168452     88289    241067    204239    216843    138022    240777    307774    140671    264107    188028    303820    143268    140304    151099 
dram[7]:    173618    187557    242462    106934    286745    206829    205802    128376    166713    250080    263300    266869    261485    251549    164505    145882 
dram[8]:     87300     75529    135104    106804    218246    194193    122435    143083    146795    241702    260046    154455    182349    240820    145876    180277 
dram[9]:     57307    222712     72942    101016    317164    281789    196100    119833    195969    125613    174535    187158    241022    115018    180060    229629 
dram[10]:    114620    115225     96567    232040    314351    225253    105744    171353    197424    195353    199224    112011    132417    173313    133972    177803 
average row accesses per activate:
dram[0]:  2.255814  2.309524  2.200000  2.106383  3.146342  4.076923  2.500000  2.360656  2.440678  2.457627  2.773585  2.769231  2.576923  2.607843  2.857143  3.270270 
dram[1]:  2.425000  2.133333  2.000000  2.279070  2.723404  2.931818  2.327869  2.509091  2.561404  2.196970  2.215385  2.301587  2.418182  2.481482  2.857143  2.448980 
dram[2]:  2.042553  2.181818  2.200000  2.227273  2.744681  2.370370  2.262295  2.383333  2.843137  2.685185  2.571429  2.618182  2.791667  2.714286  2.727273  2.926829 
dram[3]:  2.285714  2.232558  2.512820  2.390244  2.744681  2.224138  2.206349  2.206349  2.500000  2.589286  2.360656  2.959184  3.045455  3.116279  2.727273  2.750000 
dram[4]:  2.285714  2.133333  2.177778  2.279070  2.976744  2.580000  2.421053  2.679245  2.526316  2.685185  2.571429  2.543860  2.315789  2.462963  2.880952  2.904762 
dram[5]:  1.882353  2.042553  1.921569  2.041667  2.844445  2.632653  2.491228  2.285714  2.543860  2.482759  2.482759  2.716981  2.400000  2.490566  3.025000  2.469388 
dram[6]:  2.133333  1.920000  1.903846  1.960784  2.976744  3.000000  2.456140  2.936170  2.543860  2.416667  2.636364  2.716981  2.693877  2.200000  3.025000  2.813953 
dram[7]:  2.694444  2.400000  2.439024  1.960784  2.723404  2.632653  2.482143  2.269841  2.589286  2.618182  2.636364  2.457627  2.490566  2.357143  2.510638  3.025641 
dram[8]:  2.742857  2.042553  2.222222  2.000000  2.765957  2.415094  2.300000  2.327869  2.057143  2.735849  2.416667  2.735849  2.456140  2.808511  2.902439  2.809524 
dram[9]:  1.959184  2.400000  2.173913  1.836364  2.673469  2.744681  2.611111  2.611111  2.457627  2.607143  3.152174  2.735849  2.254237  2.237288  2.360000  2.565217 
dram[10]:  2.063830  2.232558  2.127660  2.173913  2.666667  2.723404  2.187500  2.482143  2.322581  2.440678  2.440678  2.618182  2.315789  2.714286  2.565217  2.565217 
average row locality = 22176/8922 = 2.485541
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[1]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[2]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[3]:        96        96        97        97       112       112       122       122       128       128       128       128       117       117       108       108 
dram[4]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[5]:        96        96        97        97       112       112       122       122       128       128       128       128       116       116       109       109 
dram[6]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       109       109 
dram[7]:        96        96        98        98       112       112       122       122       128       128       128       128       116       116       107       107 
dram[8]:        96        96        98        98       112       112       122       122       128       128       128       128       117       116       107       107 
dram[9]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
dram[10]:        96        96        98        98       112       112       123       123       128       128       128       128       116       116       107       107 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         1         2         2        17        47        18        22        16        17        19        16        17        16        12        13 
dram[1]:         1         0         1         1        16        17        20        16        18        17        16        17        16        17        12        12 
dram[2]:         0         0         2         1        17        16        16        21        17        17        16        16        17        16        12        12 
dram[3]:         0         0         1         1        17        17        17        17        17        17        16        17        17        17        12        13 
dram[4]:         0         0         1         1        16        17        16        20        16        17        16        17        16        17        12        13 
dram[5]:         0         0         1         1        16        17        20        22        17        16        16        16        16        16        12        12 
dram[6]:         0         0         1         2        16        17        18        16        17        17        17        16        16        16        12        12 
dram[7]:         1         0         2         2        16        17        17        21        17        16        17        17        16        16        11        11 
dram[8]:         0         0         2         2        18        16        16        20        16        17        17        17        23        16        12        11 
dram[9]:         0         0         2         3        19        17        18        18        17        18        17        17        17        16        11        11 
dram[10]:         1         0         2         2        16        16        17        16        16        16        16        16        16        17        11        11 
total reads: 2200
min_bank_accesses = 0!
chip skew: 235/189 = 1.24
average mf latency per bank:
dram[0]:      71198     72442     62110     67796     80885     74357     55296     69267     36179     38325     43549     45476     61674     69966     87484     92244
dram[1]:      73851     80322     71780     59725     78834     76734     66642     69193     35242     37376     63917     54360     56164     63237     89724     91970
dram[2]:      72733     72812     58812     63845     82114     78813     62802     54647     33975     39968     62471     62111     61162     71625    106911     85931
dram[3]:      74150     71527     62665     62837     95547     99125     66654     56300     38545     46195     61917     66862    107537     93677     91933     92564
dram[4]:      79608     66489     62488     58884    100219     96119     52746     55449     41663     36398     57334     64336    108192     90089     65318     61005
dram[5]:      69955     62520     58704     59299     95099     82781     46029     45427     38385     39165     76660     82418     84582     97033     78984     75504
dram[6]:      69602     66034     63700     64298     94203     87508     53929     49887     37437     43097     85374     77468     93980     84270     79558     57289
dram[7]:      73450     75900     67687     63206     84013     83322     52842     56157     41649     37256     97777     74603     87714     86090     78990     76614
dram[8]:      72920     74618     60354     67954     88827     83840     58940     54130     34272     35670     81534     80986     74189     70240     93889     78869
dram[9]:      66747     77073     65532     58055     75336     71472     47676     52488     38583     34627     82160     85218     53872     59122     79061     79701
dram[10]:      72382     72754     71478     58393     83013     79683     54291     56835     46799     39885     62019     77580     64347     62162    106102     77251
maximum mf latency per bank:
dram[0]:     223392    183565    176793    176781    184467    186929    230427    236866    236859    252504    191695    171743    236826    236857    175875    244675
dram[1]:     183684    213106    210506    176788    186854    249874    249867    252491    249898    236847    247274    192333    161121    228615    174313    252487
dram[2]:     202672    213107    176667    176780    187403    184932    230970    249879    236833    252480    247285    185862    178566    236842    255082    255096
dram[3]:     205285    205299    173041    210400    188500    188111    255091    230950    215709    233835    236864    247282    234238    236842    255085    255093
dram[4]:     205173    183302    168804    176476    188504    236852    229771    252493    163930    163928    192370    249879    178314    236856    234210    255084
dram[5]:     202674    183303    176597    165492    236852    188357    230301    230752    215585    249881    192361    247287    236823    234253    234210    236858
dram[6]:     205258    213073    176770    176748    188446    188223    236859    230208    131867    252494    249881    185996    236835    234240    255085    255083
dram[7]:     183708    223488    165459    168735    188347    188365    252503    247313    236857    255086    236846    239449    236835    194774    244674    244659
dram[8]:     183707    183734    166292    210409    249887    249895    255076    247273    131780    249901    249879    185980    234243    236840    255085    252618
dram[9]:     183707    183717    176727    176613    249874    188250    230926    249880    252488    252491    200140    249859    218289    187097    244674    252616
dram[10]:     205256    183564    176727    176779    188470    188386    255089    247295    252477    236830    244688    244691    236830    172815    255082    239467
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772877 n_act=780 n_pre=764 n_req=2052 n_rd=7268 n_write=235 bw_util=0.003138
n_activity=41018 dram_eff=0.3658
bk0: 388a 4778332i bk1: 384a 4778448i bk2: 388a 4777898i bk3: 388a 4777681i bk4: 448a 4778298i bk5: 448a 4777863i bk6: 488a 4777763i bk7: 488a 4777160i bk8: 512a 4777189i bk9: 512a 4776980i bk10: 512a 4777050i bk11: 512a 4777033i bk12: 468a 4777192i bk13: 468a 4777348i bk14: 432a 4777584i bk15: 432a 4777435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772809 n_act=835 n_pre=819 n_req=2013 n_rd=7264 n_write=197 bw_util=0.003121
n_activity=41797 dram_eff=0.357
bk0: 384a 4777892i bk1: 384a 4778095i bk2: 388a 4778603i bk3: 388a 4778392i bk4: 448a 4778287i bk5: 448a 4778286i bk6: 488a 4777686i bk7: 488a 4777713i bk8: 512a 4777463i bk9: 512a 4777349i bk10: 512a 4777555i bk11: 512a 4777256i bk12: 468a 4777697i bk13: 468a 4777743i bk14: 432a 4778072i bk15: 432a 4777273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0117902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772880 n_act=800 n_pre=784 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00312
n_activity=40921 dram_eff=0.3646
bk0: 384a 4778248i bk1: 384a 4777974i bk2: 388a 4777600i bk3: 388a 4777803i bk4: 448a 4777969i bk5: 448a 4777353i bk6: 488a 4777566i bk7: 488a 4777374i bk8: 512a 4777587i bk9: 512a 4777592i bk10: 512a 4777102i bk11: 512a 4777061i bk12: 468a 4777400i bk13: 468a 4777542i bk14: 432a 4777285i bk15: 432a 4777219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0225905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772890 n_act=795 n_pre=779 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00312
n_activity=42172 dram_eff=0.3538
bk0: 384a 4778900i bk1: 384a 4778090i bk2: 388a 4778184i bk3: 388a 4777777i bk4: 448a 4778172i bk5: 448a 4777827i bk6: 488a 4777831i bk7: 488a 4778434i bk8: 512a 4778416i bk9: 512a 4778436i bk10: 512a 4777707i bk11: 512a 4777391i bk12: 468a 4777804i bk13: 468a 4777546i bk14: 432a 4777813i bk15: 432a 4777513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0230888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772887 n_act=797 n_pre=781 n_req=2011 n_rd=7264 n_write=195 bw_util=0.00312
n_activity=41417 dram_eff=0.3602
bk0: 384a 4777828i bk1: 384a 4777690i bk2: 388a 4777562i bk3: 388a 4777732i bk4: 448a 4778408i bk5: 448a 4778103i bk6: 488a 4777800i bk7: 488a 4777346i bk8: 512a 4778159i bk9: 512a 4777667i bk10: 512a 4777601i bk11: 512a 4777466i bk12: 464a 4777901i bk13: 464a 4778064i bk14: 436a 4778004i bk15: 436a 4777863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0220093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772810 n_act=834 n_pre=818 n_req=2014 n_rd=7264 n_write=198 bw_util=0.003121
n_activity=41862 dram_eff=0.3565
bk0: 384a 4778082i bk1: 384a 4778281i bk2: 388a 4778769i bk3: 388a 4778252i bk4: 448a 4778386i bk5: 448a 4778002i bk6: 488a 4777665i bk7: 488a 4777539i bk8: 512a 4777691i bk9: 512a 4777842i bk10: 512a 4777783i bk11: 512a 4777345i bk12: 464a 4777733i bk13: 464a 4777862i bk14: 436a 4777975i bk15: 436a 4777487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0136182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772865 n_act=805 n_pre=789 n_req=2011 n_rd=7272 n_write=193 bw_util=0.003122
n_activity=41086 dram_eff=0.3634
bk0: 384a 4779148i bk1: 384a 4778730i bk2: 392a 4778138i bk3: 392a 4778191i bk4: 448a 4778736i bk5: 448a 4778334i bk6: 488a 4777662i bk7: 488a 4777579i bk8: 512a 4777286i bk9: 512a 4777699i bk10: 512a 4777512i bk11: 512a 4777446i bk12: 464a 4777755i bk13: 464a 4777826i bk14: 436a 4778468i bk15: 436a 4778033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0178217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772881 n_act=803 n_pre=787 n_req=2011 n_rd=7256 n_write=197 bw_util=0.003117
n_activity=41288 dram_eff=0.361
bk0: 384a 4778033i bk1: 384a 4777707i bk2: 392a 4778562i bk3: 392a 4778047i bk4: 448a 4778334i bk5: 448a 4778601i bk6: 488a 4778298i bk7: 488a 4778086i bk8: 512a 4778135i bk9: 512a 4777592i bk10: 512a 4777604i bk11: 512a 4777343i bk12: 464a 4777736i bk13: 464a 4777503i bk14: 428a 4777885i bk15: 428a 4778044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.0154798
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772835 n_act=821 n_pre=805 n_req=2018 n_rd=7260 n_write=203 bw_util=0.003121
n_activity=42174 dram_eff=0.3539
bk0: 384a 4778719i bk1: 384a 4778265i bk2: 392a 4778206i bk3: 392a 4778439i bk4: 448a 4778347i bk5: 448a 4778579i bk6: 488a 4778278i bk7: 488a 4778040i bk8: 512a 4778002i bk9: 512a 4777951i bk10: 512a 4777935i bk11: 512a 4777970i bk12: 468a 4777693i bk13: 464a 4777796i bk14: 428a 4778340i bk15: 428a 4777980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0105715
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772831 n_act=822 n_pre=806 n_req=2017 n_rd=7264 n_write=201 bw_util=0.003122
n_activity=41469 dram_eff=0.36
bk0: 384a 4778164i bk1: 384a 4778239i bk2: 392a 4778362i bk3: 392a 4778116i bk4: 448a 4778162i bk5: 448a 4778187i bk6: 492a 4778262i bk7: 492a 4777971i bk8: 512a 4777343i bk9: 512a 4777223i bk10: 512a 4777625i bk11: 512a 4776994i bk12: 464a 4777399i bk13: 464a 4777672i bk14: 428a 4777869i bk15: 428a 4777688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0166653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4781924 n_nop=4772825 n_act=831 n_pre=815 n_req=2005 n_rd=7264 n_write=189 bw_util=0.003117
n_activity=41866 dram_eff=0.356
bk0: 384a 4777735i bk1: 384a 4778001i bk2: 392a 4777887i bk3: 392a 4777452i bk4: 448a 4777841i bk5: 448a 4777707i bk6: 492a 4777397i bk7: 492a 4777141i bk8: 512a 4777543i bk9: 512a 4777297i bk10: 512a 4777244i bk11: 512a 4777194i bk12: 464a 4777343i bk13: 464a 4777442i bk14: 428a 4777448i bk15: 428a 4777217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.0217647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[1]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 53402, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[3]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[4]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[6]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[7]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[8]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[9]: Access = 53834, Miss = 908, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 52941, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[11]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 54102, Miss = 909, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[14]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[16]: Access = 62244, Miss = 908, Miss_rate = 0.015, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[17]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[18]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[21]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3566
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 118
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28076
	minimum = 6
	maximum = 33
Network latency average = 8.15503
	minimum = 6
	maximum = 28
Slowest packet = 2371530
Flit latency average = 7.94531
	minimum = 6
	maximum = 27
Slowest flit = 4077146
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0424456
	minimum = 0.0331606 (at node 0)
	maximum = 0.0497409 (at node 34)
Accepted packet rate average = 0.0424456
	minimum = 0.0331606 (at node 0)
	maximum = 0.0497409 (at node 34)
Injected flit rate average = 0.0636684
	minimum = 0.0331606 (at node 0)
	maximum = 0.0994819 (at node 34)
Accepted flit rate average= 0.0636684
	minimum = 0.0476684 (at node 28)
	maximum = 0.0829016 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2204 (20 samples)
	minimum = 6 (20 samples)
	maximum = 308.05 (20 samples)
Network latency average = 19.5085 (20 samples)
	minimum = 6 (20 samples)
	maximum = 236.05 (20 samples)
Flit latency average = 20.5156 (20 samples)
	minimum = 6 (20 samples)
	maximum = 235.25 (20 samples)
Fragmentation average = 0.00526792 (20 samples)
	minimum = 0 (20 samples)
	maximum = 65.2 (20 samples)
Injected packet rate average = 0.0121208 (20 samples)
	minimum = 0.0090112 (20 samples)
	maximum = 0.0253718 (20 samples)
Accepted packet rate average = 0.0121208 (20 samples)
	minimum = 0.0090112 (20 samples)
	maximum = 0.0253718 (20 samples)
Injected flit rate average = 0.019229 (20 samples)
	minimum = 0.0105455 (20 samples)
	maximum = 0.0399621 (20 samples)
Accepted flit rate average = 0.019229 (20 samples)
	minimum = 0.0139934 (20 samples)
	maximum = 0.0469168 (20 samples)
Injected packet size average = 1.58644 (20 samples)
Accepted packet size average = 1.58644 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 52 sec (5332 sec)
gpgpu_simulation_rate = 5917 (inst/sec)
gpgpu_simulation_rate = 1325 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 43754 Tlb_hit: 41407 Tlb_miss: 2347 Tlb_hit_rate: 0.946359
Shader1: Tlb_access: 44245 Tlb_hit: 41899 Tlb_miss: 2346 Tlb_hit_rate: 0.946977
Shader2: Tlb_access: 44920 Tlb_hit: 42543 Tlb_miss: 2377 Tlb_hit_rate: 0.947084
Shader3: Tlb_access: 45231 Tlb_hit: 42890 Tlb_miss: 2341 Tlb_hit_rate: 0.948243
Shader4: Tlb_access: 46930 Tlb_hit: 44593 Tlb_miss: 2337 Tlb_hit_rate: 0.950202
Shader5: Tlb_access: 45544 Tlb_hit: 43142 Tlb_miss: 2402 Tlb_hit_rate: 0.947260
Shader6: Tlb_access: 46882 Tlb_hit: 44527 Tlb_miss: 2355 Tlb_hit_rate: 0.949768
Shader7: Tlb_access: 44925 Tlb_hit: 42365 Tlb_miss: 2560 Tlb_hit_rate: 0.943016
Shader8: Tlb_access: 44834 Tlb_hit: 42420 Tlb_miss: 2414 Tlb_hit_rate: 0.946157
Shader9: Tlb_access: 43472 Tlb_hit: 41129 Tlb_miss: 2343 Tlb_hit_rate: 0.946103
Shader10: Tlb_access: 44245 Tlb_hit: 41687 Tlb_miss: 2558 Tlb_hit_rate: 0.942186
Shader11: Tlb_access: 42400 Tlb_hit: 40019 Tlb_miss: 2381 Tlb_hit_rate: 0.943844
Shader12: Tlb_access: 42002 Tlb_hit: 39643 Tlb_miss: 2359 Tlb_hit_rate: 0.943836
Shader13: Tlb_access: 41878 Tlb_hit: 39458 Tlb_miss: 2420 Tlb_hit_rate: 0.942213
Shader14: Tlb_access: 42406 Tlb_hit: 39984 Tlb_miss: 2422 Tlb_hit_rate: 0.942885
Shader15: Tlb_access: 38252 Tlb_hit: 35979 Tlb_miss: 2273 Tlb_hit_rate: 0.940578
Shader16: Tlb_access: 39078 Tlb_hit: 36641 Tlb_miss: 2437 Tlb_hit_rate: 0.937638
Shader17: Tlb_access: 39618 Tlb_hit: 37249 Tlb_miss: 2369 Tlb_hit_rate: 0.940204
Shader18: Tlb_access: 37862 Tlb_hit: 35595 Tlb_miss: 2267 Tlb_hit_rate: 0.940125
Shader19: Tlb_access: 37613 Tlb_hit: 35448 Tlb_miss: 2165 Tlb_hit_rate: 0.942440
Shader20: Tlb_access: 38431 Tlb_hit: 36232 Tlb_miss: 2199 Tlb_hit_rate: 0.942781
Shader21: Tlb_access: 37882 Tlb_hit: 35686 Tlb_miss: 2196 Tlb_hit_rate: 0.942030
Shader22: Tlb_access: 38089 Tlb_hit: 35842 Tlb_miss: 2247 Tlb_hit_rate: 0.941007
Shader23: Tlb_access: 41493 Tlb_hit: 39323 Tlb_miss: 2170 Tlb_hit_rate: 0.947702
Shader24: Tlb_access: 42031 Tlb_hit: 39716 Tlb_miss: 2315 Tlb_hit_rate: 0.944922
Shader25: Tlb_access: 41095 Tlb_hit: 38869 Tlb_miss: 2226 Tlb_hit_rate: 0.945833
Shader26: Tlb_access: 39806 Tlb_hit: 37522 Tlb_miss: 2284 Tlb_hit_rate: 0.942622
Shader27: Tlb_access: 43809 Tlb_hit: 41461 Tlb_miss: 2348 Tlb_hit_rate: 0.946404
Tlb_tot_access: 1178727 Tlb_tot_hit: 1113269, Tlb_tot_miss: 65458, Tlb_tot_hit_rate: 0.944467
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 283 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader1: Tlb_validate: 277 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader2: Tlb_validate: 283 Tlb_invalidate: 255 Tlb_evict: 0 Tlb_page_evict: 255
Shader3: Tlb_validate: 272 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader4: Tlb_validate: 280 Tlb_invalidate: 254 Tlb_evict: 0 Tlb_page_evict: 254
Shader5: Tlb_validate: 275 Tlb_invalidate: 246 Tlb_evict: 0 Tlb_page_evict: 246
Shader6: Tlb_validate: 283 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader7: Tlb_validate: 285 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader8: Tlb_validate: 287 Tlb_invalidate: 257 Tlb_evict: 0 Tlb_page_evict: 257
Shader9: Tlb_validate: 283 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader10: Tlb_validate: 280 Tlb_invalidate: 248 Tlb_evict: 0 Tlb_page_evict: 248
Shader11: Tlb_validate: 272 Tlb_invalidate: 237 Tlb_evict: 0 Tlb_page_evict: 237
Shader12: Tlb_validate: 278 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader13: Tlb_validate: 275 Tlb_invalidate: 243 Tlb_evict: 0 Tlb_page_evict: 243
Shader14: Tlb_validate: 279 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader15: Tlb_validate: 275 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader16: Tlb_validate: 290 Tlb_invalidate: 256 Tlb_evict: 0 Tlb_page_evict: 256
Shader17: Tlb_validate: 281 Tlb_invalidate: 252 Tlb_evict: 0 Tlb_page_evict: 252
Shader18: Tlb_validate: 268 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader19: Tlb_validate: 277 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader20: Tlb_validate: 278 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader21: Tlb_validate: 275 Tlb_invalidate: 252 Tlb_evict: 0 Tlb_page_evict: 252
Shader22: Tlb_validate: 274 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader23: Tlb_validate: 280 Tlb_invalidate: 250 Tlb_evict: 0 Tlb_page_evict: 250
Shader24: Tlb_validate: 292 Tlb_invalidate: 259 Tlb_evict: 0 Tlb_page_evict: 259
Shader25: Tlb_validate: 267 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader26: Tlb_validate: 284 Tlb_invalidate: 258 Tlb_evict: 0 Tlb_page_evict: 258
Shader27: Tlb_validate: 280 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Tlb_tot_valiate: 7813 Tlb_invalidate: 6973, Tlb_tot_evict: 0, Tlb_tot_evict page: 6973
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 45
Shader1: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 46
Shader2: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 1 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 48
Shader3: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 41
Shader4: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525579 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 43
Shader5: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 42
Shader6: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 1 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 44
Shader7: Page: 524881 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 47
Shader8: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525255 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 47
Shader9: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 46
Shader10: Page: 524988 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 1 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 4 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525403 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525579 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 50
Shader11: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 43
Shader12: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 42
Shader13: Page: 524939 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 41
Shader14: Page: 524892 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 2 | Page: 525003 Trashed: 3 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 2 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 45
Shader15: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525348 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 46
Shader16: Page: 524970 Trashed: 1 | Page: 524994 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525348 Trashed: 1 | Page: 525349 Trashed: 1 | Page: 525350 Trashed: 1 | Page: 525363 Trashed: 1 | Page: 525422 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 53
Shader17: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 46
Shader18: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 2 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 3 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525025 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 44
Shader19: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 49
Shader20: Page: 524986 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 50
Shader21: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 47
Shader22: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 4 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 2 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 2 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 3 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 1 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 48
Shader23: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 47
Shader24: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 4 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 3 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 3 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 4 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 2 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 48
Shader25: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 2 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 1 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 2 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 44
Shader26: Page: 524960 Trashed: 1 | Page: 524997 Trashed: 1 | Page: 524998 Trashed: 3 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 2 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 2 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525011 Trashed: 3 | Page: 525012 Trashed: 2 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525391 Trashed: 1 | Page: 525393 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525569 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 52
Shader27: Page: 524997 Trashed: 1 | Page: 524998 Trashed: 2 | Page: 524999 Trashed: 3 | Page: 525000 Trashed: 3 | Page: 525001 Trashed: 3 | Page: 525002 Trashed: 4 | Page: 525003 Trashed: 2 | Page: 525004 Trashed: 1 | Page: 525005 Trashed: 1 | Page: 525006 Trashed: 3 | Page: 525007 Trashed: 2 | Page: 525008 Trashed: 2 | Page: 525009 Trashed: 4 | Page: 525010 Trashed: 2 | Page: 525012 Trashed: 3 | Page: 525021 Trashed: 1 | Page: 525023 Trashed: 1 | Page: 525037 Trashed: 1 | Page: 525559 Trashed: 1 | Page: 525563 Trashed: 1 | Page: 525583 Trashed: 1 | Page: 525591 Trashed: 1 | Page: 525592 Trashed: 1 | Page: 525607 Trashed: 1 | Page: 525615 Trashed: 1 | Total 46
Tlb_tot_thrash: 1290
========================================Page fault statistics==============================
Shader0: Page_table_access:2347 Page_hit: 1727 Page_miss: 620 Page_hit_rate: 0.735833
Shader1: Page_table_access:2346 Page_hit: 1503 Page_miss: 843 Page_hit_rate: 0.640665
Shader2: Page_table_access:2377 Page_hit: 1623 Page_miss: 754 Page_hit_rate: 0.682793
Shader3: Page_table_access:2341 Page_hit: 1583 Page_miss: 758 Page_hit_rate: 0.676207
Shader4: Page_table_access:2337 Page_hit: 1583 Page_miss: 754 Page_hit_rate: 0.677364
Shader5: Page_table_access:2402 Page_hit: 1562 Page_miss: 840 Page_hit_rate: 0.650291
Shader6: Page_table_access:2355 Page_hit: 1714 Page_miss: 641 Page_hit_rate: 0.727813
Shader7: Page_table_access:2560 Page_hit: 1738 Page_miss: 822 Page_hit_rate: 0.678906
Shader8: Page_table_access:2414 Page_hit: 1590 Page_miss: 824 Page_hit_rate: 0.658658
Shader9: Page_table_access:2343 Page_hit: 1519 Page_miss: 824 Page_hit_rate: 0.648314
Shader10: Page_table_access:2558 Page_hit: 1659 Page_miss: 899 Page_hit_rate: 0.648554
Shader11: Page_table_access:2381 Page_hit: 1756 Page_miss: 625 Page_hit_rate: 0.737505
Shader12: Page_table_access:2359 Page_hit: 1717 Page_miss: 642 Page_hit_rate: 0.727851
Shader13: Page_table_access:2420 Page_hit: 1613 Page_miss: 807 Page_hit_rate: 0.666529
Shader14: Page_table_access:2422 Page_hit: 1671 Page_miss: 751 Page_hit_rate: 0.689926
Shader15: Page_table_access:2273 Page_hit: 1691 Page_miss: 582 Page_hit_rate: 0.743951
Shader16: Page_table_access:2437 Page_hit: 1746 Page_miss: 691 Page_hit_rate: 0.716455
Shader17: Page_table_access:2369 Page_hit: 1771 Page_miss: 598 Page_hit_rate: 0.747573
Shader18: Page_table_access:2267 Page_hit: 1680 Page_miss: 587 Page_hit_rate: 0.741067
Shader19: Page_table_access:2165 Page_hit: 1535 Page_miss: 630 Page_hit_rate: 0.709007
Shader20: Page_table_access:2199 Page_hit: 1650 Page_miss: 549 Page_hit_rate: 0.750341
Shader21: Page_table_access:2196 Page_hit: 1641 Page_miss: 555 Page_hit_rate: 0.747268
Shader22: Page_table_access:2247 Page_hit: 1660 Page_miss: 587 Page_hit_rate: 0.738763
Shader23: Page_table_access:2170 Page_hit: 1458 Page_miss: 712 Page_hit_rate: 0.671889
Shader24: Page_table_access:2315 Page_hit: 1466 Page_miss: 849 Page_hit_rate: 0.633261
Shader25: Page_table_access:2226 Page_hit: 1459 Page_miss: 767 Page_hit_rate: 0.655436
Shader26: Page_table_access:2284 Page_hit: 1581 Page_miss: 703 Page_hit_rate: 0.692207
Shader27: Page_table_access:2348 Page_hit: 1586 Page_miss: 762 Page_hit_rate: 0.675469
Page_table_tot_access: 65458 Page_tot_hit: 45482, Page_tot_miss 19976, Page_tot_hit_rate: 0.694827 Page_tot_fault: 702 Page_tot_pending: 19274
Total_memory_access_page_fault: 702, Average_latency: 4050704.250000
========================================Page thrashing statistics==============================
Page_validate: 1434 Page_evict_dirty: 247 Page_evict_not_dirty: 607
Page: 524869 Thrashed: 1
Page: 524870 Thrashed: 2
Page: 524871 Thrashed: 1
Page: 524873 Thrashed: 3
Page: 524875 Thrashed: 2
Page: 524877 Thrashed: 1
Page: 524879 Thrashed: 1
Page: 524880 Thrashed: 2
Page: 524881 Thrashed: 1
Page: 524882 Thrashed: 2
Page: 524884 Thrashed: 1
Page: 524885 Thrashed: 1
Page: 524886 Thrashed: 2
Page: 524887 Thrashed: 1
Page: 524888 Thrashed: 1
Page: 524889 Thrashed: 2
Page: 524890 Thrashed: 1
Page: 524891 Thrashed: 1
Page: 524892 Thrashed: 3
Page: 524893 Thrashed: 2
Page: 524895 Thrashed: 1
Page: 524896 Thrashed: 1
Page: 524897 Thrashed: 1
Page: 524898 Thrashed: 1
Page: 524899 Thrashed: 2
Page: 524900 Thrashed: 1
Page: 524901 Thrashed: 1
Page: 524902 Thrashed: 1
Page: 524903 Thrashed: 1
Page: 524904 Thrashed: 1
Page: 524906 Thrashed: 1
Page: 524907 Thrashed: 2
Page: 524908 Thrashed: 2
Page: 524909 Thrashed: 1
Page: 524910 Thrashed: 1
Page: 524911 Thrashed: 1
Page: 524913 Thrashed: 2
Page: 524914 Thrashed: 1
Page: 524915 Thrashed: 1
Page: 524916 Thrashed: 1
Page: 524918 Thrashed: 2
Page: 524919 Thrashed: 1
Page: 524921 Thrashed: 1
Page: 524922 Thrashed: 1
Page: 524923 Thrashed: 1
Page: 524924 Thrashed: 2
Page: 524925 Thrashed: 1
Page: 524926 Thrashed: 1
Page: 524927 Thrashed: 1
Page: 524929 Thrashed: 1
Page: 524930 Thrashed: 2
Page: 524931 Thrashed: 1
Page: 524932 Thrashed: 2
Page: 524934 Thrashed: 2
Page: 524935 Thrashed: 2
Page: 524936 Thrashed: 2
Page: 524938 Thrashed: 1
Page: 524939 Thrashed: 3
Page: 524940 Thrashed: 2
Page: 524941 Thrashed: 2
Page: 524942 Thrashed: 1
Page: 524944 Thrashed: 2
Page: 524945 Thrashed: 2
Page: 524946 Thrashed: 1
Page: 524949 Thrashed: 2
Page: 524951 Thrashed: 1
Page: 524952 Thrashed: 1
Page: 524953 Thrashed: 1
Page: 524955 Thrashed: 1
Page: 524956 Thrashed: 1
Page: 524957 Thrashed: 3
Page: 524958 Thrashed: 3
Page: 524959 Thrashed: 1
Page: 524960 Thrashed: 2
Page: 524961 Thrashed: 1
Page: 524962 Thrashed: 1
Page: 524963 Thrashed: 2
Page: 524964 Thrashed: 1
Page: 524966 Thrashed: 2
Page: 524968 Thrashed: 2
Page: 524970 Thrashed: 2
Page: 524971 Thrashed: 1
Page: 524972 Thrashed: 2
Page: 524974 Thrashed: 1
Page: 524978 Thrashed: 1
Page: 524981 Thrashed: 2
Page: 524982 Thrashed: 3
Page: 524983 Thrashed: 4
Page: 524985 Thrashed: 2
Page: 524986 Thrashed: 2
Page: 524987 Thrashed: 3
Page: 524988 Thrashed: 3
Page: 524989 Thrashed: 5
Page: 524990 Thrashed: 3
Page: 524991 Thrashed: 2
Page: 524992 Thrashed: 2
Page: 524993 Thrashed: 3
Page: 524994 Thrashed: 3
Page: 524995 Thrashed: 5
Page: 524996 Thrashed: 4
Page: 524997 Thrashed: 1
Page: 524998 Thrashed: 3
Page: 524999 Thrashed: 5
Page: 525000 Thrashed: 4
Page: 525001 Thrashed: 4
Page: 525002 Thrashed: 5
Page: 525003 Thrashed: 3
Page: 525004 Thrashed: 2
Page: 525005 Thrashed: 2
Page: 525006 Thrashed: 4
Page: 525007 Thrashed: 4
Page: 525008 Thrashed: 3
Page: 525009 Thrashed: 5
Page: 525010 Thrashed: 2
Page: 525011 Thrashed: 7
Page: 525012 Thrashed: 4
Page: 525021 Thrashed: 1
Page: 525023 Thrashed: 1
Page: 525025 Thrashed: 1
Page: 525037 Thrashed: 1
Page: 525045 Thrashed: 2
Page: 525046 Thrashed: 2
Page: 525047 Thrashed: 3
Page: 525048 Thrashed: 2
Page: 525051 Thrashed: 2
Page: 525052 Thrashed: 1
Page: 525054 Thrashed: 2
Page: 525055 Thrashed: 1
Page: 525056 Thrashed: 2
Page: 525057 Thrashed: 1
Page: 525058 Thrashed: 1
Page: 525059 Thrashed: 1
Page: 525060 Thrashed: 1
Page: 525061 Thrashed: 3
Page: 525062 Thrashed: 1
Page: 525064 Thrashed: 4
Page: 525066 Thrashed: 1
Page: 525067 Thrashed: 1
Page: 525068 Thrashed: 1
Page: 525069 Thrashed: 1
Page: 525072 Thrashed: 1
Page: 525073 Thrashed: 3
Page: 525074 Thrashed: 1
Page: 525076 Thrashed: 1
Page: 525077 Thrashed: 2
Page: 525078 Thrashed: 1
Page: 525079 Thrashed: 2
Page: 525081 Thrashed: 1
Page: 525082 Thrashed: 1
Page: 525086 Thrashed: 2
Page: 525087 Thrashed: 2
Page: 525088 Thrashed: 1
Page: 525089 Thrashed: 2
Page: 525090 Thrashed: 1
Page: 525091 Thrashed: 1
Page: 525093 Thrashed: 1
Page: 525094 Thrashed: 2
Page: 525095 Thrashed: 3
Page: 525097 Thrashed: 1
Page: 525098 Thrashed: 2
Page: 525100 Thrashed: 3
Page: 525101 Thrashed: 1
Page: 525102 Thrashed: 1
Page: 525104 Thrashed: 1
Page: 525105 Thrashed: 2
Page: 525108 Thrashed: 2
Page: 525109 Thrashed: 2
Page: 525110 Thrashed: 1
Page: 525112 Thrashed: 1
Page: 525113 Thrashed: 1
Page: 525114 Thrashed: 2
Page: 525115 Thrashed: 2
Page: 525116 Thrashed: 1
Page: 525117 Thrashed: 1
Page: 525118 Thrashed: 1
Page: 525119 Thrashed: 3
Page: 525120 Thrashed: 1
Page: 525122 Thrashed: 2
Page: 525123 Thrashed: 1
Page: 525124 Thrashed: 1
Page: 525127 Thrashed: 1
Page: 525128 Thrashed: 1
Page: 525132 Thrashed: 1
Page: 525133 Thrashed: 2
Page: 525134 Thrashed: 1
Page: 525135 Thrashed: 3
Page: 525137 Thrashed: 1
Page: 525138 Thrashed: 2
Page: 525139 Thrashed: 1
Page: 525140 Thrashed: 2
Page: 525143 Thrashed: 1
Page: 525144 Thrashed: 1
Page: 525148 Thrashed: 1
Page: 525149 Thrashed: 1
Page: 525150 Thrashed: 1
Page: 525151 Thrashed: 1
Page: 525152 Thrashed: 2
Page: 525153 Thrashed: 1
Page: 525155 Thrashed: 2
Page: 525156 Thrashed: 1
Page: 525157 Thrashed: 1
Page: 525158 Thrashed: 1
Page: 525159 Thrashed: 1
Page: 525160 Thrashed: 1
Page: 525161 Thrashed: 1
Page: 525162 Thrashed: 1
Page: 525163 Thrashed: 1
Page: 525164 Thrashed: 1
Page: 525165 Thrashed: 3
Page: 525166 Thrashed: 2
Page: 525167 Thrashed: 1
Page: 525169 Thrashed: 1
Page: 525170 Thrashed: 3
Page: 525171 Thrashed: 3
Page: 525172 Thrashed: 2
Page: 525173 Thrashed: 1
Page: 525174 Thrashed: 2
Page: 525175 Thrashed: 1
Page: 525176 Thrashed: 2
Page: 525177 Thrashed: 1
Page: 525180 Thrashed: 1
Page: 525181 Thrashed: 1
Page: 525182 Thrashed: 2
Page: 525183 Thrashed: 1
Page: 525184 Thrashed: 3
Page: 525186 Thrashed: 1
Page: 525188 Thrashed: 1
Page: 525189 Thrashed: 2
Page: 525190 Thrashed: 1
Page: 525191 Thrashed: 1
Page: 525192 Thrashed: 1
Page: 525194 Thrashed: 2
Page: 525196 Thrashed: 1
Page: 525197 Thrashed: 1
Page: 525198 Thrashed: 1
Page: 525201 Thrashed: 1
Page: 525202 Thrashed: 1
Page: 525203 Thrashed: 1
Page: 525205 Thrashed: 1
Page: 525206 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525208 Thrashed: 1
Page: 525209 Thrashed: 1
Page: 525210 Thrashed: 1
Page: 525213 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525216 Thrashed: 1
Page: 525219 Thrashed: 2
Page: 525221 Thrashed: 2
Page: 525222 Thrashed: 1
Page: 525224 Thrashed: 2
Page: 525225 Thrashed: 1
Page: 525227 Thrashed: 2
Page: 525230 Thrashed: 1
Page: 525231 Thrashed: 2
Page: 525232 Thrashed: 2
Page: 525233 Thrashed: 2
Page: 525234 Thrashed: 1
Page: 525235 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525237 Thrashed: 1
Page: 525239 Thrashed: 1
Page: 525240 Thrashed: 1
Page: 525241 Thrashed: 1
Page: 525242 Thrashed: 1
Page: 525243 Thrashed: 2
Page: 525244 Thrashed: 2
Page: 525245 Thrashed: 2
Page: 525247 Thrashed: 2
Page: 525249 Thrashed: 1
Page: 525250 Thrashed: 2
Page: 525251 Thrashed: 1
Page: 525253 Thrashed: 3
Page: 525254 Thrashed: 2
Page: 525255 Thrashed: 1
Page: 525256 Thrashed: 1
Page: 525258 Thrashed: 1
Page: 525259 Thrashed: 2
Page: 525260 Thrashed: 2
Page: 525261 Thrashed: 2
Page: 525262 Thrashed: 2
Page: 525263 Thrashed: 2
Page: 525264 Thrashed: 1
Page: 525265 Thrashed: 1
Page: 525266 Thrashed: 2
Page: 525267 Thrashed: 1
Page: 525268 Thrashed: 1
Page: 525272 Thrashed: 2
Page: 525273 Thrashed: 1
Page: 525274 Thrashed: 2
Page: 525275 Thrashed: 2
Page: 525278 Thrashed: 2
Page: 525280 Thrashed: 1
Page: 525281 Thrashed: 1
Page: 525283 Thrashed: 1
Page: 525284 Thrashed: 1
Page: 525287 Thrashed: 2
Page: 525292 Thrashed: 1
Page: 525296 Thrashed: 3
Page: 525299 Thrashed: 1
Page: 525303 Thrashed: 2
Page: 525306 Thrashed: 1
Page: 525307 Thrashed: 1
Page: 525308 Thrashed: 1
Page: 525309 Thrashed: 2
Page: 525311 Thrashed: 1
Page: 525314 Thrashed: 1
Page: 525315 Thrashed: 1
Page: 525318 Thrashed: 1
Page: 525319 Thrashed: 1
Page: 525321 Thrashed: 1
Page: 525323 Thrashed: 2
Page: 525324 Thrashed: 1
Page: 525326 Thrashed: 1
Page: 525328 Thrashed: 1
Page: 525333 Thrashed: 1
Page: 525334 Thrashed: 1
Page: 525337 Thrashed: 1
Page: 525339 Thrashed: 2
Page: 525341 Thrashed: 2
Page: 525342 Thrashed: 1
Page: 525344 Thrashed: 1
Page: 525345 Thrashed: 1
Page: 525346 Thrashed: 1
Page: 525347 Thrashed: 2
Page: 525349 Thrashed: 1
Page: 525350 Thrashed: 1
Page: 525351 Thrashed: 1
Page: 525355 Thrashed: 2
Page: 525356 Thrashed: 2
Page: 525360 Thrashed: 1
Page: 525363 Thrashed: 2
Page: 525364 Thrashed: 1
Page: 525366 Thrashed: 1
Page: 525367 Thrashed: 2
Page: 525368 Thrashed: 3
Page: 525370 Thrashed: 2
Page: 525372 Thrashed: 1
Page: 525375 Thrashed: 1
Page: 525376 Thrashed: 1
Page: 525377 Thrashed: 2
Page: 525378 Thrashed: 1
Page: 525381 Thrashed: 2
Page: 525382 Thrashed: 2
Page: 525383 Thrashed: 3
Page: 525384 Thrashed: 1
Page: 525385 Thrashed: 3
Page: 525386 Thrashed: 5
Page: 525387 Thrashed: 4
Page: 525388 Thrashed: 4
Page: 525389 Thrashed: 2
Page: 525391 Thrashed: 2
Page: 525392 Thrashed: 1
Page: 525393 Thrashed: 3
Page: 525395 Thrashed: 3
Page: 525396 Thrashed: 2
Page: 525397 Thrashed: 1
Page: 525398 Thrashed: 4
Page: 525399 Thrashed: 2
Page: 525400 Thrashed: 4
Page: 525401 Thrashed: 1
Page: 525402 Thrashed: 3
Page: 525403 Thrashed: 1
Page: 525404 Thrashed: 4
Page: 525405 Thrashed: 3
Page: 525406 Thrashed: 3
Page: 525407 Thrashed: 2
Page: 525408 Thrashed: 2
Page: 525409 Thrashed: 3
Page: 525410 Thrashed: 3
Page: 525411 Thrashed: 4
Page: 525413 Thrashed: 2
Page: 525414 Thrashed: 2
Page: 525415 Thrashed: 2
Page: 525416 Thrashed: 4
Page: 525417 Thrashed: 1
Page: 525418 Thrashed: 3
Page: 525419 Thrashed: 2
Page: 525420 Thrashed: 3
Page: 525421 Thrashed: 1
Page: 525422 Thrashed: 2
Page: 525423 Thrashed: 3
Page: 525424 Thrashed: 4
Page: 525425 Thrashed: 4
Page: 525426 Thrashed: 3
Page: 525427 Thrashed: 2
Page: 525428 Thrashed: 4
Page: 525559 Thrashed: 1
Page: 525563 Thrashed: 1
Page: 525569 Thrashed: 1
Page: 525579 Thrashed: 1
Page: 525583 Thrashed: 2
Page: 525591 Thrashed: 1
Page: 525592 Thrashed: 1
Page: 525607 Thrashed: 1
Page: 525615 Thrashed: 1
Page_tot_thrash: 681
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.341684
[0-25]: 0.817330, [26-50]: 0.001279, [51-75]: 0.008007, [76-100]: 0.173384
Pcie_write_utilization: 0.209678
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317771 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.852802)
F:   225609----T:   229039 	 St: 802c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80246000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802e9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f6000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802d9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80525000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80505000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80516000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539921----T:   541849 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.301823)
F:   541849----T:   544384 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544385----T:   546920 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   769071----T:   912259 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(96.683319)
F:   769709----T:   773521 	 St: 80255000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773521----T:   779933 	 St: 8025a000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779933----T:   785448 	 St: 80265000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   785448----T:   797402 	 St: 8026e000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   797402----T:   802043 	 St: 80285000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   802043----T:   829945 	 St: 8028c000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   829945----T:   837725 	 St: 80325000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   837725----T:   840525 	 St: 80333000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840525----T:   849227 	 St: 80335000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849227----T:   855188 	 St: 80365000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   855188----T:   859407 	 St: 8036f000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   859407----T:   867647 	 St: 80375000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   867647----T:   870252 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870252----T:   874471 	 St: 803b5000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   874471----T:   880432 	 St: 803bb000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   880432----T:   883862 	 St: 803c5000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   883862----T:   890727 	 St: 803c9000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   890727----T:   894946 	 St: 80465000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894946----T:   900907 	 St: 8046b000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   900907----T:   905548 	 St: 80455000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   905548----T:   911063 	 St: 8045c000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1134409----T:  1135718 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1135718----T:  1138253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1138254----T:  1140789 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1362940----T:  1870805 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(342.920319)
F:  1364041----T:  1368682 	 St: 80305000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1364041----T:  1366646 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1366646----T:  1369251 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368682----T:  1381570 	 St: 8030c000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  1369251----T:  1371856 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1371856----T:  1374461 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1374461----T:  1377066 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1377066----T:  1379671 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1379671----T:  1382276 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1381570----T:  1397733 	 St: 80345000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1382276----T:  1384881 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1384881----T:  1387486 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1387486----T:  1390091 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1390091----T:  1392696 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1392696----T:  1395301 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1395301----T:  1397906 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1397733----T:  1421405 	 St: 80385000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1397906----T:  1400511 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1400511----T:  1403116 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1403116----T:  1405721 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1405721----T:  1408326 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1408326----T:  1410931 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1410931----T:  1413536 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1413536----T:  1416141 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1416141----T:  1418746 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1418746----T:  1421351 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1421351----T:  1423956 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1423956----T:  1426561 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1426561----T:  1429166 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1429166----T:  1431771 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1431771----T:  1434376 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1434376----T:  1436981 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1436981----T:  1439586 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1439586----T:  1442191 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1442191----T:  1444796 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1444796----T:  1447401 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1447401----T:  1450006 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1450006----T:  1452611 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1452611----T:  1455216 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1455216----T:  1457821 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1457821----T:  1460426 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1460426----T:  1463031 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1463031----T:  1465636 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1465636----T:  1468241 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1468241----T:  1470846 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1470846----T:  1473451 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1473451----T:  1476056 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1476056----T:  1537363 	 St: 803d5000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1476056----T:  1478661 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1478661----T:  1481266 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1481266----T:  1483871 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1483871----T:  1486476 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1486476----T:  1489081 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1489081----T:  1491686 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1491686----T:  1494291 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1494291----T:  1496896 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1496896----T:  1499501 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1499501----T:  1502106 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1502106----T:  1504711 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1504711----T:  1507316 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1507316----T:  1509921 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1509921----T:  1512526 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1512526----T:  1515131 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1515131----T:  1517736 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1517736----T:  1520341 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1520341----T:  1522946 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1522946----T:  1525551 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1525551----T:  1528156 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1528156----T:  1530761 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1530761----T:  1533366 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1533366----T:  1535971 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1535971----T:  1538576 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1538576----T:  1541181 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1541181----T:  1543786 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1543786----T:  1546391 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1546391----T:  1548996 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1548996----T:  1551601 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1551601----T:  1554206 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1554206----T:  1556811 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1556811----T:  1559416 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1559416----T:  1562021 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1562021----T:  1564626 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1564626----T:  1567231 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1567231----T:  1569836 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1569836----T:  1572441 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1572441----T:  1575046 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1575046----T:  1577651 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1577651----T:  1580256 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1580256----T:  1582861 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1582861----T:  1585466 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1585466----T:  1588071 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1588071----T:  1590676 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1590676----T:  1593281 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1593281----T:  1595886 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1595886----T:  1598491 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1598491----T:  1601096 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1601096----T:  1603701 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1603701----T:  1606306 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1606306----T:  1608911 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1608911----T:  1611516 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1611516----T:  1614121 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1614121----T:  1616726 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1616726----T:  1619331 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1619331----T:  1621936 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1621936----T:  1624541 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1624541----T:  1627146 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1627146----T:  1629751 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1629751----T:  1632356 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1632356----T:  1634961 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1634961----T:  1637566 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1637566----T:  1640171 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1640171----T:  1642776 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1642776----T:  1645381 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1645381----T:  1647986 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1647986----T:  1650591 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1650591----T:  1653196 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1653196----T:  1655801 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1655801----T:  1658406 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1658406----T:  1661011 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1661011----T:  1663616 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1663616----T:  1666221 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1666221----T:  1668826 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1668826----T:  1671431 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1671431----T:  1674036 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1674036----T:  1676641 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1676641----T:  1679246 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1679246----T:  1681851 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1681851----T:  1684456 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1684456----T:  1687061 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1687061----T:  1689666 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1689666----T:  1692271 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1692271----T:  1694876 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1694876----T:  1697481 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1697481----T:  1700086 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1700086----T:  1702691 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1702691----T:  1705296 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1705296----T:  1707901 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1707901----T:  1710506 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1710506----T:  1713111 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1713111----T:  1715716 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1715716----T:  1718321 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1718321----T:  1720926 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1720926----T:  1723531 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1723531----T:  1726136 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1726136----T:  1728741 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1728741----T:  1731346 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1731346----T:  1733951 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1733951----T:  1736556 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1736556----T:  1739161 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1739161----T:  1741766 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1741766----T:  1744371 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1744371----T:  1746976 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1746976----T:  1749581 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1749581----T:  1752186 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1752186----T:  1754791 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1754791----T:  1757396 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1757396----T:  1760001 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1760001----T:  1762606 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1762606----T:  1765211 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1765211----T:  1767816 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1767816----T:  1770421 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1770421----T:  1773026 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1773026----T:  1775631 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1775631----T:  1778236 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1778236----T:  1780841 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1780841----T:  1783446 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1783446----T:  1786051 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1786051----T:  1788656 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1788656----T:  1791261 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1791261----T:  1793866 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1793866----T:  1796471 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1796471----T:  1799076 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1799076----T:  1801681 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1801681----T:  1804286 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1804286----T:  1806891 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1806891----T:  1809496 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1809497----T:  1870804 	 St: 80475000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1809497----T:  1812102 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2092955----T:  2125305 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(21.843349)
F:  2093550----T:  2096155 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093550----T:  2096155 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2096155----T:  2098760 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096155----T:  2098760 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2098760----T:  2101365 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098760----T:  2101365 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2101365----T:  2103970 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101365----T:  2103970 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2103970----T:  2106575 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2103970----T:  2106575 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2106575----T:  2109180 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106575----T:  2109180 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2109180----T:  2111785 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109180----T:  2111785 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2111785----T:  2114390 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2111785----T:  2114390 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2114390----T:  2116995 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114390----T:  2116995 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2116995----T:  2119600 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2116995----T:  2119600 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2119601----T:  2122206 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119601----T:  2122206 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2122564----T:  2125169 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122564----T:  2125169 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2125305----T:  2127840 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2127841----T:  2130376 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2352527----T:  2663987 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(210.303848)
F:  2353023----T:  2355628 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2353023----T:  2355628 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2355628----T:  2358233 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2355628----T:  2358233 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2358233----T:  2360838 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2358233----T:  2360838 	 St: 804d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2360838----T:  2363443 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2360838----T:  2363443 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2363443----T:  2366048 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363443----T:  2366048 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2366048----T:  2368653 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2366048----T:  2368653 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2368653----T:  2371258 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2368653----T:  2371258 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2371258----T:  2373863 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2371258----T:  2373863 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2373863----T:  2376468 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2373863----T:  2376468 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2376468----T:  2379073 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376468----T:  2379073 	 St: 804cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2379073----T:  2381678 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2379073----T:  2381678 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2381678----T:  2384283 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2381678----T:  2384283 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2384283----T:  2386888 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2384283----T:  2386888 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2386888----T:  2389493 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2386888----T:  2389493 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2389493----T:  2392098 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389493----T:  2392098 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2392098----T:  2394703 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2392098----T:  2394703 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2394703----T:  2397308 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2394703----T:  2397308 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2397308----T:  2399913 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397308----T:  2399913 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2399913----T:  2402518 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399913----T:  2402518 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2402518----T:  2405123 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402518----T:  2405123 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2405123----T:  2407728 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405123----T:  2407728 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2407728----T:  2410333 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407728----T:  2410333 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2410333----T:  2412938 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410333----T:  2412938 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2412938----T:  2415543 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412938----T:  2415543 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2415543----T:  2418148 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415543----T:  2418148 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2418148----T:  2420753 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418148----T:  2420753 	 St: 804eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2420753----T:  2423358 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420753----T:  2423358 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2423358----T:  2425963 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423358----T:  2425963 	 St: 804c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2425963----T:  2428568 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425963----T:  2428568 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2428568----T:  2431173 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428568----T:  2431173 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2431173----T:  2433778 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431173----T:  2433778 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2433778----T:  2436383 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433778----T:  2436383 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2436383----T:  2438988 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436383----T:  2438988 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2438988----T:  2441593 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2438988----T:  2441593 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2441593----T:  2444198 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441593----T:  2444198 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2444198----T:  2446803 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444198----T:  2446803 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2446803----T:  2449408 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446803----T:  2449408 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2449408----T:  2452013 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449408----T:  2452013 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2452013----T:  2454618 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452013----T:  2454618 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2454618----T:  2457223 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454618----T:  2457223 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2457223----T:  2459828 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457223----T:  2459828 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2459828----T:  2462433 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459828----T:  2462433 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2462433----T:  2465038 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462433----T:  2465038 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2465038----T:  2467643 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465038----T:  2467643 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2467643----T:  2470248 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467643----T:  2470248 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2470248----T:  2472853 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470248----T:  2472853 	 St: 804d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2472853----T:  2475458 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472853----T:  2475458 	 St: 804f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2475458----T:  2478063 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475458----T:  2478063 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2478063----T:  2480668 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478063----T:  2480668 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2480668----T:  2483273 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480668----T:  2483273 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2483273----T:  2485878 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483273----T:  2485878 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2485878----T:  2488483 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485878----T:  2488483 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2488483----T:  2491088 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488483----T:  2491088 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2491088----T:  2493693 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491088----T:  2493693 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2493693----T:  2496298 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493693----T:  2496298 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2496298----T:  2498903 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496298----T:  2498903 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2498903----T:  2501508 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498903----T:  2501508 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2501508----T:  2504113 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501508----T:  2504113 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2504113----T:  2506718 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504113----T:  2506718 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2506718----T:  2509323 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506718----T:  2509323 	 St: 804e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2509323----T:  2511928 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509323----T:  2511928 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2511928----T:  2514533 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511928----T:  2514533 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2514533----T:  2517138 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514533----T:  2517138 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2517138----T:  2519743 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517138----T:  2519743 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2519743----T:  2522348 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2519743----T:  2522348 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2522348----T:  2524953 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522348----T:  2524953 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2524953----T:  2527558 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524953----T:  2527558 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2527558----T:  2530163 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527558----T:  2530163 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2530163----T:  2532768 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530163----T:  2532768 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2532768----T:  2535373 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2532768----T:  2535373 	 St: 804c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2535373----T:  2537978 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535373----T:  2537978 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2537978----T:  2540583 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2537978----T:  2540583 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2540583----T:  2543188 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2540583----T:  2543188 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2543188----T:  2545793 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543188----T:  2545793 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2545793----T:  2548398 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2545793----T:  2548398 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2548398----T:  2551003 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548398----T:  2551003 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2551003----T:  2553608 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551003----T:  2553608 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2553608----T:  2556213 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2553608----T:  2556213 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2556213----T:  2558818 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556213----T:  2558818 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2558818----T:  2561423 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2558818----T:  2561423 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2561423----T:  2564028 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561423----T:  2564028 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2564028----T:  2566633 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564028----T:  2566633 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2566633----T:  2569238 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2566633----T:  2569238 	 St: 804c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2569238----T:  2571843 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569238----T:  2571843 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2571843----T:  2574448 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2571843----T:  2574448 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2574448----T:  2577053 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2574448----T:  2577053 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2577053----T:  2579658 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577053----T:  2579658 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2579658----T:  2582263 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2579658----T:  2582263 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2582263----T:  2584868 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582263----T:  2584868 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2584868----T:  2587473 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2584868----T:  2587473 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2587473----T:  2590078 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2587473----T:  2590078 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2590079----T:  2592684 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590079----T:  2592684 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2593152----T:  2595757 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593152----T:  2595757 	 St: 804e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2595757----T:  2598362 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595757----T:  2598362 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2598362----T:  2600967 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598362----T:  2600967 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2600967----T:  2603572 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2600967----T:  2603572 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2603572----T:  2606177 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603572----T:  2606177 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2606177----T:  2608782 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606177----T:  2608782 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2608782----T:  2611387 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608782----T:  2611387 	 St: 804f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2611387----T:  2613992 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611387----T:  2613992 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2613992----T:  2616597 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2613992----T:  2616597 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2616597----T:  2619202 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616597----T:  2619202 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2619202----T:  2621807 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619202----T:  2621807 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2621807----T:  2624412 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621807----T:  2624412 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2624412----T:  2627017 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624412----T:  2627017 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2627017----T:  2629622 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627017----T:  2629622 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2629622----T:  2632227 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629622----T:  2632227 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2632227----T:  2634832 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632227----T:  2634832 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2634832----T:  2637437 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634832----T:  2637437 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2637437----T:  2640042 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637437----T:  2640042 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2640042----T:  2642647 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640042----T:  2642647 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2642647----T:  2645252 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642647----T:  2645252 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2645252----T:  2647857 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645252----T:  2647857 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2647857----T:  2650462 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2647857----T:  2650462 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2650462----T:  2653067 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650462----T:  2653067 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2653067----T:  2655672 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653067----T:  2655672 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2655673----T:  2658278 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655673----T:  2658278 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2886137----T:  2895283 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(6.175557)
F:  2886763----T:  2889368 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2886763----T:  2889368 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2889368----T:  2891973 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2889368----T:  2891973 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2891974----T:  2894579 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2891974----T:  2894579 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2895283----T:  2897818 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2897819----T:  2900354 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3122505----T:  3554338 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(291.582031)
F:  3123043----T:  3125648 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3123043----T:  3125648 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3125648----T:  3128253 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3125648----T:  3128253 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3128253----T:  3130858 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3128253----T:  3130858 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3130858----T:  3133463 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3130858----T:  3133463 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3133463----T:  3136068 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3133463----T:  3136068 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3136068----T:  3138673 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3136068----T:  3138673 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3138673----T:  3141278 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3138673----T:  3141278 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3141278----T:  3143883 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3141278----T:  3143883 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3143883----T:  3146488 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3143883----T:  3146488 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3146488----T:  3149093 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146488----T:  3149093 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3149093----T:  3151698 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3149093----T:  3151698 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3151698----T:  3154303 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3151698----T:  3154303 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3154303----T:  3156908 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3154303----T:  3156908 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3156908----T:  3159513 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3156908----T:  3159513 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3159513----T:  3162118 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3159513----T:  3162118 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3162118----T:  3164723 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3162118----T:  3164723 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3164723----T:  3167328 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3164723----T:  3167328 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3167328----T:  3169933 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3167328----T:  3169933 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3169933----T:  3172538 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3169933----T:  3172538 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3172538----T:  3175143 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3172538----T:  3175143 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3175143----T:  3177748 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3175143----T:  3177748 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3177748----T:  3180353 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3177748----T:  3180353 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3180353----T:  3182958 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3180353----T:  3182958 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3182958----T:  3185563 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3182958----T:  3185563 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3185563----T:  3188168 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3185563----T:  3188168 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3188168----T:  3190773 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3188168----T:  3190773 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3190773----T:  3193378 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3190773----T:  3193378 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3193378----T:  3195983 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3193378----T:  3195983 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3195983----T:  3198588 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3195983----T:  3198588 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3198588----T:  3201193 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3198588----T:  3201193 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3201193----T:  3203798 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3201193----T:  3203798 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3203798----T:  3206403 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3203798----T:  3206403 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3206403----T:  3209008 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3206403----T:  3209008 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3209008----T:  3211613 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3209008----T:  3211613 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3211613----T:  3214218 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3211613----T:  3214218 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3214218----T:  3216823 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3214218----T:  3216823 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3216823----T:  3219428 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3216823----T:  3219428 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3219428----T:  3222033 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3219428----T:  3222033 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3222033----T:  3224638 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3222033----T:  3224638 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3224638----T:  3227243 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3224638----T:  3227243 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3227243----T:  3229848 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3227243----T:  3229848 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3229848----T:  3232453 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3229848----T:  3232453 	 St: 804d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3232453----T:  3235058 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3232453----T:  3235058 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3235058----T:  3237663 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3235058----T:  3237663 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3237663----T:  3240268 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3237663----T:  3240268 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3240268----T:  3242873 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3240268----T:  3242873 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3242873----T:  3245478 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3242873----T:  3245478 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3245478----T:  3248083 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3245478----T:  3248083 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3248083----T:  3250688 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3248083----T:  3250688 	 St: 804dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3250688----T:  3253293 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3250688----T:  3253293 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3253293----T:  3255898 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3253293----T:  3255898 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3255898----T:  3258503 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255898----T:  3258503 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3258503----T:  3261108 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258503----T:  3261108 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3261108----T:  3263713 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3261108----T:  3263713 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3263713----T:  3266318 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3263713----T:  3266318 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3266318----T:  3268923 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3266318----T:  3268923 	 St: 804d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3268923----T:  3271528 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3268923----T:  3271528 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3271528----T:  3274133 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271528----T:  3274133 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3274133----T:  3276738 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3274133----T:  3276738 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3276738----T:  3279343 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3276738----T:  3279343 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3279343----T:  3281948 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3279343----T:  3281948 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3281948----T:  3284553 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3281948----T:  3284553 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3284553----T:  3287158 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284553----T:  3287158 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3287158----T:  3289763 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3287158----T:  3289763 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3289763----T:  3292368 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3289763----T:  3292368 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3292368----T:  3294973 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3292368----T:  3294973 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3294973----T:  3297578 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3294973----T:  3297578 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3297578----T:  3300183 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297578----T:  3300183 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3300183----T:  3302788 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3300183----T:  3302788 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3302788----T:  3305393 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3302788----T:  3305393 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3305393----T:  3307998 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3305393----T:  3307998 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3307998----T:  3310603 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3307998----T:  3310603 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3310603----T:  3313208 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310603----T:  3313208 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3313208----T:  3315813 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3313208----T:  3315813 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3315813----T:  3318418 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3315813----T:  3318418 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3318418----T:  3321023 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3318418----T:  3321023 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3321023----T:  3323628 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3321023----T:  3323628 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3323628----T:  3326233 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323628----T:  3326233 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3326233----T:  3328838 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326233----T:  3328838 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3328838----T:  3331443 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3328838----T:  3331443 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3331443----T:  3334048 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331443----T:  3334048 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3334048----T:  3336653 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3334048----T:  3336653 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3336653----T:  3339258 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336653----T:  3339258 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3339258----T:  3341863 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339258----T:  3341863 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3341863----T:  3344468 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3341863----T:  3344468 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3344468----T:  3347073 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344468----T:  3347073 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3347073----T:  3349678 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347073----T:  3349678 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3349678----T:  3352283 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349678----T:  3352283 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3352283----T:  3354888 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352283----T:  3354888 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3354888----T:  3357493 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3354888----T:  3357493 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3357493----T:  3360098 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357493----T:  3360098 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3360098----T:  3362703 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360098----T:  3362703 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3362703----T:  3365308 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362703----T:  3365308 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3365308----T:  3367913 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365308----T:  3367913 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3367913----T:  3370518 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3367913----T:  3370518 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3370518----T:  3373123 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370518----T:  3373123 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3373123----T:  3375728 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373123----T:  3375728 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3375728----T:  3378333 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3375728----T:  3378333 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3378333----T:  3380938 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378333----T:  3380938 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3380938----T:  3383543 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3380938----T:  3383543 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3383543----T:  3386148 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383543----T:  3386148 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3386148----T:  3388753 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386148----T:  3388753 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3388753----T:  3391358 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3388753----T:  3391358 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3391358----T:  3393963 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391358----T:  3393963 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3393963----T:  3396568 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3393963----T:  3396568 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3396568----T:  3399173 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396568----T:  3399173 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3399173----T:  3401778 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399173----T:  3401778 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3401778----T:  3404383 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3401778----T:  3404383 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3404383----T:  3406988 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404383----T:  3406988 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3406988----T:  3409593 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3406988----T:  3409593 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3409593----T:  3412198 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409593----T:  3412198 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3412198----T:  3414803 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412198----T:  3414803 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3414803----T:  3417408 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3414803----T:  3417408 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3417408----T:  3420013 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417408----T:  3420013 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3420013----T:  3422618 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420013----T:  3422618 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3422618----T:  3425223 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3422618----T:  3425223 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3425223----T:  3427828 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425223----T:  3427828 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3427828----T:  3430433 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3427828----T:  3430433 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3430433----T:  3433038 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430433----T:  3433038 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3433038----T:  3435643 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433038----T:  3435643 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3435644----T:  3438249 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435644----T:  3438249 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3438441----T:  3441046 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438441----T:  3441046 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3441046----T:  3443651 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441046----T:  3443651 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3443651----T:  3446256 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443651----T:  3446256 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3446256----T:  3448861 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446256----T:  3448861 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3448861----T:  3451466 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3448861----T:  3451466 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3451466----T:  3454071 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451466----T:  3454071 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3454071----T:  3456676 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454071----T:  3456676 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3456676----T:  3459281 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456676----T:  3459281 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3459281----T:  3461886 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459281----T:  3461886 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3461886----T:  3464491 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3461886----T:  3464491 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3464491----T:  3467096 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464491----T:  3467096 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3467096----T:  3469701 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467096----T:  3469701 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3469701----T:  3472306 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469701----T:  3472306 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3472306----T:  3474911 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472306----T:  3474911 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3474911----T:  3477516 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3474911----T:  3477516 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3477516----T:  3480121 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477516----T:  3480121 	 St: 804ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3480121----T:  3482726 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480121----T:  3482726 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3482726----T:  3485331 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482726----T:  3485331 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3485331----T:  3487936 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485331----T:  3487936 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3487936----T:  3490541 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3487936----T:  3490541 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3490541----T:  3493146 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490541----T:  3493146 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3493146----T:  3495751 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493146----T:  3495751 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3495751----T:  3498356 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3495751----T:  3498356 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3498356----T:  3500961 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498356----T:  3500961 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3500961----T:  3503566 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3500961----T:  3503566 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3503566----T:  3506171 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503566----T:  3506171 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3506171----T:  3508776 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506171----T:  3508776 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3508776----T:  3511381 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3508776----T:  3511381 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3511381----T:  3513986 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511381----T:  3513986 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3513986----T:  3516591 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3513986----T:  3516591 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3516591----T:  3519196 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516591----T:  3519196 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3519196----T:  3521801 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519196----T:  3521801 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3521801----T:  3524406 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3521801----T:  3524406 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3524406----T:  3527011 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524406----T:  3527011 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3527011----T:  3529616 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527011----T:  3529616 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3529616----T:  3532221 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529616----T:  3532221 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3532221----T:  3534826 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532221----T:  3534826 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3534826----T:  3537431 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534826----T:  3537431 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3537431----T:  3540036 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537431----T:  3540036 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3540036----T:  3542641 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540036----T:  3542641 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3542641----T:  3545246 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542641----T:  3545246 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3545247----T:  3547852 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545247----T:  3547852 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3776488----T:  3798455 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(14.832545)
F:  3777100----T:  3779705 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3777100----T:  3779705 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3779705----T:  3782310 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779705----T:  3782310 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3782310----T:  3784915 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3782310----T:  3784915 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3784915----T:  3787520 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3784915----T:  3787520 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3787520----T:  3790125 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3787520----T:  3790125 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3790125----T:  3792730 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3790125----T:  3792730 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3792731----T:  3795336 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792731----T:  3795336 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3795692----T:  3798297 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3795692----T:  3798297 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3798455----T:  3800990 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3800991----T:  3803526 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4025677----T:  4356443 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(223.339630)
F:  4026196----T:  4028801 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4026196----T:  4028801 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4028801----T:  4031406 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4028801----T:  4031406 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4031406----T:  4034011 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4031406----T:  4034011 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4034011----T:  4036616 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4034011----T:  4036616 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4036616----T:  4039221 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4036616----T:  4039221 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4039221----T:  4041826 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4039221----T:  4041826 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4041826----T:  4044431 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4041826----T:  4044431 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4044431----T:  4047036 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044431----T:  4047036 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4047036----T:  4049641 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047036----T:  4049641 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4049641----T:  4052246 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049641----T:  4052246 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4052246----T:  4054851 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052246----T:  4054851 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4054851----T:  4057456 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4054851----T:  4057456 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4057456----T:  4060061 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4057456----T:  4060061 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4060061----T:  4062666 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4060061----T:  4062666 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4062666----T:  4065271 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4062666----T:  4065271 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4065271----T:  4067876 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065271----T:  4067876 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4067876----T:  4070481 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4067876----T:  4070481 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4070481----T:  4073086 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4070481----T:  4073086 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4073086----T:  4075691 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073086----T:  4075691 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4075691----T:  4078296 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4075691----T:  4078296 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4078296----T:  4080901 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4078296----T:  4080901 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4080901----T:  4083506 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4080901----T:  4083506 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4083506----T:  4086111 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4083506----T:  4086111 	 St: 804e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4086111----T:  4088716 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4086111----T:  4088716 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4088716----T:  4091321 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4088716----T:  4091321 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4091321----T:  4093926 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4091321----T:  4093926 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4093926----T:  4096531 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4093926----T:  4096531 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4096531----T:  4099136 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4096531----T:  4099136 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4099136----T:  4101741 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4099136----T:  4101741 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4101741----T:  4104346 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4101741----T:  4104346 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4104346----T:  4106951 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4104346----T:  4106951 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4106951----T:  4109556 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4106951----T:  4109556 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4109556----T:  4112161 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4109556----T:  4112161 	 St: 804e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4112161----T:  4114766 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4112161----T:  4114766 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4114766----T:  4117371 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4114766----T:  4117371 	 St: 804ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4117371----T:  4119976 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4117371----T:  4119976 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4119976----T:  4122581 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4119976----T:  4122581 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4122581----T:  4125186 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4122581----T:  4125186 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4125186----T:  4127791 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4125186----T:  4127791 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4127791----T:  4130396 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4127791----T:  4130396 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4130396----T:  4133001 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4130396----T:  4133001 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4133001----T:  4135606 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4133001----T:  4135606 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4135606----T:  4138211 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4135606----T:  4138211 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4138211----T:  4140816 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4138211----T:  4140816 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4140816----T:  4143421 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4140816----T:  4143421 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4143421----T:  4146026 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4143421----T:  4146026 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4146026----T:  4148631 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4146026----T:  4148631 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4148631----T:  4151236 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4148631----T:  4151236 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4151236----T:  4153841 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4151236----T:  4153841 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4153841----T:  4156446 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4153841----T:  4156446 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4156446----T:  4159051 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4156446----T:  4159051 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4159051----T:  4161656 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4159051----T:  4161656 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4161656----T:  4164261 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4161656----T:  4164261 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4164261----T:  4166866 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4164261----T:  4166866 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4166866----T:  4169471 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4166866----T:  4169471 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4169471----T:  4172076 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4169471----T:  4172076 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4172076----T:  4174681 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4172076----T:  4174681 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4174681----T:  4177286 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4174681----T:  4177286 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4177286----T:  4179891 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4177286----T:  4179891 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4179891----T:  4182496 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4179891----T:  4182496 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4182496----T:  4185101 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4182496----T:  4185101 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4185101----T:  4187706 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4185101----T:  4187706 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4187706----T:  4190311 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4187706----T:  4190311 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4190311----T:  4192916 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190311----T:  4192916 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4192916----T:  4195521 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4192916----T:  4195521 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4195521----T:  4198126 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195521----T:  4198126 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4198126----T:  4200731 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4198126----T:  4200731 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4200731----T:  4203336 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200731----T:  4203336 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4203336----T:  4205941 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4203336----T:  4205941 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4205941----T:  4208546 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205941----T:  4208546 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4208546----T:  4211151 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208546----T:  4211151 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4211151----T:  4213756 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4211151----T:  4213756 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4213756----T:  4216361 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213756----T:  4216361 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4216361----T:  4218966 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4216361----T:  4218966 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4218966----T:  4221571 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218966----T:  4221571 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4221571----T:  4224176 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221571----T:  4224176 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4224176----T:  4226781 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4224176----T:  4226781 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4226781----T:  4229386 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226781----T:  4229386 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4229387----T:  4231992 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229387----T:  4231992 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4231993----T:  4234598 	 St: 80517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231993----T:  4234598 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4234790----T:  4237395 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234790----T:  4237395 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4237396----T:  4240001 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4237396----T:  4240001 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4240001----T:  4242606 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4240001----T:  4242606 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4242606----T:  4245211 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242606----T:  4245211 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4245211----T:  4247816 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4245211----T:  4247816 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4247816----T:  4250421 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4247816----T:  4250421 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4250421----T:  4253026 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4250421----T:  4253026 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4253026----T:  4255631 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4253026----T:  4255631 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4255631----T:  4258236 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255631----T:  4258236 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4258236----T:  4260841 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4258236----T:  4260841 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4260841----T:  4263446 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260841----T:  4263446 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4263446----T:  4266051 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4263446----T:  4266051 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4266051----T:  4268656 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4266051----T:  4268656 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4268656----T:  4271261 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268656----T:  4271261 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4271261----T:  4273866 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4271261----T:  4273866 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4273866----T:  4276471 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273866----T:  4276471 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4276471----T:  4279076 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4276471----T:  4279076 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4279076----T:  4281681 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4279076----T:  4281681 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4281681----T:  4284286 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281681----T:  4284286 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4284286----T:  4286891 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4284286----T:  4286891 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4286891----T:  4289496 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286891----T:  4289496 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4289496----T:  4292101 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4289496----T:  4292101 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4292101----T:  4294706 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4292101----T:  4294706 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4294706----T:  4297311 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294706----T:  4297311 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4297311----T:  4299916 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4297311----T:  4299916 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4299916----T:  4302521 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299916----T:  4302521 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4302521----T:  4305126 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4302521----T:  4305126 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4305126----T:  4307731 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4305126----T:  4307731 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4307731----T:  4310336 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4307731----T:  4310336 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4310336----T:  4312941 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4310336----T:  4312941 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4312941----T:  4315546 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312941----T:  4315546 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4315546----T:  4318151 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4315546----T:  4318151 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4318151----T:  4320756 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4318151----T:  4320756 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4320756----T:  4323361 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320756----T:  4323361 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4323361----T:  4325966 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4323361----T:  4325966 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4325966----T:  4328571 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325966----T:  4328571 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4328571----T:  4331176 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328571----T:  4331176 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4331176----T:  4333781 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4331176----T:  4333781 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4333781----T:  4336386 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333781----T:  4336386 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4336386----T:  4338991 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4336386----T:  4338991 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4338991----T:  4341596 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338991----T:  4341596 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4341596----T:  4344201 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341596----T:  4344201 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4344202----T:  4346807 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4344202----T:  4346807 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4578593----T:  4603510 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(16.824444)
F:  4579205----T:  4581810 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4579205----T:  4581810 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4581810----T:  4584415 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4581810----T:  4584415 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4584415----T:  4587020 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4584415----T:  4587020 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4587020----T:  4589625 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4587020----T:  4589625 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4589625----T:  4592230 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589625----T:  4592230 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4592230----T:  4594835 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4592230----T:  4594835 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4594835----T:  4597440 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594835----T:  4597440 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4597440----T:  4600045 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4597440----T:  4600045 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4600046----T:  4602651 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4600046----T:  4602651 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4603510----T:  4606045 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4606046----T:  4608581 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4830732----T:  5079994 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(168.306549)
F:  4831343----T:  4833948 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4831343----T:  4833948 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4833948----T:  4836553 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833948----T:  4836553 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4836553----T:  4839158 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4836553----T:  4839158 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4839158----T:  4841763 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4839158----T:  4841763 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4841763----T:  4844368 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4841763----T:  4844368 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4844368----T:  4846973 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4844368----T:  4846973 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4846973----T:  4849578 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4846973----T:  4849578 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4849578----T:  4852183 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4849578----T:  4852183 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4852183----T:  4854788 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4852183----T:  4854788 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4854788----T:  4857393 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4854788----T:  4857393 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4857393----T:  4859998 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4857393----T:  4859998 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4859998----T:  4862603 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859998----T:  4862603 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4862603----T:  4865208 	 St: 802a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4862603----T:  4865208 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4865208----T:  4867813 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4865208----T:  4867813 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4867813----T:  4870418 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4867813----T:  4870418 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4870418----T:  4873023 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4870418----T:  4873023 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4873023----T:  4875628 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4873023----T:  4875628 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4875628----T:  4878233 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4875628----T:  4878233 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4878233----T:  4880838 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4878233----T:  4880838 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4880838----T:  4883443 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4880838----T:  4883443 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4883443----T:  4886048 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4883443----T:  4886048 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4886048----T:  4888653 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4886048----T:  4888653 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4888653----T:  4891258 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4888653----T:  4891258 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4891258----T:  4893863 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4891258----T:  4893863 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4893863----T:  4896468 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4893863----T:  4896468 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4896468----T:  4899073 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4896468----T:  4899073 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4899073----T:  4901678 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4899073----T:  4901678 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4901678----T:  4904283 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4901678----T:  4904283 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4904283----T:  4906888 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4904283----T:  4906888 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4906888----T:  4909493 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4906888----T:  4909493 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4909493----T:  4912098 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4909493----T:  4912098 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4912098----T:  4914703 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4912098----T:  4914703 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4914703----T:  4917308 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914703----T:  4917308 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4917308----T:  4919913 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4917308----T:  4919913 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4919913----T:  4922518 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4919913----T:  4922518 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4922518----T:  4925123 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922518----T:  4925123 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4925123----T:  4927728 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4925123----T:  4927728 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4927728----T:  4930333 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927728----T:  4930333 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4930333----T:  4932938 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4930333----T:  4932938 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4932938----T:  4935543 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4932938----T:  4935543 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4935543----T:  4938148 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935543----T:  4938148 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4938148----T:  4940753 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4938148----T:  4940753 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4940753----T:  4943358 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940753----T:  4943358 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4943358----T:  4945963 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4943358----T:  4945963 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4945963----T:  4948568 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945963----T:  4948568 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4948568----T:  4951173 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948568----T:  4951173 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4951173----T:  4953778 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4951173----T:  4953778 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4953778----T:  4956383 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953778----T:  4956383 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4956383----T:  4958988 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4956383----T:  4958988 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4958988----T:  4961593 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958988----T:  4961593 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4961593----T:  4964198 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961593----T:  4964198 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4964198----T:  4966803 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4964198----T:  4966803 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4966803----T:  4969408 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966803----T:  4969408 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4969408----T:  4972013 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4969408----T:  4972013 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4972013----T:  4974618 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4972013----T:  4974618 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4974618----T:  4977223 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974618----T:  4977223 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4977223----T:  4979828 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4977223----T:  4979828 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4979828----T:  4982433 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979828----T:  4982433 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4982433----T:  4985038 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4982433----T:  4985038 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4985038----T:  4987643 	 St: 802aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4985038----T:  4987643 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4987644----T:  4990249 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4987644----T:  4990249 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4990249----T:  4992854 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4990249----T:  4992854 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4992854----T:  4995459 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992854----T:  4995459 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4995460----T:  4998065 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4995460----T:  4998065 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4998257----T:  5000862 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4998257----T:  5000862 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5000862----T:  5003467 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5000862----T:  5003467 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5003467----T:  5006072 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5003467----T:  5006072 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5006072----T:  5008677 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5006072----T:  5008677 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5008677----T:  5011282 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5008677----T:  5011282 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5011282----T:  5013887 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5011282----T:  5013887 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5013887----T:  5016492 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5013887----T:  5016492 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5016492----T:  5019097 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016492----T:  5019097 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5019097----T:  5021702 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5019097----T:  5021702 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5021702----T:  5024307 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5021702----T:  5024307 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5024307----T:  5026912 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5024307----T:  5026912 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5026912----T:  5029517 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5026912----T:  5029517 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5029517----T:  5032122 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5029517----T:  5032122 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5032122----T:  5034727 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5032122----T:  5034727 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5034727----T:  5037332 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5034727----T:  5037332 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5037332----T:  5039937 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5037332----T:  5039937 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5039937----T:  5042542 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039937----T:  5042542 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5042542----T:  5045147 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5042542----T:  5045147 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5045147----T:  5047752 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5045147----T:  5047752 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5047752----T:  5050357 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5047752----T:  5050357 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5050357----T:  5052962 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5050357----T:  5052962 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5052962----T:  5055567 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052962----T:  5055567 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5055567----T:  5058172 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5055567----T:  5058172 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5058172----T:  5060777 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5058172----T:  5060777 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5060777----T:  5063382 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060777----T:  5063382 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5063382----T:  5065987 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5063382----T:  5065987 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5065987----T:  5068592 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065987----T:  5068592 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5068593----T:  5071198 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5068593----T:  5071198 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5302144----T:  5329337 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(18.361242)
F:  5302770----T:  5305375 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5302770----T:  5305375 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5305375----T:  5307980 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5305375----T:  5307980 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5307980----T:  5310585 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5307980----T:  5310585 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5310585----T:  5313190 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310585----T:  5313190 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5313190----T:  5315795 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5313190----T:  5315795 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5315795----T:  5318400 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5315795----T:  5318400 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5318400----T:  5321005 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5318400----T:  5321005 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5321005----T:  5323610 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5321005----T:  5323610 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5323611----T:  5326216 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323611----T:  5326216 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5326571----T:  5329176 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5326571----T:  5329176 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5329337----T:  5331872 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5331873----T:  5334408 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5556559----T:  5763882 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(139.988525)
F:  5557117----T:  5559722 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557117----T:  5559722 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5559722----T:  5562327 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559722----T:  5562327 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5562327----T:  5564932 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562327----T:  5564932 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5564932----T:  5567537 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564932----T:  5567537 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5567537----T:  5570142 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567537----T:  5570142 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5570142----T:  5572747 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570142----T:  5572747 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5572747----T:  5575352 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572747----T:  5575352 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5575352----T:  5577957 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575352----T:  5577957 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5577957----T:  5580562 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577957----T:  5580562 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580562----T:  5583167 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5580562----T:  5583167 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5583167----T:  5585772 	 St: 8029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583167----T:  5585772 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5585772----T:  5588377 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585772----T:  5588377 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5588377----T:  5590982 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588377----T:  5590982 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5590982----T:  5593587 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590982----T:  5593587 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5593587----T:  5596192 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593587----T:  5596192 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5596192----T:  5598797 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596192----T:  5598797 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5598797----T:  5601402 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598797----T:  5601402 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5601402----T:  5604007 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601402----T:  5604007 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5604007----T:  5606612 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604007----T:  5606612 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5606612----T:  5609217 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606612----T:  5609217 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5609217----T:  5611822 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609217----T:  5611822 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5611822----T:  5614427 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611822----T:  5614427 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5614427----T:  5617032 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614427----T:  5617032 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5617032----T:  5619637 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617032----T:  5619637 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5619637----T:  5622242 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619637----T:  5622242 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5622242----T:  5624847 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622242----T:  5624847 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5624847----T:  5627452 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624847----T:  5627452 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5627452----T:  5630057 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627452----T:  5630057 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5630057----T:  5632662 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630057----T:  5632662 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5632662----T:  5635267 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632662----T:  5635267 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5635267----T:  5637872 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635267----T:  5637872 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5637872----T:  5640477 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637872----T:  5640477 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5640477----T:  5643082 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640477----T:  5643082 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5643082----T:  5645687 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643082----T:  5645687 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5645687----T:  5648292 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645687----T:  5648292 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5648292----T:  5650897 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648292----T:  5650897 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5650897----T:  5653502 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650897----T:  5653502 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5653502----T:  5656107 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653502----T:  5656107 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5656107----T:  5658712 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656107----T:  5658712 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5658712----T:  5661317 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658712----T:  5661317 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5661317----T:  5663922 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661317----T:  5663922 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5663922----T:  5666527 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663922----T:  5666527 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5666527----T:  5669132 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666527----T:  5669132 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5669132----T:  5671737 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669132----T:  5671737 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5671737----T:  5674342 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5671737----T:  5674342 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5674342----T:  5676947 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674342----T:  5676947 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5676947----T:  5679552 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676947----T:  5679552 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5679552----T:  5682157 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679552----T:  5682157 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5682157----T:  5684762 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682157----T:  5684762 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5684762----T:  5687367 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684762----T:  5687367 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5687367----T:  5689972 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687367----T:  5689972 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5689972----T:  5692577 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689972----T:  5692577 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5692577----T:  5695182 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692577----T:  5695182 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5695183----T:  5697788 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695183----T:  5697788 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5697789----T:  5700394 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5697789----T:  5700394 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5700586----T:  5703191 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700586----T:  5703191 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5703191----T:  5705796 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703191----T:  5705796 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5705796----T:  5708401 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705796----T:  5708401 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5708401----T:  5711006 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708401----T:  5711006 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5711006----T:  5713611 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711006----T:  5713611 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5713611----T:  5716216 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713611----T:  5716216 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5716216----T:  5718821 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716216----T:  5718821 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5718821----T:  5721426 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718821----T:  5721426 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5721426----T:  5724031 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721426----T:  5724031 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5724031----T:  5726636 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724031----T:  5726636 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5726636----T:  5729241 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5726636----T:  5729241 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5729241----T:  5731846 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729241----T:  5731846 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5731846----T:  5734451 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5731846----T:  5734451 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5734451----T:  5737056 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5734451----T:  5737056 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5737056----T:  5739661 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737056----T:  5739661 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739661----T:  5742266 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739661----T:  5742266 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5742266----T:  5744871 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742266----T:  5744871 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5744871----T:  5747476 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5744871----T:  5747476 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5747476----T:  5750081 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5747476----T:  5750081 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5750081----T:  5752686 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5750081----T:  5752686 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5752686----T:  5755291 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752686----T:  5755291 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5755291----T:  5757896 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755291----T:  5757896 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5757897----T:  5760502 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5757897----T:  5760502 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5986032----T:  6005484 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(13.134369)
F:  5986639----T:  5989244 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5986639----T:  5989244 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5989244----T:  5991849 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5989244----T:  5991849 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5991849----T:  5994454 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5991849----T:  5994454 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5994454----T:  5997059 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5994454----T:  5997059 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5997059----T:  5999664 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5997059----T:  5999664 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5999664----T:  6002269 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5999664----T:  6002269 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6002270----T:  6004875 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6002270----T:  6004875 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6005484----T:  6008019 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6008020----T:  6010555 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6232706----T:  6378041 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(98.133018)
F:  6233256----T:  6235861 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6233256----T:  6235861 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6235861----T:  6238466 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6235861----T:  6238466 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6238466----T:  6241071 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6238466----T:  6241071 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6241071----T:  6243676 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241071----T:  6243676 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6243676----T:  6246281 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6243676----T:  6246281 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6246281----T:  6248886 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6246281----T:  6248886 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6248886----T:  6251491 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6248886----T:  6251491 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6251491----T:  6254096 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6251491----T:  6254096 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6254096----T:  6256701 	 St: 802a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254096----T:  6256701 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6256701----T:  6259306 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6256701----T:  6259306 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6259306----T:  6261911 	 St: 802ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6259306----T:  6261911 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6261911----T:  6264516 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6261911----T:  6264516 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6264516----T:  6267121 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6264516----T:  6267121 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6267121----T:  6269726 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267121----T:  6269726 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6269726----T:  6272331 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6269726----T:  6272331 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6272331----T:  6274936 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6272331----T:  6274936 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6274936----T:  6277541 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274936----T:  6277541 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6277541----T:  6280146 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6277541----T:  6280146 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6280146----T:  6282751 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280146----T:  6282751 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6282751----T:  6285356 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6282751----T:  6285356 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6285356----T:  6287961 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6285356----T:  6287961 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6287961----T:  6290566 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287961----T:  6290566 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6290566----T:  6293171 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6290566----T:  6293171 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6293171----T:  6295776 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293171----T:  6295776 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6295776----T:  6298381 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6295776----T:  6298381 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6298381----T:  6300986 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6298381----T:  6300986 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6300986----T:  6303591 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300986----T:  6303591 	 St: 80515000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6303591----T:  6306196 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303591----T:  6306196 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6306196----T:  6308801 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306196----T:  6308801 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6308801----T:  6311406 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6308801----T:  6311406 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6311406----T:  6314011 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6311406----T:  6314011 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6314011----T:  6316616 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314011----T:  6316616 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6316616----T:  6319221 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316616----T:  6319221 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6319221----T:  6321826 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319221----T:  6321826 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6321826----T:  6324431 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6321826----T:  6324431 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6324431----T:  6327036 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6324431----T:  6327036 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6327036----T:  6329641 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327036----T:  6329641 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6329641----T:  6332246 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329641----T:  6332246 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6332246----T:  6334851 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332246----T:  6334851 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6334851----T:  6337456 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6334851----T:  6337456 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6337456----T:  6340061 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6337456----T:  6340061 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6340061----T:  6342666 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6340061----T:  6342666 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6342667----T:  6345272 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6342667----T:  6345272 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6345464----T:  6348069 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6345464----T:  6348069 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6348069----T:  6350674 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348069----T:  6350674 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6350674----T:  6353279 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6350674----T:  6353279 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6353279----T:  6355884 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353279----T:  6355884 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6355884----T:  6358489 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355884----T:  6358489 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6358489----T:  6361094 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6358489----T:  6361094 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6361094----T:  6363699 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361094----T:  6363699 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6363699----T:  6366304 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363699----T:  6366304 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6366304----T:  6368909 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366304----T:  6368909 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6368909----T:  6371514 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368909----T:  6371514 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6371514----T:  6374119 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6371514----T:  6374119 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6374120----T:  6376725 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374120----T:  6376725 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6600191----T:  6606352 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(4.160027)
F:  6600600----T:  6603205 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6600600----T:  6603205 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6603206----T:  6605811 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603206----T:  6605811 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6606352----T:  6608887 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6608888----T:  6611423 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6833574----T:  6843366 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(6.611749)
F:  6834038----T:  6836643 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6834038----T:  6836643 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6836643----T:  6839248 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6836643----T:  6839248 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6839249----T:  6841854 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839249----T:  6841854 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7065516----T:  7066482 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.652262)
F:  7066482----T:  7069017 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7069018----T:  7071623 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7069018----T:  7077258 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7079863----T:  7082468 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7079863----T:  7088103 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7090708----T:  7093313 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7090708----T:  7106403 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7109008----T:  7111613 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7109008----T:  7139731 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7142336----T:  7144941 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7142336----T:  7203172 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7205777----T:  7208382 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7205777----T:  7245907 	 St: 0 Sz: 339968 	 Sm: 0 	 T: device_sync(27.096556)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2575298(cycle), 1738.891235(us)
Tot_kernel_exec_time_and_fault_time: 49360088(cycle), 33328.890625(us)
Tot_memcpy_h2d_time: 2214961(cycle), 1495.584717(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 2240311(cycle), 1512.701538(us)
Tot_devicesync_time: 179494(cycle), 121.197838(us)
Tot_writeback_time: 2224670(cycle), 1502.140503(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 2429514(cycle), 1640.455078(us)
GPGPU-Sim: *** exit detected ***
