/*
 * This work is part of the White Rabbit Node Core project.
 *
 * Copyright (C) 2013-2015 CERN (www.cern.ch)
 * Author: Tomasz Wlostowski <tomasz.wlostowski@cern.ch>
 *
 * Released according to the GNU GPL, version 2 or any later version.
 */


/*.
 * WR Distributed DDS Realtime Firmware.
 *
 * ad9510_master_config.h: Master mode (RF IN->Phase detector) config registers for AD9510
 * on the FMC DDS v2 mezzanine.
 */


const struct ad95xx_reg ad9510_slave_config[] = {

{0x00, 0x10},
{0x02, 0x20},
{0x04, 0x00},
{0x05, 0x00},
{0x06, 0x04}, //slave : B counter=4
{0x07, 0x00},
{0x08, 0x47},
{0x09, 0x00},
{0x0A, 0x04}, //slave : PLL powerdown unset, B not bypassed, prescaler=1=FD_div_2
{0x0B, 0x00}, //slave : R divider
{0x0C, 0x00}, //slave : R divider : 0=RF/8 from DAC
{0x0D, 0x00}, //digital lock detect enabled, detect window large (9.5ns)
{0x34, 0x01},
{0x35, 0x00},
{0x36, 0x00},
{0x37, 0x04},
{0x38, 0x01},
{0x39, 0x00},
{0x3A, 0x00},
{0x3B, 0x04},
{0x3C, 0x0A}, //OUT0: WHIST - LVPECL OFF
{0x3D, 0x08}, //OUT1: WHIST - LVPECL ON
{0x3E, 0x08}, //OUT2: WHIST - LVPECL ON
{0x3F, 0x08}, //OUT3: WHIST - LVPECL ON
{0x40, 0x03}, //OUT4: WHIST - LVDS OFF
{0x41, 0x02}, //OUT5: WHIST - LVDS ON
{0x42, 0x02}, //OUT6: WHIST - LVDS ON
{0x43, 0x03}, //OUT4: WHIST - LVDS OFF
{0x44, 0x13},
{0x45, 0x02}, //slave :select CLK2 input, PLL, REFIN, CLK1 PD
{0x48, 0x00},
{0x49, 0x80},
{0x4A, 0x00}, //OUT1: WHIST - RF_DR_P/N = RF_in (divider bypassed below)
{0x4B, 0x80}, //OUT1: WHIST - Bypass divider, phase offset=0
{0x4C, 0x33}, //OUT2: WHIST - CLK_PD
{0x4D, 0x00},
{0x4E, 0x33}, //OUT3: WHIST - CLK0_P/N
{0x4F, 0x00},
{0x50, 0x00},
{0x51, 0x00},
{0x52, 0x33}, //OUT5: WHIST - CLK2OUT_P/N
{0x53, 0x00},
{0x54, 0x00}, //OUT6: WHIST - default divide by 2
{0x55, 0x00}, //OUT6: WHIST - RF_LV_P/N (Divider not bypassed)
{0x56, 0x00},
{0x57, 0x00},
{0x58, 0x21},
{0x59, 0x00},
{0x5A, 0x01}

};
