{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714220745597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714220745597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:25:45 2024 " "Processing started: Sat Apr 27 13:25:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714220745597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220745597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DebugDemo -c DebugDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off DebugDemo -c DebugDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220745598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714220745740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714220745740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CntUp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CntUp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CntUp-Behavioral " "Found design unit 1: CntUp-Behavioral" {  } { { "CntUp.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/CntUp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220752884 ""} { "Info" "ISGN_ENTITY_NAME" "1 CntUp " "Found entity 1: CntUp" {  } { { "CntUp.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/CntUp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220752884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220752884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DebugDemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DebugDemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebugDemo-Shell " "Found design unit 1: DebugDemo-Shell" {  } { { "DebugDemo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220752884 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebugDemo " "Found entity 1: DebugDemo" {  } { { "DebugDemo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714220752884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220752884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DebugDemo " "Elaborating entity \"DebugDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714220752934 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "29 9 downto 0 DebugDemo.vhd(16) " "VHDL error at DebugDemo.vhd(16): left bound (29) of slice must belong to range (9 downto 0) of corresponding object" {  } { { "DebugDemo.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula07/part4/DebugDemo.vhd" 16 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1714220752935 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714220752935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714220753010 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 27 13:25:53 2024 " "Processing ended: Sat Apr 27 13:25:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714220753010 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714220753010 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714220753010 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714220753010 ""}
