  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/jeanleo2/yuv_tp/vitis/torgb/torgb 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jeanleo2/yuv_tp/torgb.cpp' from /home/jeanleo2/yuv_tp/vitis/torgb/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/jeanleo2/yuv_tp/torgb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=torgb' from /home/jeanleo2/yuv_tp/vitis/torgb/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/jeanleo2/yuv_tp/vitis/torgb/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/jeanleo2/yuv_tp/vitis/torgb/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/jeanleo2/yuv_tp/vitis/torgb/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 23 18:38:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/hls_data.json outdir=/home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip srcdir=/home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/misc
INFO: Copied 11 verilog file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/hdl/verilog
INFO: Copied 8 vhdl file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/hdl/vhdl/torgb.vhd (torgb)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface ch_y
INFO: Add axi4stream interface ch_u
INFO: Add axi4stream interface ch_v
INFO: Add axi4stream interface ch_r
INFO: Add axi4stream interface ch_g
INFO: Add axi4stream interface ch_b
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/component.xml
INFO: Created IP archive /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/xilinx_com_hls_torgb_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 18:38:16 2025...
INFO: [HLS 200-802] Generated output file torgb/torgb.zip
INFO: [HLS 200-112] Total CPU user time: 7.49 seconds. Total CPU system time: 0.55 seconds. Total elapsed time: 16.99 seconds; peak allocated memory: 388.793 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 20s
