OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/aula28_CSA/sim_csa/work/@_opt
