#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d13a029f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d13a290540_0 .net "PC", 31 0, L_000001d13a30f270;  1 drivers
v000001d13a28e920_0 .net "cycles_consumed", 31 0, v000001d13a290b80_0;  1 drivers
v000001d13a290720_0 .var "input_clk", 0 0;
v000001d13a28e9c0_0 .var "rst", 0 0;
S_000001d13a0396a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d13a029f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d13a1cc0a0 .functor NOR 1, v000001d13a290720_0, v000001d13a27a700_0, C4<0>, C4<0>;
L_000001d13a1cc110 .functor AND 1, v000001d13a25ee80_0, v000001d13a25efc0_0, C4<1>, C4<1>;
L_000001d13a1cc3b0 .functor AND 1, L_000001d13a1cc110, L_000001d13a28ea60, C4<1>, C4<1>;
L_000001d13a1cd1b0 .functor AND 1, v000001d13a24d8c0_0, v000001d13a24e180_0, C4<1>, C4<1>;
L_000001d13a1cb770 .functor AND 1, L_000001d13a1cd1b0, L_000001d13a28f140, C4<1>, C4<1>;
L_000001d13a1cc180 .functor AND 1, v000001d13a279580_0, v000001d13a2794e0_0, C4<1>, C4<1>;
L_000001d13a1cc260 .functor AND 1, L_000001d13a1cc180, L_000001d13a28ef60, C4<1>, C4<1>;
L_000001d13a1cc420 .functor AND 1, v000001d13a25ee80_0, v000001d13a25efc0_0, C4<1>, C4<1>;
L_000001d13a1cc490 .functor AND 1, L_000001d13a1cc420, L_000001d13a28f000, C4<1>, C4<1>;
L_000001d13a1cc500 .functor AND 1, v000001d13a24d8c0_0, v000001d13a24e180_0, C4<1>, C4<1>;
L_000001d13a1cd140 .functor AND 1, L_000001d13a1cc500, L_000001d13a28f0a0, C4<1>, C4<1>;
L_000001d13a1cc570 .functor AND 1, v000001d13a279580_0, v000001d13a2794e0_0, C4<1>, C4<1>;
L_000001d13a1cb7e0 .functor AND 1, L_000001d13a1cc570, L_000001d13a28f640, C4<1>, C4<1>;
L_000001d13a294aa0 .functor NOT 1, L_000001d13a1cc0a0, C4<0>, C4<0>, C4<0>;
L_000001d13a294790 .functor NOT 1, L_000001d13a1cc0a0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fbaf0 .functor NOT 1, L_000001d13a1cc0a0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fbd20 .functor NOT 1, L_000001d13a1cc0a0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fbd90 .functor NOT 1, L_000001d13a1cc0a0, C4<0>, C4<0>, C4<0>;
L_000001d13a30f270 .functor BUFZ 32, v000001d13a277820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a27b240_0 .net "EX1_ALU_OPER1", 31 0, L_000001d13a295d70;  1 drivers
v000001d13a27c000_0 .net "EX1_ALU_OPER2", 31 0, L_000001d13a2fb9a0;  1 drivers
v000001d13a27b560_0 .net "EX1_PC", 31 0, v000001d13a25c9a0_0;  1 drivers
v000001d13a27bd80_0 .net "EX1_PFC", 31 0, v000001d13a25ca40_0;  1 drivers
v000001d13a27c460_0 .net "EX1_PFC_to_IF", 31 0, L_000001d13a28d3e0;  1 drivers
v000001d13a27b060_0 .net "EX1_forward_to_B", 31 0, v000001d13a25eca0_0;  1 drivers
v000001d13a27ce60_0 .net "EX1_is_beq", 0 0, v000001d13a25e980_0;  1 drivers
v000001d13a27a840_0 .net "EX1_is_bne", 0 0, v000001d13a25cae0_0;  1 drivers
v000001d13a27cd20_0 .net "EX1_is_jal", 0 0, v000001d13a25d760_0;  1 drivers
v000001d13a27cdc0_0 .net "EX1_is_jr", 0 0, v000001d13a25e5c0_0;  1 drivers
v000001d13a27b420_0 .net "EX1_is_oper2_immed", 0 0, v000001d13a25c680_0;  1 drivers
v000001d13a27bc40_0 .net "EX1_memread", 0 0, v000001d13a25d3a0_0;  1 drivers
v000001d13a27b740_0 .net "EX1_memwrite", 0 0, v000001d13a25e340_0;  1 drivers
v000001d13a27caa0_0 .net "EX1_opcode", 11 0, v000001d13a25cd60_0;  1 drivers
v000001d13a27b920_0 .net "EX1_predicted", 0 0, v000001d13a25d9e0_0;  1 drivers
v000001d13a27bec0_0 .net "EX1_rd_ind", 4 0, v000001d13a25d260_0;  1 drivers
v000001d13a27bf60_0 .net "EX1_rd_indzero", 0 0, v000001d13a25e0c0_0;  1 drivers
v000001d13a27c1e0_0 .net "EX1_regwrite", 0 0, v000001d13a25cb80_0;  1 drivers
v000001d13a27ad40_0 .net "EX1_rs1", 31 0, v000001d13a25e3e0_0;  1 drivers
v000001d13a27cf00_0 .net "EX1_rs1_ind", 4 0, v000001d13a25d080_0;  1 drivers
v000001d13a27ae80_0 .net "EX1_rs2", 31 0, v000001d13a25cc20_0;  1 drivers
v000001d13a27c140_0 .net "EX1_rs2_ind", 4 0, v000001d13a25ea20_0;  1 drivers
v000001d13a27a8e0_0 .net "EX1_rs2_out", 31 0, L_000001d13a2fab30;  1 drivers
v000001d13a27a980_0 .net "EX2_ALU_OPER1", 31 0, v000001d13a25fe20_0;  1 drivers
v000001d13a27c500_0 .net "EX2_ALU_OPER2", 31 0, v000001d13a25fec0_0;  1 drivers
v000001d13a27c320_0 .net "EX2_ALU_OUT", 31 0, L_000001d13a28c260;  1 drivers
v000001d13a27afc0_0 .net "EX2_PC", 31 0, v000001d13a25fa60_0;  1 drivers
v000001d13a27b9c0_0 .net "EX2_PFC_to_IF", 31 0, v000001d13a260280_0;  1 drivers
v000001d13a27aa20_0 .net "EX2_forward_to_B", 31 0, v000001d13a25ff60_0;  1 drivers
v000001d13a27ca00_0 .net "EX2_is_beq", 0 0, v000001d13a260000_0;  1 drivers
v000001d13a27aac0_0 .net "EX2_is_bne", 0 0, v000001d13a2600a0_0;  1 drivers
v000001d13a27c820_0 .net "EX2_is_jal", 0 0, v000001d13a260140_0;  1 drivers
v000001d13a27cc80_0 .net "EX2_is_jr", 0 0, v000001d13a25f920_0;  1 drivers
v000001d13a27bb00_0 .net "EX2_is_oper2_immed", 0 0, v000001d13a25f9c0_0;  1 drivers
v000001d13a27b4c0_0 .net "EX2_memread", 0 0, v000001d13a25ef20_0;  1 drivers
v000001d13a27c0a0_0 .net "EX2_memwrite", 0 0, v000001d13a25ede0_0;  1 drivers
v000001d13a27b880_0 .net "EX2_opcode", 11 0, v000001d13a25f4c0_0;  1 drivers
v000001d13a27c3c0_0 .net "EX2_predicted", 0 0, v000001d13a25f240_0;  1 drivers
v000001d13a27ab60_0 .net "EX2_rd_ind", 4 0, v000001d13a25fc40_0;  1 drivers
v000001d13a27c5a0_0 .net "EX2_rd_indzero", 0 0, v000001d13a25efc0_0;  1 drivers
v000001d13a27bce0_0 .net "EX2_regwrite", 0 0, v000001d13a25ee80_0;  1 drivers
v000001d13a27c780_0 .net "EX2_rs1", 31 0, v000001d13a25f100_0;  1 drivers
v000001d13a27c640_0 .net "EX2_rs1_ind", 4 0, v000001d13a25f2e0_0;  1 drivers
v000001d13a27c6e0_0 .net "EX2_rs2_ind", 4 0, v000001d13a2601e0_0;  1 drivers
v000001d13a27cb40_0 .net "EX2_rs2_out", 31 0, v000001d13a25f380_0;  1 drivers
v000001d13a27ac00_0 .net "ID_INST", 31 0, v000001d13a268a30_0;  1 drivers
v000001d13a27c8c0_0 .net "ID_PC", 31 0, v000001d13a268ad0_0;  1 drivers
v000001d13a27c960_0 .net "ID_PFC_to_EX", 31 0, L_000001d13a291620;  1 drivers
v000001d13a27aca0_0 .net "ID_PFC_to_IF", 31 0, L_000001d13a292020;  1 drivers
v000001d13a27af20_0 .net "ID_forward_to_B", 31 0, L_000001d13a291ee0;  1 drivers
v000001d13a27b380_0 .net "ID_is_beq", 0 0, L_000001d13a290ea0;  1 drivers
v000001d13a27cbe0_0 .net "ID_is_bne", 0 0, L_000001d13a2911c0;  1 drivers
v000001d13a27ade0_0 .net "ID_is_j", 0 0, L_000001d13a2937e0;  1 drivers
v000001d13a27b100_0 .net "ID_is_jal", 0 0, L_000001d13a293740;  1 drivers
v000001d13a27b1a0_0 .net "ID_is_jr", 0 0, L_000001d13a291300;  1 drivers
v000001d13a27be20_0 .net "ID_is_oper2_immed", 0 0, L_000001d13a295050;  1 drivers
v000001d13a27b600_0 .net "ID_memread", 0 0, L_000001d13a293c40;  1 drivers
v000001d13a27b7e0_0 .net "ID_memwrite", 0 0, L_000001d13a293560;  1 drivers
v000001d13a27b6a0_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  1 drivers
v000001d13a27ba60_0 .net "ID_predicted", 0 0, v000001d13a263850_0;  1 drivers
v000001d13a27d680_0 .net "ID_rd_ind", 4 0, v000001d13a277640_0;  1 drivers
v000001d13a27d4a0_0 .net "ID_regwrite", 0 0, L_000001d13a293ba0;  1 drivers
v000001d13a27d220_0 .net "ID_rs1", 31 0, v000001d13a267b30_0;  1 drivers
v000001d13a27d2c0_0 .net "ID_rs1_ind", 4 0, v000001d13a2762e0_0;  1 drivers
v000001d13a27cfa0_0 .net "ID_rs2", 31 0, v000001d13a268850_0;  1 drivers
v000001d13a27d400_0 .net "ID_rs2_ind", 4 0, v000001d13a276ec0_0;  1 drivers
v000001d13a27d540_0 .net "IF_INST", 31 0, L_000001d13a295520;  1 drivers
v000001d13a27d360_0 .net "IF_pc", 31 0, v000001d13a277820_0;  1 drivers
v000001d13a27d5e0_0 .net "MEM_ALU_OUT", 31 0, v000001d13a24df00_0;  1 drivers
v000001d13a27d040_0 .net "MEM_Data_mem_out", 31 0, v000001d13a2793a0_0;  1 drivers
v000001d13a27d0e0_0 .net "MEM_memread", 0 0, v000001d13a24f440_0;  1 drivers
v000001d13a27d180_0 .net "MEM_memwrite", 0 0, v000001d13a24db40_0;  1 drivers
v000001d13a2905e0_0 .net "MEM_opcode", 11 0, v000001d13a24e400_0;  1 drivers
v000001d13a28f780_0 .net "MEM_rd_ind", 4 0, v000001d13a24d460_0;  1 drivers
v000001d13a28e560_0 .net "MEM_rd_indzero", 0 0, v000001d13a24e180_0;  1 drivers
v000001d13a2907c0_0 .net "MEM_regwrite", 0 0, v000001d13a24d8c0_0;  1 drivers
v000001d13a28f1e0_0 .net "MEM_rs2", 31 0, v000001d13a24dbe0_0;  1 drivers
v000001d13a290040_0 .net "PC", 31 0, L_000001d13a30f270;  alias, 1 drivers
v000001d13a28f960_0 .net "STALL_ID1_FLUSH", 0 0, v000001d13a2630d0_0;  1 drivers
v000001d13a28fd20_0 .net "STALL_ID2_FLUSH", 0 0, v000001d13a263350_0;  1 drivers
v000001d13a28fa00_0 .net "STALL_IF_FLUSH", 0 0, v000001d13a265e70_0;  1 drivers
v000001d13a28ee20_0 .net "WB_ALU_OUT", 31 0, v000001d13a27a200_0;  1 drivers
v000001d13a28f320_0 .net "WB_Data_mem_out", 31 0, v000001d13a279c60_0;  1 drivers
v000001d13a28ed80_0 .net "WB_memread", 0 0, v000001d13a27a2a0_0;  1 drivers
v000001d13a28fdc0_0 .net "WB_rd_ind", 4 0, v000001d13a279440_0;  1 drivers
v000001d13a28fe60_0 .net "WB_rd_indzero", 0 0, v000001d13a2794e0_0;  1 drivers
v000001d13a28e6a0_0 .net "WB_regwrite", 0 0, v000001d13a279580_0;  1 drivers
v000001d13a28f3c0_0 .net "Wrong_prediction", 0 0, L_000001d13a2fbcb0;  1 drivers
v000001d13a28fb40_0 .net *"_ivl_1", 0 0, L_000001d13a1cc110;  1 drivers
v000001d13a28f280_0 .net *"_ivl_13", 0 0, L_000001d13a1cc180;  1 drivers
v000001d13a28ffa0_0 .net *"_ivl_14", 0 0, L_000001d13a28ef60;  1 drivers
v000001d13a28fbe0_0 .net *"_ivl_19", 0 0, L_000001d13a1cc420;  1 drivers
v000001d13a28ec40_0 .net *"_ivl_2", 0 0, L_000001d13a28ea60;  1 drivers
v000001d13a290c20_0 .net *"_ivl_20", 0 0, L_000001d13a28f000;  1 drivers
v000001d13a28e600_0 .net *"_ivl_25", 0 0, L_000001d13a1cc500;  1 drivers
v000001d13a290ae0_0 .net *"_ivl_26", 0 0, L_000001d13a28f0a0;  1 drivers
v000001d13a28faa0_0 .net *"_ivl_31", 0 0, L_000001d13a1cc570;  1 drivers
v000001d13a28f460_0 .net *"_ivl_32", 0 0, L_000001d13a28f640;  1 drivers
v000001d13a28f6e0_0 .net *"_ivl_40", 31 0, L_000001d13a293b00;  1 drivers
L_000001d13a2b0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a290860_0 .net *"_ivl_43", 26 0, L_000001d13a2b0c58;  1 drivers
L_000001d13a2b0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a28f820_0 .net/2u *"_ivl_44", 31 0, L_000001d13a2b0ca0;  1 drivers
v000001d13a28fc80_0 .net *"_ivl_52", 31 0, L_000001d13a304f70;  1 drivers
L_000001d13a2b0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2909a0_0 .net *"_ivl_55", 26 0, L_000001d13a2b0d30;  1 drivers
L_000001d13a2b0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a290a40_0 .net/2u *"_ivl_56", 31 0, L_000001d13a2b0d78;  1 drivers
v000001d13a28eec0_0 .net *"_ivl_7", 0 0, L_000001d13a1cd1b0;  1 drivers
v000001d13a290220_0 .net *"_ivl_8", 0 0, L_000001d13a28f140;  1 drivers
v000001d13a28ece0_0 .net "alu_selA", 1 0, L_000001d13a28eb00;  1 drivers
v000001d13a28ff00_0 .net "alu_selB", 1 0, L_000001d13a2918a0;  1 drivers
v000001d13a290180_0 .net "clk", 0 0, L_000001d13a1cc0a0;  1 drivers
v000001d13a290b80_0 .var "cycles_consumed", 31 0;
v000001d13a28f500_0 .net "exhaz", 0 0, L_000001d13a1cb770;  1 drivers
v000001d13a2900e0_0 .net "exhaz2", 0 0, L_000001d13a1cd140;  1 drivers
v000001d13a290900_0 .net "hlt", 0 0, v000001d13a27a700_0;  1 drivers
v000001d13a2902c0_0 .net "idhaz", 0 0, L_000001d13a1cc3b0;  1 drivers
v000001d13a28f8c0_0 .net "idhaz2", 0 0, L_000001d13a1cc490;  1 drivers
v000001d13a290cc0_0 .net "if_id_write", 0 0, v000001d13a2638f0_0;  1 drivers
v000001d13a28f5a0_0 .net "input_clk", 0 0, v000001d13a290720_0;  1 drivers
v000001d13a28e740_0 .net "is_branch_and_taken", 0 0, L_000001d13a294950;  1 drivers
v000001d13a290680_0 .net "memhaz", 0 0, L_000001d13a1cc260;  1 drivers
v000001d13a28e7e0_0 .net "memhaz2", 0 0, L_000001d13a1cb7e0;  1 drivers
v000001d13a290360_0 .net "pc_src", 2 0, L_000001d13a292ca0;  1 drivers
v000001d13a290400_0 .net "pc_write", 0 0, v000001d13a264d90_0;  1 drivers
v000001d13a2904a0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  1 drivers
v000001d13a28eba0_0 .net "store_rs2_forward", 1 0, L_000001d13a2920c0;  1 drivers
v000001d13a28e880_0 .net "wdata_to_reg_file", 31 0, L_000001d13a30eef0;  1 drivers
E_000001d13a1e9230/0 .event negedge, v000001d13a261910_0;
E_000001d13a1e9230/1 .event posedge, v000001d13a24e900_0;
E_000001d13a1e9230 .event/or E_000001d13a1e9230/0, E_000001d13a1e9230/1;
L_000001d13a28ea60 .cmp/eq 5, v000001d13a25fc40_0, v000001d13a25d080_0;
L_000001d13a28f140 .cmp/eq 5, v000001d13a24d460_0, v000001d13a25d080_0;
L_000001d13a28ef60 .cmp/eq 5, v000001d13a279440_0, v000001d13a25d080_0;
L_000001d13a28f000 .cmp/eq 5, v000001d13a25fc40_0, v000001d13a25ea20_0;
L_000001d13a28f0a0 .cmp/eq 5, v000001d13a24d460_0, v000001d13a25ea20_0;
L_000001d13a28f640 .cmp/eq 5, v000001d13a279440_0, v000001d13a25ea20_0;
L_000001d13a293b00 .concat [ 5 27 0 0], v000001d13a277640_0, L_000001d13a2b0c58;
L_000001d13a293600 .cmp/ne 32, L_000001d13a293b00, L_000001d13a2b0ca0;
L_000001d13a304f70 .concat [ 5 27 0 0], v000001d13a25fc40_0, L_000001d13a2b0d30;
L_000001d13a303fd0 .cmp/ne 32, L_000001d13a304f70, L_000001d13a2b0d78;
S_000001d139fad800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d13a1ccd50 .functor NOT 1, L_000001d13a1cb770, C4<0>, C4<0>, C4<0>;
L_000001d13a1cc2d0 .functor AND 1, L_000001d13a1cc260, L_000001d13a1ccd50, C4<1>, C4<1>;
L_000001d13a1ccce0 .functor OR 1, L_000001d13a1cc3b0, L_000001d13a1cc2d0, C4<0>, C4<0>;
L_000001d13a1ccea0 .functor OR 1, L_000001d13a1cc3b0, L_000001d13a1cb770, C4<0>, C4<0>;
v000001d13a1f5680_0 .net *"_ivl_12", 0 0, L_000001d13a1ccea0;  1 drivers
v000001d13a1f6620_0 .net *"_ivl_2", 0 0, L_000001d13a1ccd50;  1 drivers
v000001d13a1f61c0_0 .net *"_ivl_5", 0 0, L_000001d13a1cc2d0;  1 drivers
v000001d13a1f5720_0 .net *"_ivl_7", 0 0, L_000001d13a1ccce0;  1 drivers
v000001d13a1f6440_0 .net "alu_selA", 1 0, L_000001d13a28eb00;  alias, 1 drivers
v000001d13a1f64e0_0 .net "exhaz", 0 0, L_000001d13a1cb770;  alias, 1 drivers
v000001d13a1f6580_0 .net "idhaz", 0 0, L_000001d13a1cc3b0;  alias, 1 drivers
v000001d13a1f57c0_0 .net "memhaz", 0 0, L_000001d13a1cc260;  alias, 1 drivers
L_000001d13a28eb00 .concat8 [ 1 1 0 0], L_000001d13a1ccce0, L_000001d13a1ccea0;
S_000001d139fad990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d13a1cd060 .functor NOT 1, L_000001d13a1cd140, C4<0>, C4<0>, C4<0>;
L_000001d13a1cb850 .functor AND 1, L_000001d13a1cb7e0, L_000001d13a1cd060, C4<1>, C4<1>;
L_000001d13a1cc730 .functor OR 1, L_000001d13a1cc490, L_000001d13a1cb850, C4<0>, C4<0>;
L_000001d13a1cc810 .functor NOT 1, v000001d13a25c680_0, C4<0>, C4<0>, C4<0>;
L_000001d13a1cb8c0 .functor AND 1, L_000001d13a1cc730, L_000001d13a1cc810, C4<1>, C4<1>;
L_000001d13a1cb9a0 .functor OR 1, L_000001d13a1cc490, L_000001d13a1cd140, C4<0>, C4<0>;
L_000001d13a1cb930 .functor NOT 1, v000001d13a25c680_0, C4<0>, C4<0>, C4<0>;
L_000001d13a1cd300 .functor AND 1, L_000001d13a1cb9a0, L_000001d13a1cb930, C4<1>, C4<1>;
v000001d13a1f73e0_0 .net "EX1_is_oper2_immed", 0 0, v000001d13a25c680_0;  alias, 1 drivers
v000001d13a1f5900_0 .net *"_ivl_11", 0 0, L_000001d13a1cb8c0;  1 drivers
v000001d13a1f5d60_0 .net *"_ivl_16", 0 0, L_000001d13a1cb9a0;  1 drivers
v000001d13a1f6800_0 .net *"_ivl_17", 0 0, L_000001d13a1cb930;  1 drivers
v000001d13a1f6ee0_0 .net *"_ivl_2", 0 0, L_000001d13a1cd060;  1 drivers
v000001d13a1f7020_0 .net *"_ivl_20", 0 0, L_000001d13a1cd300;  1 drivers
v000001d13a1f5a40_0 .net *"_ivl_5", 0 0, L_000001d13a1cb850;  1 drivers
v000001d13a1f5ae0_0 .net *"_ivl_7", 0 0, L_000001d13a1cc730;  1 drivers
v000001d13a1f68a0_0 .net *"_ivl_8", 0 0, L_000001d13a1cc810;  1 drivers
v000001d13a1f5b80_0 .net "alu_selB", 1 0, L_000001d13a2918a0;  alias, 1 drivers
v000001d13a1f6940_0 .net "exhaz", 0 0, L_000001d13a1cd140;  alias, 1 drivers
v000001d13a1f69e0_0 .net "idhaz", 0 0, L_000001d13a1cc490;  alias, 1 drivers
v000001d13a1f6a80_0 .net "memhaz", 0 0, L_000001d13a1cb7e0;  alias, 1 drivers
L_000001d13a2918a0 .concat8 [ 1 1 0 0], L_000001d13a1cb8c0, L_000001d13a1cd300;
S_000001d139fa69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d13a1cd370 .functor NOT 1, L_000001d13a1cd140, C4<0>, C4<0>, C4<0>;
L_000001d13a1cd290 .functor AND 1, L_000001d13a1cb7e0, L_000001d13a1cd370, C4<1>, C4<1>;
L_000001d13a1cd3e0 .functor OR 1, L_000001d13a1cc490, L_000001d13a1cd290, C4<0>, C4<0>;
L_000001d13a1cd450 .functor OR 1, L_000001d13a1cc490, L_000001d13a1cd140, C4<0>, C4<0>;
v000001d13a1f5c20_0 .net *"_ivl_12", 0 0, L_000001d13a1cd450;  1 drivers
v000001d13a1f6bc0_0 .net *"_ivl_2", 0 0, L_000001d13a1cd370;  1 drivers
v000001d13a1f6c60_0 .net *"_ivl_5", 0 0, L_000001d13a1cd290;  1 drivers
v000001d13a1f5e00_0 .net *"_ivl_7", 0 0, L_000001d13a1cd3e0;  1 drivers
v000001d13a1f6f80_0 .net "exhaz", 0 0, L_000001d13a1cd140;  alias, 1 drivers
v000001d13a1f70c0_0 .net "idhaz", 0 0, L_000001d13a1cc490;  alias, 1 drivers
v000001d13a171060_0 .net "memhaz", 0 0, L_000001d13a1cb7e0;  alias, 1 drivers
v000001d13a1725a0_0 .net "store_rs2_forward", 1 0, L_000001d13a2920c0;  alias, 1 drivers
L_000001d13a2920c0 .concat8 [ 1 1 0 0], L_000001d13a1cd3e0, L_000001d13a1cd450;
S_000001d139fa6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d13a172c80_0 .net "EX_ALU_OUT", 31 0, L_000001d13a28c260;  alias, 1 drivers
v000001d13a172e60_0 .net "EX_memread", 0 0, v000001d13a25ef20_0;  alias, 1 drivers
v000001d13a15c840_0 .net "EX_memwrite", 0 0, v000001d13a25ede0_0;  alias, 1 drivers
v000001d13a15e0a0_0 .net "EX_opcode", 11 0, v000001d13a25f4c0_0;  alias, 1 drivers
v000001d13a24cf60_0 .net "EX_rd_ind", 4 0, v000001d13a25fc40_0;  alias, 1 drivers
v000001d13a24f080_0 .net "EX_rd_indzero", 0 0, L_000001d13a303fd0;  1 drivers
v000001d13a24d1e0_0 .net "EX_regwrite", 0 0, v000001d13a25ee80_0;  alias, 1 drivers
v000001d13a24daa0_0 .net "EX_rs2_out", 31 0, v000001d13a25f380_0;  alias, 1 drivers
v000001d13a24df00_0 .var "MEM_ALU_OUT", 31 0;
v000001d13a24f440_0 .var "MEM_memread", 0 0;
v000001d13a24db40_0 .var "MEM_memwrite", 0 0;
v000001d13a24e400_0 .var "MEM_opcode", 11 0;
v000001d13a24d460_0 .var "MEM_rd_ind", 4 0;
v000001d13a24e180_0 .var "MEM_rd_indzero", 0 0;
v000001d13a24d8c0_0 .var "MEM_regwrite", 0 0;
v000001d13a24dbe0_0 .var "MEM_rs2", 31 0;
v000001d13a24d000_0 .net "clk", 0 0, L_000001d13a2fbd20;  1 drivers
v000001d13a24e900_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
E_000001d13a1e89f0 .event posedge, v000001d13a24e900_0, v000001d13a24d000_0;
S_000001d13a019ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d13a001470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a0014a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a0014e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a001518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a001550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a001588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a0015c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a0015f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a001630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a001668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a0016a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a0016d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a001710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a001748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a001780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a0017b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a0017f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a001828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a001860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a001898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a0018d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a001908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a001940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a001978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a0019b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d13a2fa3c0 .functor XOR 1, L_000001d13a2fa270, v000001d13a25f240_0, C4<0>, C4<0>;
L_000001d13a2fbbd0 .functor NOT 1, L_000001d13a2fa3c0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fbe70 .functor OR 1, v000001d13a28e9c0_0, L_000001d13a2fbbd0, C4<0>, C4<0>;
L_000001d13a2fbcb0 .functor NOT 1, L_000001d13a2fbe70, C4<0>, C4<0>, C4<0>;
v000001d13a252e10_0 .net "ALU_OP", 3 0, v000001d13a2527d0_0;  1 drivers
v000001d13a254490_0 .net "BranchDecision", 0 0, L_000001d13a2fa270;  1 drivers
v000001d13a2545d0_0 .net "CF", 0 0, v000001d13a2515b0_0;  1 drivers
v000001d13a254670_0 .net "EX_opcode", 11 0, v000001d13a25f4c0_0;  alias, 1 drivers
v000001d13a254210_0 .net "Wrong_prediction", 0 0, L_000001d13a2fbcb0;  alias, 1 drivers
v000001d13a254a30_0 .net "ZF", 0 0, L_000001d13a2f9f60;  1 drivers
L_000001d13a2b0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d13a253f90_0 .net/2u *"_ivl_0", 31 0, L_000001d13a2b0ce8;  1 drivers
v000001d13a2538b0_0 .net *"_ivl_11", 0 0, L_000001d13a2fbe70;  1 drivers
v000001d13a2536d0_0 .net *"_ivl_2", 31 0, L_000001d13a28db60;  1 drivers
v000001d13a254030_0 .net *"_ivl_6", 0 0, L_000001d13a2fa3c0;  1 drivers
v000001d13a253b30_0 .net *"_ivl_8", 0 0, L_000001d13a2fbbd0;  1 drivers
v000001d13a2540d0_0 .net "alu_out", 31 0, L_000001d13a28c260;  alias, 1 drivers
v000001d13a2542b0_0 .net "alu_outw", 31 0, v000001d13a2524b0_0;  1 drivers
v000001d13a254ad0_0 .net "is_beq", 0 0, v000001d13a260000_0;  alias, 1 drivers
v000001d13a254530_0 .net "is_bne", 0 0, v000001d13a2600a0_0;  alias, 1 drivers
v000001d13a253950_0 .net "is_jal", 0 0, v000001d13a260140_0;  alias, 1 drivers
v000001d13a254170_0 .net "oper1", 31 0, v000001d13a25fe20_0;  alias, 1 drivers
v000001d13a254c10_0 .net "oper2", 31 0, v000001d13a25fec0_0;  alias, 1 drivers
v000001d13a2539f0_0 .net "pc", 31 0, v000001d13a25fa60_0;  alias, 1 drivers
v000001d13a254710_0 .net "predicted", 0 0, v000001d13a25f240_0;  alias, 1 drivers
v000001d13a253ef0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
L_000001d13a28db60 .arith/sum 32, v000001d13a25fa60_0, L_000001d13a2b0ce8;
L_000001d13a28c260 .functor MUXZ 32, v000001d13a2524b0_0, L_000001d13a28db60, v000001d13a260140_0, C4<>;
S_000001d13a019c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d13a019ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d13a2fb690 .functor AND 1, v000001d13a260000_0, L_000001d13a2fb5b0, C4<1>, C4<1>;
L_000001d13a2fa190 .functor NOT 1, L_000001d13a2fb5b0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fa200 .functor AND 1, v000001d13a2600a0_0, L_000001d13a2fa190, C4<1>, C4<1>;
L_000001d13a2fa270 .functor OR 1, L_000001d13a2fb690, L_000001d13a2fa200, C4<0>, C4<0>;
v000001d13a2510b0_0 .net "BranchDecision", 0 0, L_000001d13a2fa270;  alias, 1 drivers
v000001d13a253270_0 .net *"_ivl_2", 0 0, L_000001d13a2fa190;  1 drivers
v000001d13a251d30_0 .net "is_beq", 0 0, v000001d13a260000_0;  alias, 1 drivers
v000001d13a251470_0 .net "is_beq_taken", 0 0, L_000001d13a2fb690;  1 drivers
v000001d13a250ed0_0 .net "is_bne", 0 0, v000001d13a2600a0_0;  alias, 1 drivers
v000001d13a2531d0_0 .net "is_bne_taken", 0 0, L_000001d13a2fa200;  1 drivers
v000001d13a252a50_0 .net "is_eq", 0 0, L_000001d13a2fb5b0;  1 drivers
v000001d13a253310_0 .net "oper1", 31 0, v000001d13a25fe20_0;  alias, 1 drivers
v000001d13a251510_0 .net "oper2", 31 0, v000001d13a25fec0_0;  alias, 1 drivers
S_000001d13a063170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d13a019c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d13a2fb4d0 .functor XOR 1, L_000001d13a28e380, L_000001d13a28c300, C4<0>, C4<0>;
L_000001d13a2faac0 .functor XOR 1, L_000001d13a28d5c0, L_000001d13a28d8e0, C4<0>, C4<0>;
L_000001d13a2faa50 .functor XOR 1, L_000001d13a28c800, L_000001d13a28cf80, C4<0>, C4<0>;
L_000001d13a2fac10 .functor XOR 1, L_000001d13a28be00, L_000001d13a28df20, C4<0>, C4<0>;
L_000001d13a2fa740 .functor XOR 1, L_000001d13a28d660, L_000001d13a28d020, C4<0>, C4<0>;
L_000001d13a2fb3f0 .functor XOR 1, L_000001d13a28d840, L_000001d13a28bea0, C4<0>, C4<0>;
L_000001d13a2fae40 .functor XOR 1, L_000001d13a300fb0, L_000001d13a301050, C4<0>, C4<0>;
L_000001d13a2faf20 .functor XOR 1, L_000001d13a301230, L_000001d13a301ff0, C4<0>, C4<0>;
L_000001d13a2fad60 .functor XOR 1, L_000001d13a302450, L_000001d13a301e10, C4<0>, C4<0>;
L_000001d13a2fb930 .functor XOR 1, L_000001d13a302590, L_000001d13a301410, C4<0>, C4<0>;
L_000001d13a2fb000 .functor XOR 1, L_000001d13a3029f0, L_000001d13a300830, C4<0>, C4<0>;
L_000001d13a2fa430 .functor XOR 1, L_000001d13a3010f0, L_000001d13a3024f0, C4<0>, C4<0>;
L_000001d13a2fa4a0 .functor XOR 1, L_000001d13a301870, L_000001d13a301730, C4<0>, C4<0>;
L_000001d13a2fb070 .functor XOR 1, L_000001d13a302d10, L_000001d13a3021d0, C4<0>, C4<0>;
L_000001d13a2fa510 .functor XOR 1, L_000001d13a301a50, L_000001d13a301af0, C4<0>, C4<0>;
L_000001d13a2fb310 .functor XOR 1, L_000001d13a302130, L_000001d13a302ef0, C4<0>, C4<0>;
L_000001d13a2fb0e0 .functor XOR 1, L_000001d13a302b30, L_000001d13a301eb0, C4<0>, C4<0>;
L_000001d13a2fb540 .functor XOR 1, L_000001d13a302e50, L_000001d13a300e70, C4<0>, C4<0>;
L_000001d13a2fb1c0 .functor XOR 1, L_000001d13a301690, L_000001d13a3012d0, C4<0>, C4<0>;
L_000001d13a2fb700 .functor XOR 1, L_000001d13a3017d0, L_000001d13a300a10, C4<0>, C4<0>;
L_000001d13a2fb230 .functor XOR 1, L_000001d13a301910, L_000001d13a3015f0, C4<0>, C4<0>;
L_000001d13a2f9fd0 .functor XOR 1, L_000001d13a302c70, L_000001d13a301550, C4<0>, C4<0>;
L_000001d13a2fa660 .functor XOR 1, L_000001d13a302bd0, L_000001d13a3019b0, C4<0>, C4<0>;
L_000001d13a2fb2a0 .functor XOR 1, L_000001d13a301b90, L_000001d13a3008d0, C4<0>, C4<0>;
L_000001d13a2fb620 .functor XOR 1, L_000001d13a302db0, L_000001d13a300790, C4<0>, C4<0>;
L_000001d13a2fb380 .functor XOR 1, L_000001d13a300970, L_000001d13a300dd0, C4<0>, C4<0>;
L_000001d13a2fb850 .functor XOR 1, L_000001d13a301c30, L_000001d13a300c90, C4<0>, C4<0>;
L_000001d13a2fb770 .functor XOR 1, L_000001d13a301cd0, L_000001d13a301d70, C4<0>, C4<0>;
L_000001d13a2fa120 .functor XOR 1, L_000001d13a301190, L_000001d13a300ab0, C4<0>, C4<0>;
L_000001d13a2fa580 .functor XOR 1, L_000001d13a302950, L_000001d13a302810, C4<0>, C4<0>;
L_000001d13a2fb460 .functor XOR 1, L_000001d13a300b50, L_000001d13a300bf0, C4<0>, C4<0>;
L_000001d13a2fb8c0 .functor XOR 1, L_000001d13a3014b0, L_000001d13a302630, C4<0>, C4<0>;
L_000001d13a2fb5b0/0/0 .functor OR 1, L_000001d13a301f50, L_000001d13a300d30, L_000001d13a302090, L_000001d13a302270;
L_000001d13a2fb5b0/0/4 .functor OR 1, L_000001d13a302310, L_000001d13a3026d0, L_000001d13a3023b0, L_000001d13a300f10;
L_000001d13a2fb5b0/0/8 .functor OR 1, L_000001d13a302770, L_000001d13a3028b0, L_000001d13a302a90, L_000001d13a303850;
L_000001d13a2fb5b0/0/12 .functor OR 1, L_000001d13a303ad0, L_000001d13a303cb0, L_000001d13a3037b0, L_000001d13a304ed0;
L_000001d13a2fb5b0/0/16 .functor OR 1, L_000001d13a304390, L_000001d13a304430, L_000001d13a303210, L_000001d13a303d50;
L_000001d13a2fb5b0/0/20 .functor OR 1, L_000001d13a303a30, L_000001d13a305290, L_000001d13a304890, L_000001d13a303df0;
L_000001d13a2fb5b0/0/24 .functor OR 1, L_000001d13a303e90, L_000001d13a3050b0, L_000001d13a304c50, L_000001d13a305330;
L_000001d13a2fb5b0/0/28 .functor OR 1, L_000001d13a3038f0, L_000001d13a305470, L_000001d13a302f90, L_000001d13a305510;
L_000001d13a2fb5b0/1/0 .functor OR 1, L_000001d13a2fb5b0/0/0, L_000001d13a2fb5b0/0/4, L_000001d13a2fb5b0/0/8, L_000001d13a2fb5b0/0/12;
L_000001d13a2fb5b0/1/4 .functor OR 1, L_000001d13a2fb5b0/0/16, L_000001d13a2fb5b0/0/20, L_000001d13a2fb5b0/0/24, L_000001d13a2fb5b0/0/28;
L_000001d13a2fb5b0 .functor NOR 1, L_000001d13a2fb5b0/1/0, L_000001d13a2fb5b0/1/4, C4<0>, C4<0>;
v000001d13a24ec20_0 .net *"_ivl_0", 0 0, L_000001d13a2fb4d0;  1 drivers
v000001d13a24d500_0 .net *"_ivl_101", 0 0, L_000001d13a301eb0;  1 drivers
v000001d13a24e540_0 .net *"_ivl_102", 0 0, L_000001d13a2fb540;  1 drivers
v000001d13a24f120_0 .net *"_ivl_105", 0 0, L_000001d13a302e50;  1 drivers
v000001d13a24d280_0 .net *"_ivl_107", 0 0, L_000001d13a300e70;  1 drivers
v000001d13a24d5a0_0 .net *"_ivl_108", 0 0, L_000001d13a2fb1c0;  1 drivers
v000001d13a24d640_0 .net *"_ivl_11", 0 0, L_000001d13a28d8e0;  1 drivers
v000001d13a24d320_0 .net *"_ivl_111", 0 0, L_000001d13a301690;  1 drivers
v000001d13a24d0a0_0 .net *"_ivl_113", 0 0, L_000001d13a3012d0;  1 drivers
v000001d13a24f3a0_0 .net *"_ivl_114", 0 0, L_000001d13a2fb700;  1 drivers
v000001d13a24e360_0 .net *"_ivl_117", 0 0, L_000001d13a3017d0;  1 drivers
v000001d13a24d6e0_0 .net *"_ivl_119", 0 0, L_000001d13a300a10;  1 drivers
v000001d13a24eae0_0 .net *"_ivl_12", 0 0, L_000001d13a2faa50;  1 drivers
v000001d13a24ddc0_0 .net *"_ivl_120", 0 0, L_000001d13a2fb230;  1 drivers
v000001d13a24e680_0 .net *"_ivl_123", 0 0, L_000001d13a301910;  1 drivers
v000001d13a24d960_0 .net *"_ivl_125", 0 0, L_000001d13a3015f0;  1 drivers
v000001d13a24eea0_0 .net *"_ivl_126", 0 0, L_000001d13a2f9fd0;  1 drivers
v000001d13a24dd20_0 .net *"_ivl_129", 0 0, L_000001d13a302c70;  1 drivers
v000001d13a24e5e0_0 .net *"_ivl_131", 0 0, L_000001d13a301550;  1 drivers
v000001d13a24e7c0_0 .net *"_ivl_132", 0 0, L_000001d13a2fa660;  1 drivers
v000001d13a24e9a0_0 .net *"_ivl_135", 0 0, L_000001d13a302bd0;  1 drivers
v000001d13a24eb80_0 .net *"_ivl_137", 0 0, L_000001d13a3019b0;  1 drivers
v000001d13a24e2c0_0 .net *"_ivl_138", 0 0, L_000001d13a2fb2a0;  1 drivers
v000001d13a24f1c0_0 .net *"_ivl_141", 0 0, L_000001d13a301b90;  1 drivers
v000001d13a24ecc0_0 .net *"_ivl_143", 0 0, L_000001d13a3008d0;  1 drivers
v000001d13a24e860_0 .net *"_ivl_144", 0 0, L_000001d13a2fb620;  1 drivers
v000001d13a24f4e0_0 .net *"_ivl_147", 0 0, L_000001d13a302db0;  1 drivers
v000001d13a24ed60_0 .net *"_ivl_149", 0 0, L_000001d13a300790;  1 drivers
v000001d13a24da00_0 .net *"_ivl_15", 0 0, L_000001d13a28c800;  1 drivers
v000001d13a24dc80_0 .net *"_ivl_150", 0 0, L_000001d13a2fb380;  1 drivers
v000001d13a24f260_0 .net *"_ivl_153", 0 0, L_000001d13a300970;  1 drivers
v000001d13a24cd80_0 .net *"_ivl_155", 0 0, L_000001d13a300dd0;  1 drivers
v000001d13a24de60_0 .net *"_ivl_156", 0 0, L_000001d13a2fb850;  1 drivers
v000001d13a24d3c0_0 .net *"_ivl_159", 0 0, L_000001d13a301c30;  1 drivers
v000001d13a24e220_0 .net *"_ivl_161", 0 0, L_000001d13a300c90;  1 drivers
v000001d13a24e4a0_0 .net *"_ivl_162", 0 0, L_000001d13a2fb770;  1 drivers
v000001d13a24dfa0_0 .net *"_ivl_165", 0 0, L_000001d13a301cd0;  1 drivers
v000001d13a24e040_0 .net *"_ivl_167", 0 0, L_000001d13a301d70;  1 drivers
v000001d13a24d140_0 .net *"_ivl_168", 0 0, L_000001d13a2fa120;  1 drivers
v000001d13a24e0e0_0 .net *"_ivl_17", 0 0, L_000001d13a28cf80;  1 drivers
v000001d13a24ee00_0 .net *"_ivl_171", 0 0, L_000001d13a301190;  1 drivers
v000001d13a24e720_0 .net *"_ivl_173", 0 0, L_000001d13a300ab0;  1 drivers
v000001d13a24efe0_0 .net *"_ivl_174", 0 0, L_000001d13a2fa580;  1 drivers
v000001d13a24ea40_0 .net *"_ivl_177", 0 0, L_000001d13a302950;  1 drivers
v000001d13a24d780_0 .net *"_ivl_179", 0 0, L_000001d13a302810;  1 drivers
v000001d13a24ef40_0 .net *"_ivl_18", 0 0, L_000001d13a2fac10;  1 drivers
v000001d13a24ce20_0 .net *"_ivl_180", 0 0, L_000001d13a2fb460;  1 drivers
v000001d13a24f300_0 .net *"_ivl_183", 0 0, L_000001d13a300b50;  1 drivers
v000001d13a24cec0_0 .net *"_ivl_185", 0 0, L_000001d13a300bf0;  1 drivers
v000001d13a250a20_0 .net *"_ivl_186", 0 0, L_000001d13a2fb8c0;  1 drivers
v000001d13a250200_0 .net *"_ivl_190", 0 0, L_000001d13a3014b0;  1 drivers
v000001d13a2505c0_0 .net *"_ivl_192", 0 0, L_000001d13a302630;  1 drivers
v000001d13a2502a0_0 .net *"_ivl_194", 0 0, L_000001d13a301f50;  1 drivers
v000001d13a250ac0_0 .net *"_ivl_196", 0 0, L_000001d13a300d30;  1 drivers
v000001d13a24f580_0 .net *"_ivl_198", 0 0, L_000001d13a302090;  1 drivers
v000001d13a2507a0_0 .net *"_ivl_200", 0 0, L_000001d13a302270;  1 drivers
v000001d13a24fd00_0 .net *"_ivl_202", 0 0, L_000001d13a302310;  1 drivers
v000001d13a24fee0_0 .net *"_ivl_204", 0 0, L_000001d13a3026d0;  1 drivers
v000001d13a24f940_0 .net *"_ivl_206", 0 0, L_000001d13a3023b0;  1 drivers
v000001d13a250980_0 .net *"_ivl_208", 0 0, L_000001d13a300f10;  1 drivers
v000001d13a250340_0 .net *"_ivl_21", 0 0, L_000001d13a28be00;  1 drivers
v000001d13a24fc60_0 .net *"_ivl_210", 0 0, L_000001d13a302770;  1 drivers
v000001d13a24f9e0_0 .net *"_ivl_212", 0 0, L_000001d13a3028b0;  1 drivers
v000001d13a250660_0 .net *"_ivl_214", 0 0, L_000001d13a302a90;  1 drivers
v000001d13a24fb20_0 .net *"_ivl_216", 0 0, L_000001d13a303850;  1 drivers
v000001d13a250b60_0 .net *"_ivl_218", 0 0, L_000001d13a303ad0;  1 drivers
v000001d13a24ff80_0 .net *"_ivl_220", 0 0, L_000001d13a303cb0;  1 drivers
v000001d13a250700_0 .net *"_ivl_222", 0 0, L_000001d13a3037b0;  1 drivers
v000001d13a250c00_0 .net *"_ivl_224", 0 0, L_000001d13a304ed0;  1 drivers
v000001d13a24f620_0 .net *"_ivl_226", 0 0, L_000001d13a304390;  1 drivers
v000001d13a24f6c0_0 .net *"_ivl_228", 0 0, L_000001d13a304430;  1 drivers
v000001d13a24f760_0 .net *"_ivl_23", 0 0, L_000001d13a28df20;  1 drivers
v000001d13a24f800_0 .net *"_ivl_230", 0 0, L_000001d13a303210;  1 drivers
v000001d13a2503e0_0 .net *"_ivl_232", 0 0, L_000001d13a303d50;  1 drivers
v000001d13a24fda0_0 .net *"_ivl_234", 0 0, L_000001d13a303a30;  1 drivers
v000001d13a24f8a0_0 .net *"_ivl_236", 0 0, L_000001d13a305290;  1 drivers
v000001d13a250480_0 .net *"_ivl_238", 0 0, L_000001d13a304890;  1 drivers
v000001d13a24fe40_0 .net *"_ivl_24", 0 0, L_000001d13a2fa740;  1 drivers
v000001d13a24fa80_0 .net *"_ivl_240", 0 0, L_000001d13a303df0;  1 drivers
v000001d13a24fbc0_0 .net *"_ivl_242", 0 0, L_000001d13a303e90;  1 drivers
v000001d13a250020_0 .net *"_ivl_244", 0 0, L_000001d13a3050b0;  1 drivers
v000001d13a250840_0 .net *"_ivl_246", 0 0, L_000001d13a304c50;  1 drivers
v000001d13a250520_0 .net *"_ivl_248", 0 0, L_000001d13a305330;  1 drivers
v000001d13a2508e0_0 .net *"_ivl_250", 0 0, L_000001d13a3038f0;  1 drivers
v000001d13a2500c0_0 .net *"_ivl_252", 0 0, L_000001d13a305470;  1 drivers
v000001d13a250160_0 .net *"_ivl_254", 0 0, L_000001d13a302f90;  1 drivers
v000001d13a172820_0 .net *"_ivl_256", 0 0, L_000001d13a305510;  1 drivers
v000001d13a252f50_0 .net *"_ivl_27", 0 0, L_000001d13a28d660;  1 drivers
v000001d13a2534f0_0 .net *"_ivl_29", 0 0, L_000001d13a28d020;  1 drivers
v000001d13a251dd0_0 .net *"_ivl_3", 0 0, L_000001d13a28e380;  1 drivers
v000001d13a251150_0 .net *"_ivl_30", 0 0, L_000001d13a2fb3f0;  1 drivers
v000001d13a2533b0_0 .net *"_ivl_33", 0 0, L_000001d13a28d840;  1 drivers
v000001d13a252370_0 .net *"_ivl_35", 0 0, L_000001d13a28bea0;  1 drivers
v000001d13a251650_0 .net *"_ivl_36", 0 0, L_000001d13a2fae40;  1 drivers
v000001d13a252af0_0 .net *"_ivl_39", 0 0, L_000001d13a300fb0;  1 drivers
v000001d13a251e70_0 .net *"_ivl_41", 0 0, L_000001d13a301050;  1 drivers
v000001d13a252690_0 .net *"_ivl_42", 0 0, L_000001d13a2faf20;  1 drivers
v000001d13a251970_0 .net *"_ivl_45", 0 0, L_000001d13a301230;  1 drivers
v000001d13a252eb0_0 .net *"_ivl_47", 0 0, L_000001d13a301ff0;  1 drivers
v000001d13a252230_0 .net *"_ivl_48", 0 0, L_000001d13a2fad60;  1 drivers
v000001d13a2511f0_0 .net *"_ivl_5", 0 0, L_000001d13a28c300;  1 drivers
v000001d13a252c30_0 .net *"_ivl_51", 0 0, L_000001d13a302450;  1 drivers
v000001d13a2518d0_0 .net *"_ivl_53", 0 0, L_000001d13a301e10;  1 drivers
v000001d13a252730_0 .net *"_ivl_54", 0 0, L_000001d13a2fb930;  1 drivers
v000001d13a252ff0_0 .net *"_ivl_57", 0 0, L_000001d13a302590;  1 drivers
v000001d13a251bf0_0 .net *"_ivl_59", 0 0, L_000001d13a301410;  1 drivers
v000001d13a251fb0_0 .net *"_ivl_6", 0 0, L_000001d13a2faac0;  1 drivers
v000001d13a2513d0_0 .net *"_ivl_60", 0 0, L_000001d13a2fb000;  1 drivers
v000001d13a252cd0_0 .net *"_ivl_63", 0 0, L_000001d13a3029f0;  1 drivers
v000001d13a252050_0 .net *"_ivl_65", 0 0, L_000001d13a300830;  1 drivers
v000001d13a251830_0 .net *"_ivl_66", 0 0, L_000001d13a2fa430;  1 drivers
v000001d13a251a10_0 .net *"_ivl_69", 0 0, L_000001d13a3010f0;  1 drivers
v000001d13a251790_0 .net *"_ivl_71", 0 0, L_000001d13a3024f0;  1 drivers
v000001d13a252b90_0 .net *"_ivl_72", 0 0, L_000001d13a2fa4a0;  1 drivers
v000001d13a253450_0 .net *"_ivl_75", 0 0, L_000001d13a301870;  1 drivers
v000001d13a252d70_0 .net *"_ivl_77", 0 0, L_000001d13a301730;  1 drivers
v000001d13a251b50_0 .net *"_ivl_78", 0 0, L_000001d13a2fb070;  1 drivers
v000001d13a250f70_0 .net *"_ivl_81", 0 0, L_000001d13a302d10;  1 drivers
v000001d13a252870_0 .net *"_ivl_83", 0 0, L_000001d13a3021d0;  1 drivers
v000001d13a2520f0_0 .net *"_ivl_84", 0 0, L_000001d13a2fa510;  1 drivers
v000001d13a253090_0 .net *"_ivl_87", 0 0, L_000001d13a301a50;  1 drivers
v000001d13a251010_0 .net *"_ivl_89", 0 0, L_000001d13a301af0;  1 drivers
v000001d13a2525f0_0 .net *"_ivl_9", 0 0, L_000001d13a28d5c0;  1 drivers
v000001d13a251290_0 .net *"_ivl_90", 0 0, L_000001d13a2fb310;  1 drivers
v000001d13a251f10_0 .net *"_ivl_93", 0 0, L_000001d13a302130;  1 drivers
v000001d13a252550_0 .net *"_ivl_95", 0 0, L_000001d13a302ef0;  1 drivers
v000001d13a250d90_0 .net *"_ivl_96", 0 0, L_000001d13a2fb0e0;  1 drivers
v000001d13a253130_0 .net *"_ivl_99", 0 0, L_000001d13a302b30;  1 drivers
v000001d13a251330_0 .net "a", 31 0, v000001d13a25fe20_0;  alias, 1 drivers
v000001d13a250e30_0 .net "b", 31 0, v000001d13a25fec0_0;  alias, 1 drivers
v000001d13a251ab0_0 .net "out", 0 0, L_000001d13a2fb5b0;  alias, 1 drivers
v000001d13a251c90_0 .net "temp", 31 0, L_000001d13a301370;  1 drivers
L_000001d13a28e380 .part v000001d13a25fe20_0, 0, 1;
L_000001d13a28c300 .part v000001d13a25fec0_0, 0, 1;
L_000001d13a28d5c0 .part v000001d13a25fe20_0, 1, 1;
L_000001d13a28d8e0 .part v000001d13a25fec0_0, 1, 1;
L_000001d13a28c800 .part v000001d13a25fe20_0, 2, 1;
L_000001d13a28cf80 .part v000001d13a25fec0_0, 2, 1;
L_000001d13a28be00 .part v000001d13a25fe20_0, 3, 1;
L_000001d13a28df20 .part v000001d13a25fec0_0, 3, 1;
L_000001d13a28d660 .part v000001d13a25fe20_0, 4, 1;
L_000001d13a28d020 .part v000001d13a25fec0_0, 4, 1;
L_000001d13a28d840 .part v000001d13a25fe20_0, 5, 1;
L_000001d13a28bea0 .part v000001d13a25fec0_0, 5, 1;
L_000001d13a300fb0 .part v000001d13a25fe20_0, 6, 1;
L_000001d13a301050 .part v000001d13a25fec0_0, 6, 1;
L_000001d13a301230 .part v000001d13a25fe20_0, 7, 1;
L_000001d13a301ff0 .part v000001d13a25fec0_0, 7, 1;
L_000001d13a302450 .part v000001d13a25fe20_0, 8, 1;
L_000001d13a301e10 .part v000001d13a25fec0_0, 8, 1;
L_000001d13a302590 .part v000001d13a25fe20_0, 9, 1;
L_000001d13a301410 .part v000001d13a25fec0_0, 9, 1;
L_000001d13a3029f0 .part v000001d13a25fe20_0, 10, 1;
L_000001d13a300830 .part v000001d13a25fec0_0, 10, 1;
L_000001d13a3010f0 .part v000001d13a25fe20_0, 11, 1;
L_000001d13a3024f0 .part v000001d13a25fec0_0, 11, 1;
L_000001d13a301870 .part v000001d13a25fe20_0, 12, 1;
L_000001d13a301730 .part v000001d13a25fec0_0, 12, 1;
L_000001d13a302d10 .part v000001d13a25fe20_0, 13, 1;
L_000001d13a3021d0 .part v000001d13a25fec0_0, 13, 1;
L_000001d13a301a50 .part v000001d13a25fe20_0, 14, 1;
L_000001d13a301af0 .part v000001d13a25fec0_0, 14, 1;
L_000001d13a302130 .part v000001d13a25fe20_0, 15, 1;
L_000001d13a302ef0 .part v000001d13a25fec0_0, 15, 1;
L_000001d13a302b30 .part v000001d13a25fe20_0, 16, 1;
L_000001d13a301eb0 .part v000001d13a25fec0_0, 16, 1;
L_000001d13a302e50 .part v000001d13a25fe20_0, 17, 1;
L_000001d13a300e70 .part v000001d13a25fec0_0, 17, 1;
L_000001d13a301690 .part v000001d13a25fe20_0, 18, 1;
L_000001d13a3012d0 .part v000001d13a25fec0_0, 18, 1;
L_000001d13a3017d0 .part v000001d13a25fe20_0, 19, 1;
L_000001d13a300a10 .part v000001d13a25fec0_0, 19, 1;
L_000001d13a301910 .part v000001d13a25fe20_0, 20, 1;
L_000001d13a3015f0 .part v000001d13a25fec0_0, 20, 1;
L_000001d13a302c70 .part v000001d13a25fe20_0, 21, 1;
L_000001d13a301550 .part v000001d13a25fec0_0, 21, 1;
L_000001d13a302bd0 .part v000001d13a25fe20_0, 22, 1;
L_000001d13a3019b0 .part v000001d13a25fec0_0, 22, 1;
L_000001d13a301b90 .part v000001d13a25fe20_0, 23, 1;
L_000001d13a3008d0 .part v000001d13a25fec0_0, 23, 1;
L_000001d13a302db0 .part v000001d13a25fe20_0, 24, 1;
L_000001d13a300790 .part v000001d13a25fec0_0, 24, 1;
L_000001d13a300970 .part v000001d13a25fe20_0, 25, 1;
L_000001d13a300dd0 .part v000001d13a25fec0_0, 25, 1;
L_000001d13a301c30 .part v000001d13a25fe20_0, 26, 1;
L_000001d13a300c90 .part v000001d13a25fec0_0, 26, 1;
L_000001d13a301cd0 .part v000001d13a25fe20_0, 27, 1;
L_000001d13a301d70 .part v000001d13a25fec0_0, 27, 1;
L_000001d13a301190 .part v000001d13a25fe20_0, 28, 1;
L_000001d13a300ab0 .part v000001d13a25fec0_0, 28, 1;
L_000001d13a302950 .part v000001d13a25fe20_0, 29, 1;
L_000001d13a302810 .part v000001d13a25fec0_0, 29, 1;
L_000001d13a300b50 .part v000001d13a25fe20_0, 30, 1;
L_000001d13a300bf0 .part v000001d13a25fec0_0, 30, 1;
LS_000001d13a301370_0_0 .concat8 [ 1 1 1 1], L_000001d13a2fb4d0, L_000001d13a2faac0, L_000001d13a2faa50, L_000001d13a2fac10;
LS_000001d13a301370_0_4 .concat8 [ 1 1 1 1], L_000001d13a2fa740, L_000001d13a2fb3f0, L_000001d13a2fae40, L_000001d13a2faf20;
LS_000001d13a301370_0_8 .concat8 [ 1 1 1 1], L_000001d13a2fad60, L_000001d13a2fb930, L_000001d13a2fb000, L_000001d13a2fa430;
LS_000001d13a301370_0_12 .concat8 [ 1 1 1 1], L_000001d13a2fa4a0, L_000001d13a2fb070, L_000001d13a2fa510, L_000001d13a2fb310;
LS_000001d13a301370_0_16 .concat8 [ 1 1 1 1], L_000001d13a2fb0e0, L_000001d13a2fb540, L_000001d13a2fb1c0, L_000001d13a2fb700;
LS_000001d13a301370_0_20 .concat8 [ 1 1 1 1], L_000001d13a2fb230, L_000001d13a2f9fd0, L_000001d13a2fa660, L_000001d13a2fb2a0;
LS_000001d13a301370_0_24 .concat8 [ 1 1 1 1], L_000001d13a2fb620, L_000001d13a2fb380, L_000001d13a2fb850, L_000001d13a2fb770;
LS_000001d13a301370_0_28 .concat8 [ 1 1 1 1], L_000001d13a2fa120, L_000001d13a2fa580, L_000001d13a2fb460, L_000001d13a2fb8c0;
LS_000001d13a301370_1_0 .concat8 [ 4 4 4 4], LS_000001d13a301370_0_0, LS_000001d13a301370_0_4, LS_000001d13a301370_0_8, LS_000001d13a301370_0_12;
LS_000001d13a301370_1_4 .concat8 [ 4 4 4 4], LS_000001d13a301370_0_16, LS_000001d13a301370_0_20, LS_000001d13a301370_0_24, LS_000001d13a301370_0_28;
L_000001d13a301370 .concat8 [ 16 16 0 0], LS_000001d13a301370_1_0, LS_000001d13a301370_1_4;
L_000001d13a3014b0 .part v000001d13a25fe20_0, 31, 1;
L_000001d13a302630 .part v000001d13a25fec0_0, 31, 1;
L_000001d13a301f50 .part L_000001d13a301370, 0, 1;
L_000001d13a300d30 .part L_000001d13a301370, 1, 1;
L_000001d13a302090 .part L_000001d13a301370, 2, 1;
L_000001d13a302270 .part L_000001d13a301370, 3, 1;
L_000001d13a302310 .part L_000001d13a301370, 4, 1;
L_000001d13a3026d0 .part L_000001d13a301370, 5, 1;
L_000001d13a3023b0 .part L_000001d13a301370, 6, 1;
L_000001d13a300f10 .part L_000001d13a301370, 7, 1;
L_000001d13a302770 .part L_000001d13a301370, 8, 1;
L_000001d13a3028b0 .part L_000001d13a301370, 9, 1;
L_000001d13a302a90 .part L_000001d13a301370, 10, 1;
L_000001d13a303850 .part L_000001d13a301370, 11, 1;
L_000001d13a303ad0 .part L_000001d13a301370, 12, 1;
L_000001d13a303cb0 .part L_000001d13a301370, 13, 1;
L_000001d13a3037b0 .part L_000001d13a301370, 14, 1;
L_000001d13a304ed0 .part L_000001d13a301370, 15, 1;
L_000001d13a304390 .part L_000001d13a301370, 16, 1;
L_000001d13a304430 .part L_000001d13a301370, 17, 1;
L_000001d13a303210 .part L_000001d13a301370, 18, 1;
L_000001d13a303d50 .part L_000001d13a301370, 19, 1;
L_000001d13a303a30 .part L_000001d13a301370, 20, 1;
L_000001d13a305290 .part L_000001d13a301370, 21, 1;
L_000001d13a304890 .part L_000001d13a301370, 22, 1;
L_000001d13a303df0 .part L_000001d13a301370, 23, 1;
L_000001d13a303e90 .part L_000001d13a301370, 24, 1;
L_000001d13a3050b0 .part L_000001d13a301370, 25, 1;
L_000001d13a304c50 .part L_000001d13a301370, 26, 1;
L_000001d13a305330 .part L_000001d13a301370, 27, 1;
L_000001d13a3038f0 .part L_000001d13a301370, 28, 1;
L_000001d13a305470 .part L_000001d13a301370, 29, 1;
L_000001d13a302f90 .part L_000001d13a301370, 30, 1;
L_000001d13a305510 .part L_000001d13a301370, 31, 1;
S_000001d13a063300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d13a019ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d13a1e8df0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d13a2f9f60 .functor NOT 1, L_000001d13a28c620, C4<0>, C4<0>, C4<0>;
v000001d13a252410_0 .net "A", 31 0, v000001d13a25fe20_0;  alias, 1 drivers
v000001d13a252190_0 .net "ALUOP", 3 0, v000001d13a2527d0_0;  alias, 1 drivers
v000001d13a2522d0_0 .net "B", 31 0, v000001d13a25fec0_0;  alias, 1 drivers
v000001d13a2515b0_0 .var "CF", 0 0;
v000001d13a2516f0_0 .net "ZF", 0 0, L_000001d13a2f9f60;  alias, 1 drivers
v000001d13a2529b0_0 .net *"_ivl_1", 0 0, L_000001d13a28c620;  1 drivers
v000001d13a2524b0_0 .var "res", 31 0;
E_000001d13a1e8e30 .event anyedge, v000001d13a252190_0, v000001d13a251330_0, v000001d13a250e30_0, v000001d13a2515b0_0;
L_000001d13a28c620 .reduce/or v000001d13a2524b0_0;
S_000001d13a05c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d13a019ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d13a207c40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a207c78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a207cb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a207ce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a207d20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a207d58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a207d90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a207dc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a207e00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a207e38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a207e70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a207ea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a207ee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a207f18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a207f50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a207f88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a207fc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a207ff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a208030 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a208068 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a2080a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a2080d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a208110 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a208148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a208180 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a2527d0_0 .var "ALU_OP", 3 0;
v000001d13a252910_0 .net "opcode", 11 0, v000001d13a25f4c0_0;  alias, 1 drivers
E_000001d13a1e8c30 .event anyedge, v000001d13a15e0a0_0;
S_000001d13a05ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d13a25c900_0 .net "EX1_forward_to_B", 31 0, v000001d13a25eca0_0;  alias, 1 drivers
v000001d13a25e8e0_0 .net "EX_PFC", 31 0, v000001d13a25ca40_0;  alias, 1 drivers
v000001d13a25cfe0_0 .net "EX_PFC_to_IF", 31 0, L_000001d13a28d3e0;  alias, 1 drivers
v000001d13a25e840_0 .net "alu_selA", 1 0, L_000001d13a28eb00;  alias, 1 drivers
v000001d13a25eac0_0 .net "alu_selB", 1 0, L_000001d13a2918a0;  alias, 1 drivers
v000001d13a25d120_0 .net "ex_haz", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a25d940_0 .net "id_haz", 31 0, L_000001d13a28c260;  alias, 1 drivers
v000001d13a25ed40_0 .net "is_jr", 0 0, v000001d13a25e5c0_0;  alias, 1 drivers
v000001d13a25e480_0 .net "mem_haz", 31 0, L_000001d13a30eef0;  alias, 1 drivers
v000001d13a25c860_0 .net "oper1", 31 0, L_000001d13a295d70;  alias, 1 drivers
v000001d13a25c7c0_0 .net "oper2", 31 0, L_000001d13a2fb9a0;  alias, 1 drivers
v000001d13a25e520_0 .net "pc", 31 0, v000001d13a25c9a0_0;  alias, 1 drivers
v000001d13a25d1c0_0 .net "rs1", 31 0, v000001d13a25e3e0_0;  alias, 1 drivers
v000001d13a25c5e0_0 .net "rs2_in", 31 0, v000001d13a25cc20_0;  alias, 1 drivers
v000001d13a25ccc0_0 .net "rs2_out", 31 0, L_000001d13a2fab30;  alias, 1 drivers
v000001d13a25dda0_0 .net "store_rs2_forward", 1 0, L_000001d13a2920c0;  alias, 1 drivers
L_000001d13a28d3e0 .functor MUXZ 32, v000001d13a25ca40_0, L_000001d13a295d70, v000001d13a25e5c0_0, C4<>;
S_000001d13a018230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d13a05ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d13a1e95b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d13a295590 .functor NOT 1, L_000001d13a28e2e0, C4<0>, C4<0>, C4<0>;
L_000001d13a2949c0 .functor NOT 1, L_000001d13a28c120, C4<0>, C4<0>, C4<0>;
L_000001d13a294a30 .functor NOT 1, L_000001d13a28dc00, C4<0>, C4<0>, C4<0>;
L_000001d13a295750 .functor NOT 1, L_000001d13a28c6c0, C4<0>, C4<0>, C4<0>;
L_000001d13a294b10 .functor AND 32, L_000001d13a2950c0, v000001d13a25e3e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a294cd0 .functor AND 32, L_000001d13a295bb0, L_000001d13a30eef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a295910 .functor OR 32, L_000001d13a294b10, L_000001d13a294cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a295980 .functor AND 32, L_000001d13a295670, v000001d13a24df00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a295de0 .functor OR 32, L_000001d13a295910, L_000001d13a295980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a295f30 .functor AND 32, L_000001d13a294c60, L_000001d13a28c260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a295d70 .functor OR 32, L_000001d13a295de0, L_000001d13a295f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a254b70_0 .net *"_ivl_1", 0 0, L_000001d13a28e2e0;  1 drivers
v000001d13a253590_0 .net *"_ivl_13", 0 0, L_000001d13a28dc00;  1 drivers
v000001d13a2543f0_0 .net *"_ivl_14", 0 0, L_000001d13a294a30;  1 drivers
v000001d13a253630_0 .net *"_ivl_19", 0 0, L_000001d13a28c8a0;  1 drivers
v000001d13a253810_0 .net *"_ivl_2", 0 0, L_000001d13a295590;  1 drivers
v000001d13a2599a0_0 .net *"_ivl_23", 0 0, L_000001d13a28d200;  1 drivers
v000001d13a259cc0_0 .net *"_ivl_27", 0 0, L_000001d13a28c6c0;  1 drivers
v000001d13a2590e0_0 .net *"_ivl_28", 0 0, L_000001d13a295750;  1 drivers
v000001d13a258f00_0 .net *"_ivl_33", 0 0, L_000001d13a28c3a0;  1 drivers
v000001d13a259360_0 .net *"_ivl_37", 0 0, L_000001d13a28cda0;  1 drivers
v000001d13a259ea0_0 .net *"_ivl_40", 31 0, L_000001d13a294b10;  1 drivers
v000001d13a259680_0 .net *"_ivl_42", 31 0, L_000001d13a294cd0;  1 drivers
v000001d13a25a260_0 .net *"_ivl_44", 31 0, L_000001d13a295910;  1 drivers
v000001d13a25a440_0 .net *"_ivl_46", 31 0, L_000001d13a295980;  1 drivers
v000001d13a2595e0_0 .net *"_ivl_48", 31 0, L_000001d13a295de0;  1 drivers
v000001d13a259180_0 .net *"_ivl_50", 31 0, L_000001d13a295f30;  1 drivers
v000001d13a259900_0 .net *"_ivl_7", 0 0, L_000001d13a28c120;  1 drivers
v000001d13a259040_0 .net *"_ivl_8", 0 0, L_000001d13a2949c0;  1 drivers
v000001d13a259720_0 .net "ina", 31 0, v000001d13a25e3e0_0;  alias, 1 drivers
v000001d13a259b80_0 .net "inb", 31 0, L_000001d13a30eef0;  alias, 1 drivers
v000001d13a25a3a0_0 .net "inc", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a25a080_0 .net "ind", 31 0, L_000001d13a28c260;  alias, 1 drivers
v000001d13a259220_0 .net "out", 31 0, L_000001d13a295d70;  alias, 1 drivers
v000001d13a258dc0_0 .net "s0", 31 0, L_000001d13a2950c0;  1 drivers
v000001d13a2594a0_0 .net "s1", 31 0, L_000001d13a295bb0;  1 drivers
v000001d13a259e00_0 .net "s2", 31 0, L_000001d13a295670;  1 drivers
v000001d13a259540_0 .net "s3", 31 0, L_000001d13a294c60;  1 drivers
v000001d13a258fa0_0 .net "sel", 1 0, L_000001d13a28eb00;  alias, 1 drivers
L_000001d13a28e2e0 .part L_000001d13a28eb00, 1, 1;
LS_000001d13a28dde0_0_0 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_4 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_8 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_12 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_16 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_20 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_24 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_0_28 .concat [ 1 1 1 1], L_000001d13a295590, L_000001d13a295590, L_000001d13a295590, L_000001d13a295590;
LS_000001d13a28dde0_1_0 .concat [ 4 4 4 4], LS_000001d13a28dde0_0_0, LS_000001d13a28dde0_0_4, LS_000001d13a28dde0_0_8, LS_000001d13a28dde0_0_12;
LS_000001d13a28dde0_1_4 .concat [ 4 4 4 4], LS_000001d13a28dde0_0_16, LS_000001d13a28dde0_0_20, LS_000001d13a28dde0_0_24, LS_000001d13a28dde0_0_28;
L_000001d13a28dde0 .concat [ 16 16 0 0], LS_000001d13a28dde0_1_0, LS_000001d13a28dde0_1_4;
L_000001d13a28c120 .part L_000001d13a28eb00, 0, 1;
LS_000001d13a28c940_0_0 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_4 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_8 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_12 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_16 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_20 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_24 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_0_28 .concat [ 1 1 1 1], L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0, L_000001d13a2949c0;
LS_000001d13a28c940_1_0 .concat [ 4 4 4 4], LS_000001d13a28c940_0_0, LS_000001d13a28c940_0_4, LS_000001d13a28c940_0_8, LS_000001d13a28c940_0_12;
LS_000001d13a28c940_1_4 .concat [ 4 4 4 4], LS_000001d13a28c940_0_16, LS_000001d13a28c940_0_20, LS_000001d13a28c940_0_24, LS_000001d13a28c940_0_28;
L_000001d13a28c940 .concat [ 16 16 0 0], LS_000001d13a28c940_1_0, LS_000001d13a28c940_1_4;
L_000001d13a28dc00 .part L_000001d13a28eb00, 1, 1;
LS_000001d13a28c080_0_0 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_4 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_8 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_12 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_16 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_20 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_24 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_0_28 .concat [ 1 1 1 1], L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30, L_000001d13a294a30;
LS_000001d13a28c080_1_0 .concat [ 4 4 4 4], LS_000001d13a28c080_0_0, LS_000001d13a28c080_0_4, LS_000001d13a28c080_0_8, LS_000001d13a28c080_0_12;
LS_000001d13a28c080_1_4 .concat [ 4 4 4 4], LS_000001d13a28c080_0_16, LS_000001d13a28c080_0_20, LS_000001d13a28c080_0_24, LS_000001d13a28c080_0_28;
L_000001d13a28c080 .concat [ 16 16 0 0], LS_000001d13a28c080_1_0, LS_000001d13a28c080_1_4;
L_000001d13a28c8a0 .part L_000001d13a28eb00, 0, 1;
LS_000001d13a28dac0_0_0 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_4 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_8 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_12 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_16 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_20 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_24 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_0_28 .concat [ 1 1 1 1], L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0, L_000001d13a28c8a0;
LS_000001d13a28dac0_1_0 .concat [ 4 4 4 4], LS_000001d13a28dac0_0_0, LS_000001d13a28dac0_0_4, LS_000001d13a28dac0_0_8, LS_000001d13a28dac0_0_12;
LS_000001d13a28dac0_1_4 .concat [ 4 4 4 4], LS_000001d13a28dac0_0_16, LS_000001d13a28dac0_0_20, LS_000001d13a28dac0_0_24, LS_000001d13a28dac0_0_28;
L_000001d13a28dac0 .concat [ 16 16 0 0], LS_000001d13a28dac0_1_0, LS_000001d13a28dac0_1_4;
L_000001d13a28d200 .part L_000001d13a28eb00, 1, 1;
LS_000001d13a28d700_0_0 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_4 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_8 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_12 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_16 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_20 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_24 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_0_28 .concat [ 1 1 1 1], L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200, L_000001d13a28d200;
LS_000001d13a28d700_1_0 .concat [ 4 4 4 4], LS_000001d13a28d700_0_0, LS_000001d13a28d700_0_4, LS_000001d13a28d700_0_8, LS_000001d13a28d700_0_12;
LS_000001d13a28d700_1_4 .concat [ 4 4 4 4], LS_000001d13a28d700_0_16, LS_000001d13a28d700_0_20, LS_000001d13a28d700_0_24, LS_000001d13a28d700_0_28;
L_000001d13a28d700 .concat [ 16 16 0 0], LS_000001d13a28d700_1_0, LS_000001d13a28d700_1_4;
L_000001d13a28c6c0 .part L_000001d13a28eb00, 0, 1;
LS_000001d13a28cee0_0_0 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_4 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_8 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_12 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_16 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_20 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_24 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_0_28 .concat [ 1 1 1 1], L_000001d13a295750, L_000001d13a295750, L_000001d13a295750, L_000001d13a295750;
LS_000001d13a28cee0_1_0 .concat [ 4 4 4 4], LS_000001d13a28cee0_0_0, LS_000001d13a28cee0_0_4, LS_000001d13a28cee0_0_8, LS_000001d13a28cee0_0_12;
LS_000001d13a28cee0_1_4 .concat [ 4 4 4 4], LS_000001d13a28cee0_0_16, LS_000001d13a28cee0_0_20, LS_000001d13a28cee0_0_24, LS_000001d13a28cee0_0_28;
L_000001d13a28cee0 .concat [ 16 16 0 0], LS_000001d13a28cee0_1_0, LS_000001d13a28cee0_1_4;
L_000001d13a28c3a0 .part L_000001d13a28eb00, 1, 1;
LS_000001d13a28e4c0_0_0 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_4 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_8 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_12 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_16 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_20 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_24 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_0_28 .concat [ 1 1 1 1], L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0, L_000001d13a28c3a0;
LS_000001d13a28e4c0_1_0 .concat [ 4 4 4 4], LS_000001d13a28e4c0_0_0, LS_000001d13a28e4c0_0_4, LS_000001d13a28e4c0_0_8, LS_000001d13a28e4c0_0_12;
LS_000001d13a28e4c0_1_4 .concat [ 4 4 4 4], LS_000001d13a28e4c0_0_16, LS_000001d13a28e4c0_0_20, LS_000001d13a28e4c0_0_24, LS_000001d13a28e4c0_0_28;
L_000001d13a28e4c0 .concat [ 16 16 0 0], LS_000001d13a28e4c0_1_0, LS_000001d13a28e4c0_1_4;
L_000001d13a28cda0 .part L_000001d13a28eb00, 0, 1;
LS_000001d13a28d520_0_0 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_4 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_8 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_12 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_16 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_20 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_24 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_0_28 .concat [ 1 1 1 1], L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0, L_000001d13a28cda0;
LS_000001d13a28d520_1_0 .concat [ 4 4 4 4], LS_000001d13a28d520_0_0, LS_000001d13a28d520_0_4, LS_000001d13a28d520_0_8, LS_000001d13a28d520_0_12;
LS_000001d13a28d520_1_4 .concat [ 4 4 4 4], LS_000001d13a28d520_0_16, LS_000001d13a28d520_0_20, LS_000001d13a28d520_0_24, LS_000001d13a28d520_0_28;
L_000001d13a28d520 .concat [ 16 16 0 0], LS_000001d13a28d520_1_0, LS_000001d13a28d520_1_4;
S_000001d13a0183c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d13a018230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a2950c0 .functor AND 32, L_000001d13a28dde0, L_000001d13a28c940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a253a90_0 .net "in1", 31 0, L_000001d13a28dde0;  1 drivers
v000001d13a253bd0_0 .net "in2", 31 0, L_000001d13a28c940;  1 drivers
v000001d13a2547b0_0 .net "out", 31 0, L_000001d13a2950c0;  alias, 1 drivers
S_000001d13a051570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d13a018230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a295bb0 .functor AND 32, L_000001d13a28c080, L_000001d13a28dac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a254850_0 .net "in1", 31 0, L_000001d13a28c080;  1 drivers
v000001d13a253c70_0 .net "in2", 31 0, L_000001d13a28dac0;  1 drivers
v000001d13a2548f0_0 .net "out", 31 0, L_000001d13a295bb0;  alias, 1 drivers
S_000001d13a051700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d13a018230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a295670 .functor AND 32, L_000001d13a28d700, L_000001d13a28cee0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a254990_0 .net "in1", 31 0, L_000001d13a28d700;  1 drivers
v000001d13a253770_0 .net "in2", 31 0, L_000001d13a28cee0;  1 drivers
v000001d13a253d10_0 .net "out", 31 0, L_000001d13a295670;  alias, 1 drivers
S_000001d13a2563b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d13a018230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a294c60 .functor AND 32, L_000001d13a28e4c0, L_000001d13a28d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a254350_0 .net "in1", 31 0, L_000001d13a28e4c0;  1 drivers
v000001d13a253db0_0 .net "in2", 31 0, L_000001d13a28d520;  1 drivers
v000001d13a253e50_0 .net "out", 31 0, L_000001d13a294c60;  alias, 1 drivers
S_000001d13a255730 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d13a05ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d13a1e8cf0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d13a295e50 .functor NOT 1, L_000001d13a28e420, C4<0>, C4<0>, C4<0>;
L_000001d13a295ec0 .functor NOT 1, L_000001d13a28ca80, C4<0>, C4<0>, C4<0>;
L_000001d13a296010 .functor NOT 1, L_000001d13a28d980, C4<0>, C4<0>, C4<0>;
L_000001d13a2faeb0 .functor NOT 1, L_000001d13a28dca0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fa040 .functor AND 32, L_000001d13a296080, v000001d13a25eca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fac80 .functor AND 32, L_000001d13a295fa0, L_000001d13a30eef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2facf0 .functor OR 32, L_000001d13a2fa040, L_000001d13a2fac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a2fa7b0 .functor AND 32, L_000001d13a1cc6c0, v000001d13a24df00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fa0b0 .functor OR 32, L_000001d13a2facf0, L_000001d13a2fa7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a2fa820 .functor AND 32, L_000001d13a2fb7e0, L_000001d13a28c260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fb9a0 .functor OR 32, L_000001d13a2fa0b0, L_000001d13a2fa820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a25a120_0 .net *"_ivl_1", 0 0, L_000001d13a28e420;  1 drivers
v000001d13a25a1c0_0 .net *"_ivl_13", 0 0, L_000001d13a28d980;  1 drivers
v000001d13a258320_0 .net *"_ivl_14", 0 0, L_000001d13a296010;  1 drivers
v000001d13a2565c0_0 .net *"_ivl_19", 0 0, L_000001d13a28e060;  1 drivers
v000001d13a257100_0 .net *"_ivl_2", 0 0, L_000001d13a295e50;  1 drivers
v000001d13a256ca0_0 .net *"_ivl_23", 0 0, L_000001d13a28d7a0;  1 drivers
v000001d13a2583c0_0 .net *"_ivl_27", 0 0, L_000001d13a28dca0;  1 drivers
v000001d13a257060_0 .net *"_ivl_28", 0 0, L_000001d13a2faeb0;  1 drivers
v000001d13a258c80_0 .net *"_ivl_33", 0 0, L_000001d13a28d480;  1 drivers
v000001d13a258960_0 .net *"_ivl_37", 0 0, L_000001d13a28ce40;  1 drivers
v000001d13a258a00_0 .net *"_ivl_40", 31 0, L_000001d13a2fa040;  1 drivers
v000001d13a257ba0_0 .net *"_ivl_42", 31 0, L_000001d13a2fac80;  1 drivers
v000001d13a258280_0 .net *"_ivl_44", 31 0, L_000001d13a2facf0;  1 drivers
v000001d13a257c40_0 .net *"_ivl_46", 31 0, L_000001d13a2fa7b0;  1 drivers
v000001d13a258aa0_0 .net *"_ivl_48", 31 0, L_000001d13a2fa0b0;  1 drivers
v000001d13a256660_0 .net *"_ivl_50", 31 0, L_000001d13a2fa820;  1 drivers
v000001d13a258460_0 .net *"_ivl_7", 0 0, L_000001d13a28ca80;  1 drivers
v000001d13a257a60_0 .net *"_ivl_8", 0 0, L_000001d13a295ec0;  1 drivers
v000001d13a258140_0 .net "ina", 31 0, v000001d13a25eca0_0;  alias, 1 drivers
v000001d13a257240_0 .net "inb", 31 0, L_000001d13a30eef0;  alias, 1 drivers
v000001d13a257ce0_0 .net "inc", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a257d80_0 .net "ind", 31 0, L_000001d13a28c260;  alias, 1 drivers
v000001d13a2571a0_0 .net "out", 31 0, L_000001d13a2fb9a0;  alias, 1 drivers
v000001d13a256b60_0 .net "s0", 31 0, L_000001d13a296080;  1 drivers
v000001d13a2581e0_0 .net "s1", 31 0, L_000001d13a295fa0;  1 drivers
v000001d13a256e80_0 .net "s2", 31 0, L_000001d13a1cc6c0;  1 drivers
v000001d13a258b40_0 .net "s3", 31 0, L_000001d13a2fb7e0;  1 drivers
v000001d13a2576a0_0 .net "sel", 1 0, L_000001d13a2918a0;  alias, 1 drivers
L_000001d13a28e420 .part L_000001d13a2918a0, 1, 1;
LS_000001d13a28c9e0_0_0 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_4 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_8 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_12 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_16 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_20 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_24 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_0_28 .concat [ 1 1 1 1], L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50, L_000001d13a295e50;
LS_000001d13a28c9e0_1_0 .concat [ 4 4 4 4], LS_000001d13a28c9e0_0_0, LS_000001d13a28c9e0_0_4, LS_000001d13a28c9e0_0_8, LS_000001d13a28c9e0_0_12;
LS_000001d13a28c9e0_1_4 .concat [ 4 4 4 4], LS_000001d13a28c9e0_0_16, LS_000001d13a28c9e0_0_20, LS_000001d13a28c9e0_0_24, LS_000001d13a28c9e0_0_28;
L_000001d13a28c9e0 .concat [ 16 16 0 0], LS_000001d13a28c9e0_1_0, LS_000001d13a28c9e0_1_4;
L_000001d13a28ca80 .part L_000001d13a2918a0, 0, 1;
LS_000001d13a28cc60_0_0 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_4 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_8 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_12 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_16 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_20 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_24 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_0_28 .concat [ 1 1 1 1], L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0, L_000001d13a295ec0;
LS_000001d13a28cc60_1_0 .concat [ 4 4 4 4], LS_000001d13a28cc60_0_0, LS_000001d13a28cc60_0_4, LS_000001d13a28cc60_0_8, LS_000001d13a28cc60_0_12;
LS_000001d13a28cc60_1_4 .concat [ 4 4 4 4], LS_000001d13a28cc60_0_16, LS_000001d13a28cc60_0_20, LS_000001d13a28cc60_0_24, LS_000001d13a28cc60_0_28;
L_000001d13a28cc60 .concat [ 16 16 0 0], LS_000001d13a28cc60_1_0, LS_000001d13a28cc60_1_4;
L_000001d13a28d980 .part L_000001d13a2918a0, 1, 1;
LS_000001d13a28dfc0_0_0 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_4 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_8 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_12 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_16 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_20 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_24 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_0_28 .concat [ 1 1 1 1], L_000001d13a296010, L_000001d13a296010, L_000001d13a296010, L_000001d13a296010;
LS_000001d13a28dfc0_1_0 .concat [ 4 4 4 4], LS_000001d13a28dfc0_0_0, LS_000001d13a28dfc0_0_4, LS_000001d13a28dfc0_0_8, LS_000001d13a28dfc0_0_12;
LS_000001d13a28dfc0_1_4 .concat [ 4 4 4 4], LS_000001d13a28dfc0_0_16, LS_000001d13a28dfc0_0_20, LS_000001d13a28dfc0_0_24, LS_000001d13a28dfc0_0_28;
L_000001d13a28dfc0 .concat [ 16 16 0 0], LS_000001d13a28dfc0_1_0, LS_000001d13a28dfc0_1_4;
L_000001d13a28e060 .part L_000001d13a2918a0, 0, 1;
LS_000001d13a28e240_0_0 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_4 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_8 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_12 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_16 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_20 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_24 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_0_28 .concat [ 1 1 1 1], L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060, L_000001d13a28e060;
LS_000001d13a28e240_1_0 .concat [ 4 4 4 4], LS_000001d13a28e240_0_0, LS_000001d13a28e240_0_4, LS_000001d13a28e240_0_8, LS_000001d13a28e240_0_12;
LS_000001d13a28e240_1_4 .concat [ 4 4 4 4], LS_000001d13a28e240_0_16, LS_000001d13a28e240_0_20, LS_000001d13a28e240_0_24, LS_000001d13a28e240_0_28;
L_000001d13a28e240 .concat [ 16 16 0 0], LS_000001d13a28e240_1_0, LS_000001d13a28e240_1_4;
L_000001d13a28d7a0 .part L_000001d13a2918a0, 1, 1;
LS_000001d13a28d0c0_0_0 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_4 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_8 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_12 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_16 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_20 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_24 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_0_28 .concat [ 1 1 1 1], L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0, L_000001d13a28d7a0;
LS_000001d13a28d0c0_1_0 .concat [ 4 4 4 4], LS_000001d13a28d0c0_0_0, LS_000001d13a28d0c0_0_4, LS_000001d13a28d0c0_0_8, LS_000001d13a28d0c0_0_12;
LS_000001d13a28d0c0_1_4 .concat [ 4 4 4 4], LS_000001d13a28d0c0_0_16, LS_000001d13a28d0c0_0_20, LS_000001d13a28d0c0_0_24, LS_000001d13a28d0c0_0_28;
L_000001d13a28d0c0 .concat [ 16 16 0 0], LS_000001d13a28d0c0_1_0, LS_000001d13a28d0c0_1_4;
L_000001d13a28dca0 .part L_000001d13a2918a0, 0, 1;
LS_000001d13a28e1a0_0_0 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_4 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_8 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_12 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_16 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_20 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_24 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_0_28 .concat [ 1 1 1 1], L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0, L_000001d13a2faeb0;
LS_000001d13a28e1a0_1_0 .concat [ 4 4 4 4], LS_000001d13a28e1a0_0_0, LS_000001d13a28e1a0_0_4, LS_000001d13a28e1a0_0_8, LS_000001d13a28e1a0_0_12;
LS_000001d13a28e1a0_1_4 .concat [ 4 4 4 4], LS_000001d13a28e1a0_0_16, LS_000001d13a28e1a0_0_20, LS_000001d13a28e1a0_0_24, LS_000001d13a28e1a0_0_28;
L_000001d13a28e1a0 .concat [ 16 16 0 0], LS_000001d13a28e1a0_1_0, LS_000001d13a28e1a0_1_4;
L_000001d13a28d480 .part L_000001d13a2918a0, 1, 1;
LS_000001d13a28dd40_0_0 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_4 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_8 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_12 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_16 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_20 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_24 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_0_28 .concat [ 1 1 1 1], L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480, L_000001d13a28d480;
LS_000001d13a28dd40_1_0 .concat [ 4 4 4 4], LS_000001d13a28dd40_0_0, LS_000001d13a28dd40_0_4, LS_000001d13a28dd40_0_8, LS_000001d13a28dd40_0_12;
LS_000001d13a28dd40_1_4 .concat [ 4 4 4 4], LS_000001d13a28dd40_0_16, LS_000001d13a28dd40_0_20, LS_000001d13a28dd40_0_24, LS_000001d13a28dd40_0_28;
L_000001d13a28dd40 .concat [ 16 16 0 0], LS_000001d13a28dd40_1_0, LS_000001d13a28dd40_1_4;
L_000001d13a28ce40 .part L_000001d13a2918a0, 0, 1;
LS_000001d13a28da20_0_0 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_4 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_8 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_12 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_16 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_20 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_24 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_0_28 .concat [ 1 1 1 1], L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40, L_000001d13a28ce40;
LS_000001d13a28da20_1_0 .concat [ 4 4 4 4], LS_000001d13a28da20_0_0, LS_000001d13a28da20_0_4, LS_000001d13a28da20_0_8, LS_000001d13a28da20_0_12;
LS_000001d13a28da20_1_4 .concat [ 4 4 4 4], LS_000001d13a28da20_0_16, LS_000001d13a28da20_0_20, LS_000001d13a28da20_0_24, LS_000001d13a28da20_0_28;
L_000001d13a28da20 .concat [ 16 16 0 0], LS_000001d13a28da20_1_0, LS_000001d13a28da20_1_4;
S_000001d13a256220 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d13a255730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a296080 .functor AND 32, L_000001d13a28c9e0, L_000001d13a28cc60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a258e60_0 .net "in1", 31 0, L_000001d13a28c9e0;  1 drivers
v000001d13a2592c0_0 .net "in2", 31 0, L_000001d13a28cc60;  1 drivers
v000001d13a259ae0_0 .net "out", 31 0, L_000001d13a296080;  alias, 1 drivers
S_000001d13a2558c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d13a255730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a295fa0 .functor AND 32, L_000001d13a28dfc0, L_000001d13a28e240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a259400_0 .net "in1", 31 0, L_000001d13a28dfc0;  1 drivers
v000001d13a2597c0_0 .net "in2", 31 0, L_000001d13a28e240;  1 drivers
v000001d13a25a300_0 .net "out", 31 0, L_000001d13a295fa0;  alias, 1 drivers
S_000001d13a255f00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d13a255730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a1cc6c0 .functor AND 32, L_000001d13a28d0c0, L_000001d13a28e1a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a259f40_0 .net "in1", 31 0, L_000001d13a28d0c0;  1 drivers
v000001d13a259d60_0 .net "in2", 31 0, L_000001d13a28e1a0;  1 drivers
v000001d13a259860_0 .net "out", 31 0, L_000001d13a1cc6c0;  alias, 1 drivers
S_000001d13a2555a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d13a255730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a2fb7e0 .functor AND 32, L_000001d13a28dd40, L_000001d13a28da20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a259a40_0 .net "in1", 31 0, L_000001d13a28dd40;  1 drivers
v000001d13a259fe0_0 .net "in2", 31 0, L_000001d13a28da20;  1 drivers
v000001d13a259c20_0 .net "out", 31 0, L_000001d13a2fb7e0;  alias, 1 drivers
S_000001d13a256090 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d13a05ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d13a1e8d30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d13a2fa9e0 .functor NOT 1, L_000001d13a28e100, C4<0>, C4<0>, C4<0>;
L_000001d13a2fa970 .functor NOT 1, L_000001d13a28bfe0, C4<0>, C4<0>, C4<0>;
L_000001d13a2faba0 .functor NOT 1, L_000001d13a28c760, C4<0>, C4<0>, C4<0>;
L_000001d13a2fa900 .functor NOT 1, L_000001d13a28d160, C4<0>, C4<0>, C4<0>;
L_000001d13a2fadd0 .functor AND 32, L_000001d13a2fba10, v000001d13a25cc20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fa350 .functor AND 32, L_000001d13a2fa2e0, L_000001d13a30eef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2faf90 .functor OR 32, L_000001d13a2fadd0, L_000001d13a2fa350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a2fba80 .functor AND 32, L_000001d13a2fa890, v000001d13a24df00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fa5f0 .functor OR 32, L_000001d13a2faf90, L_000001d13a2fba80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a2fb150 .functor AND 32, L_000001d13a2fa6d0, L_000001d13a28c260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fab30 .functor OR 32, L_000001d13a2fa5f0, L_000001d13a2fb150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a256980_0 .net *"_ivl_1", 0 0, L_000001d13a28e100;  1 drivers
v000001d13a2580a0_0 .net *"_ivl_13", 0 0, L_000001d13a28c760;  1 drivers
v000001d13a257420_0 .net *"_ivl_14", 0 0, L_000001d13a2faba0;  1 drivers
v000001d13a257ec0_0 .net *"_ivl_19", 0 0, L_000001d13a28cbc0;  1 drivers
v000001d13a258be0_0 .net *"_ivl_2", 0 0, L_000001d13a2fa9e0;  1 drivers
v000001d13a256700_0 .net *"_ivl_23", 0 0, L_000001d13a28c1c0;  1 drivers
v000001d13a257b00_0 .net *"_ivl_27", 0 0, L_000001d13a28d160;  1 drivers
v000001d13a257f60_0 .net *"_ivl_28", 0 0, L_000001d13a2fa900;  1 drivers
v000001d13a2585a0_0 .net *"_ivl_33", 0 0, L_000001d13a28cd00;  1 drivers
v000001d13a257740_0 .net *"_ivl_37", 0 0, L_000001d13a28c4e0;  1 drivers
v000001d13a2586e0_0 .net *"_ivl_40", 31 0, L_000001d13a2fadd0;  1 drivers
v000001d13a258d20_0 .net *"_ivl_42", 31 0, L_000001d13a2fa350;  1 drivers
v000001d13a2567a0_0 .net *"_ivl_44", 31 0, L_000001d13a2faf90;  1 drivers
v000001d13a2577e0_0 .net *"_ivl_46", 31 0, L_000001d13a2fba80;  1 drivers
v000001d13a2568e0_0 .net *"_ivl_48", 31 0, L_000001d13a2fa5f0;  1 drivers
v000001d13a258780_0 .net *"_ivl_50", 31 0, L_000001d13a2fb150;  1 drivers
v000001d13a256a20_0 .net *"_ivl_7", 0 0, L_000001d13a28bfe0;  1 drivers
v000001d13a258820_0 .net *"_ivl_8", 0 0, L_000001d13a2fa970;  1 drivers
v000001d13a2588c0_0 .net "ina", 31 0, v000001d13a25cc20_0;  alias, 1 drivers
v000001d13a256ac0_0 .net "inb", 31 0, L_000001d13a30eef0;  alias, 1 drivers
v000001d13a256c00_0 .net "inc", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a256f20_0 .net "ind", 31 0, L_000001d13a28c260;  alias, 1 drivers
v000001d13a257560_0 .net "out", 31 0, L_000001d13a2fab30;  alias, 1 drivers
v000001d13a257880_0 .net "s0", 31 0, L_000001d13a2fba10;  1 drivers
v000001d13a257920_0 .net "s1", 31 0, L_000001d13a2fa2e0;  1 drivers
v000001d13a2579c0_0 .net "s2", 31 0, L_000001d13a2fa890;  1 drivers
v000001d13a25df80_0 .net "s3", 31 0, L_000001d13a2fa6d0;  1 drivers
v000001d13a25e020_0 .net "sel", 1 0, L_000001d13a2920c0;  alias, 1 drivers
L_000001d13a28e100 .part L_000001d13a2920c0, 1, 1;
LS_000001d13a28de80_0_0 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_4 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_8 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_12 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_16 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_20 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_24 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_0_28 .concat [ 1 1 1 1], L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0, L_000001d13a2fa9e0;
LS_000001d13a28de80_1_0 .concat [ 4 4 4 4], LS_000001d13a28de80_0_0, LS_000001d13a28de80_0_4, LS_000001d13a28de80_0_8, LS_000001d13a28de80_0_12;
LS_000001d13a28de80_1_4 .concat [ 4 4 4 4], LS_000001d13a28de80_0_16, LS_000001d13a28de80_0_20, LS_000001d13a28de80_0_24, LS_000001d13a28de80_0_28;
L_000001d13a28de80 .concat [ 16 16 0 0], LS_000001d13a28de80_1_0, LS_000001d13a28de80_1_4;
L_000001d13a28bfe0 .part L_000001d13a2920c0, 0, 1;
LS_000001d13a28c580_0_0 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_4 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_8 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_12 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_16 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_20 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_24 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_0_28 .concat [ 1 1 1 1], L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970, L_000001d13a2fa970;
LS_000001d13a28c580_1_0 .concat [ 4 4 4 4], LS_000001d13a28c580_0_0, LS_000001d13a28c580_0_4, LS_000001d13a28c580_0_8, LS_000001d13a28c580_0_12;
LS_000001d13a28c580_1_4 .concat [ 4 4 4 4], LS_000001d13a28c580_0_16, LS_000001d13a28c580_0_20, LS_000001d13a28c580_0_24, LS_000001d13a28c580_0_28;
L_000001d13a28c580 .concat [ 16 16 0 0], LS_000001d13a28c580_1_0, LS_000001d13a28c580_1_4;
L_000001d13a28c760 .part L_000001d13a2920c0, 1, 1;
LS_000001d13a28bf40_0_0 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_4 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_8 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_12 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_16 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_20 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_24 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_0_28 .concat [ 1 1 1 1], L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0, L_000001d13a2faba0;
LS_000001d13a28bf40_1_0 .concat [ 4 4 4 4], LS_000001d13a28bf40_0_0, LS_000001d13a28bf40_0_4, LS_000001d13a28bf40_0_8, LS_000001d13a28bf40_0_12;
LS_000001d13a28bf40_1_4 .concat [ 4 4 4 4], LS_000001d13a28bf40_0_16, LS_000001d13a28bf40_0_20, LS_000001d13a28bf40_0_24, LS_000001d13a28bf40_0_28;
L_000001d13a28bf40 .concat [ 16 16 0 0], LS_000001d13a28bf40_1_0, LS_000001d13a28bf40_1_4;
L_000001d13a28cbc0 .part L_000001d13a2920c0, 0, 1;
LS_000001d13a28c440_0_0 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_4 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_8 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_12 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_16 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_20 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_24 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_0_28 .concat [ 1 1 1 1], L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0, L_000001d13a28cbc0;
LS_000001d13a28c440_1_0 .concat [ 4 4 4 4], LS_000001d13a28c440_0_0, LS_000001d13a28c440_0_4, LS_000001d13a28c440_0_8, LS_000001d13a28c440_0_12;
LS_000001d13a28c440_1_4 .concat [ 4 4 4 4], LS_000001d13a28c440_0_16, LS_000001d13a28c440_0_20, LS_000001d13a28c440_0_24, LS_000001d13a28c440_0_28;
L_000001d13a28c440 .concat [ 16 16 0 0], LS_000001d13a28c440_1_0, LS_000001d13a28c440_1_4;
L_000001d13a28c1c0 .part L_000001d13a2920c0, 1, 1;
LS_000001d13a28cb20_0_0 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_4 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_8 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_12 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_16 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_20 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_24 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_0_28 .concat [ 1 1 1 1], L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0, L_000001d13a28c1c0;
LS_000001d13a28cb20_1_0 .concat [ 4 4 4 4], LS_000001d13a28cb20_0_0, LS_000001d13a28cb20_0_4, LS_000001d13a28cb20_0_8, LS_000001d13a28cb20_0_12;
LS_000001d13a28cb20_1_4 .concat [ 4 4 4 4], LS_000001d13a28cb20_0_16, LS_000001d13a28cb20_0_20, LS_000001d13a28cb20_0_24, LS_000001d13a28cb20_0_28;
L_000001d13a28cb20 .concat [ 16 16 0 0], LS_000001d13a28cb20_1_0, LS_000001d13a28cb20_1_4;
L_000001d13a28d160 .part L_000001d13a2920c0, 0, 1;
LS_000001d13a28d2a0_0_0 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_4 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_8 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_12 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_16 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_20 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_24 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_0_28 .concat [ 1 1 1 1], L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900, L_000001d13a2fa900;
LS_000001d13a28d2a0_1_0 .concat [ 4 4 4 4], LS_000001d13a28d2a0_0_0, LS_000001d13a28d2a0_0_4, LS_000001d13a28d2a0_0_8, LS_000001d13a28d2a0_0_12;
LS_000001d13a28d2a0_1_4 .concat [ 4 4 4 4], LS_000001d13a28d2a0_0_16, LS_000001d13a28d2a0_0_20, LS_000001d13a28d2a0_0_24, LS_000001d13a28d2a0_0_28;
L_000001d13a28d2a0 .concat [ 16 16 0 0], LS_000001d13a28d2a0_1_0, LS_000001d13a28d2a0_1_4;
L_000001d13a28cd00 .part L_000001d13a2920c0, 1, 1;
LS_000001d13a28d340_0_0 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_4 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_8 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_12 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_16 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_20 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_24 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_0_28 .concat [ 1 1 1 1], L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00, L_000001d13a28cd00;
LS_000001d13a28d340_1_0 .concat [ 4 4 4 4], LS_000001d13a28d340_0_0, LS_000001d13a28d340_0_4, LS_000001d13a28d340_0_8, LS_000001d13a28d340_0_12;
LS_000001d13a28d340_1_4 .concat [ 4 4 4 4], LS_000001d13a28d340_0_16, LS_000001d13a28d340_0_20, LS_000001d13a28d340_0_24, LS_000001d13a28d340_0_28;
L_000001d13a28d340 .concat [ 16 16 0 0], LS_000001d13a28d340_1_0, LS_000001d13a28d340_1_4;
L_000001d13a28c4e0 .part L_000001d13a2920c0, 0, 1;
LS_000001d13a28bd60_0_0 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_4 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_8 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_12 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_16 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_20 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_24 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_0_28 .concat [ 1 1 1 1], L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0, L_000001d13a28c4e0;
LS_000001d13a28bd60_1_0 .concat [ 4 4 4 4], LS_000001d13a28bd60_0_0, LS_000001d13a28bd60_0_4, LS_000001d13a28bd60_0_8, LS_000001d13a28bd60_0_12;
LS_000001d13a28bd60_1_4 .concat [ 4 4 4 4], LS_000001d13a28bd60_0_16, LS_000001d13a28bd60_0_20, LS_000001d13a28bd60_0_24, LS_000001d13a28bd60_0_28;
L_000001d13a28bd60 .concat [ 16 16 0 0], LS_000001d13a28bd60_1_0, LS_000001d13a28bd60_1_4;
S_000001d13a255a50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d13a256090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a2fba10 .functor AND 32, L_000001d13a28de80, L_000001d13a28c580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a256de0_0 .net "in1", 31 0, L_000001d13a28de80;  1 drivers
v000001d13a258000_0 .net "in2", 31 0, L_000001d13a28c580;  1 drivers
v000001d13a2574c0_0 .net "out", 31 0, L_000001d13a2fba10;  alias, 1 drivers
S_000001d13a255be0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d13a256090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a2fa2e0 .functor AND 32, L_000001d13a28bf40, L_000001d13a28c440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a2572e0_0 .net "in1", 31 0, L_000001d13a28bf40;  1 drivers
v000001d13a258500_0 .net "in2", 31 0, L_000001d13a28c440;  1 drivers
v000001d13a256fc0_0 .net "out", 31 0, L_000001d13a2fa2e0;  alias, 1 drivers
S_000001d13a255d70 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d13a256090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a2fa890 .functor AND 32, L_000001d13a28cb20, L_000001d13a28d2a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a258640_0 .net "in1", 31 0, L_000001d13a28cb20;  1 drivers
v000001d13a257600_0 .net "in2", 31 0, L_000001d13a28d2a0;  1 drivers
v000001d13a257e20_0 .net "out", 31 0, L_000001d13a2fa890;  alias, 1 drivers
S_000001d13a25b0b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d13a256090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d13a2fa6d0 .functor AND 32, L_000001d13a28d340, L_000001d13a28bd60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d13a256d40_0 .net "in1", 31 0, L_000001d13a28d340;  1 drivers
v000001d13a257380_0 .net "in2", 31 0, L_000001d13a28bd60;  1 drivers
v000001d13a256840_0 .net "out", 31 0, L_000001d13a2fa6d0;  alias, 1 drivers
S_000001d13a25bba0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d13a260590 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a2605c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a260600 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a260638 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a260670 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a2606a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a2606e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a260718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a260750 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a260788 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a2607c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a2607f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a260830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a260868 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a2608a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a2608d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a260910 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a260948 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a260980 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a2609b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a2609f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a260a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a260a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a260a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a260ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a25c9a0_0 .var "EX1_PC", 31 0;
v000001d13a25ca40_0 .var "EX1_PFC", 31 0;
v000001d13a25eca0_0 .var "EX1_forward_to_B", 31 0;
v000001d13a25e980_0 .var "EX1_is_beq", 0 0;
v000001d13a25cae0_0 .var "EX1_is_bne", 0 0;
v000001d13a25d760_0 .var "EX1_is_jal", 0 0;
v000001d13a25e5c0_0 .var "EX1_is_jr", 0 0;
v000001d13a25c680_0 .var "EX1_is_oper2_immed", 0 0;
v000001d13a25d3a0_0 .var "EX1_memread", 0 0;
v000001d13a25e340_0 .var "EX1_memwrite", 0 0;
v000001d13a25cd60_0 .var "EX1_opcode", 11 0;
v000001d13a25d9e0_0 .var "EX1_predicted", 0 0;
v000001d13a25d260_0 .var "EX1_rd_ind", 4 0;
v000001d13a25e0c0_0 .var "EX1_rd_indzero", 0 0;
v000001d13a25cb80_0 .var "EX1_regwrite", 0 0;
v000001d13a25e3e0_0 .var "EX1_rs1", 31 0;
v000001d13a25d080_0 .var "EX1_rs1_ind", 4 0;
v000001d13a25cc20_0 .var "EX1_rs2", 31 0;
v000001d13a25ea20_0 .var "EX1_rs2_ind", 4 0;
v000001d13a25eb60_0 .net "FLUSH", 0 0, v000001d13a2630d0_0;  alias, 1 drivers
v000001d13a25d440_0 .net "ID_PC", 31 0, v000001d13a268ad0_0;  alias, 1 drivers
v000001d13a25d300_0 .net "ID_PFC_to_EX", 31 0, L_000001d13a291620;  alias, 1 drivers
v000001d13a25ec00_0 .net "ID_forward_to_B", 31 0, L_000001d13a291ee0;  alias, 1 drivers
v000001d13a25ce00_0 .net "ID_is_beq", 0 0, L_000001d13a290ea0;  alias, 1 drivers
v000001d13a25c720_0 .net "ID_is_bne", 0 0, L_000001d13a2911c0;  alias, 1 drivers
v000001d13a25cea0_0 .net "ID_is_jal", 0 0, L_000001d13a293740;  alias, 1 drivers
v000001d13a25cf40_0 .net "ID_is_jr", 0 0, L_000001d13a291300;  alias, 1 drivers
v000001d13a25da80_0 .net "ID_is_oper2_immed", 0 0, L_000001d13a295050;  alias, 1 drivers
v000001d13a25d4e0_0 .net "ID_memread", 0 0, L_000001d13a293c40;  alias, 1 drivers
v000001d13a25d800_0 .net "ID_memwrite", 0 0, L_000001d13a293560;  alias, 1 drivers
v000001d13a25e160_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
v000001d13a25d580_0 .net "ID_predicted", 0 0, v000001d13a263850_0;  alias, 1 drivers
v000001d13a25d620_0 .net "ID_rd_ind", 4 0, v000001d13a277640_0;  alias, 1 drivers
v000001d13a25db20_0 .net "ID_rd_indzero", 0 0, L_000001d13a293600;  1 drivers
v000001d13a25d6c0_0 .net "ID_regwrite", 0 0, L_000001d13a293ba0;  alias, 1 drivers
v000001d13a25e200_0 .net "ID_rs1", 31 0, v000001d13a267b30_0;  alias, 1 drivers
v000001d13a25dbc0_0 .net "ID_rs1_ind", 4 0, v000001d13a2762e0_0;  alias, 1 drivers
v000001d13a25d8a0_0 .net "ID_rs2", 31 0, v000001d13a268850_0;  alias, 1 drivers
v000001d13a25dc60_0 .net "ID_rs2_ind", 4 0, v000001d13a276ec0_0;  alias, 1 drivers
v000001d13a25e2a0_0 .net "clk", 0 0, L_000001d13a294790;  1 drivers
v000001d13a25dd00_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
E_000001d13a1e8e70 .event posedge, v000001d13a24e900_0, v000001d13a25e2a0_0;
S_000001d13a25a750 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d13a260b10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a260b48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a260b80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a260bb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a260bf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a260c28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a260c60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a260c98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a260cd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a260d08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a260d40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a260d78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a260db0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a260de8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a260e20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a260e58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a260e90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a260ec8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a260f00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a260f38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a260f70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a260fa8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a260fe0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a261018 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a261050 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a25de40_0 .net "EX1_ALU_OPER1", 31 0, L_000001d13a295d70;  alias, 1 drivers
v000001d13a25e660_0 .net "EX1_ALU_OPER2", 31 0, L_000001d13a2fb9a0;  alias, 1 drivers
v000001d13a25dee0_0 .net "EX1_PC", 31 0, v000001d13a25c9a0_0;  alias, 1 drivers
v000001d13a25e700_0 .net "EX1_PFC_to_IF", 31 0, L_000001d13a28d3e0;  alias, 1 drivers
v000001d13a25e7a0_0 .net "EX1_forward_to_B", 31 0, v000001d13a25eca0_0;  alias, 1 drivers
v000001d13a25f1a0_0 .net "EX1_is_beq", 0 0, v000001d13a25e980_0;  alias, 1 drivers
v000001d13a25f560_0 .net "EX1_is_bne", 0 0, v000001d13a25cae0_0;  alias, 1 drivers
v000001d13a25f6a0_0 .net "EX1_is_jal", 0 0, v000001d13a25d760_0;  alias, 1 drivers
v000001d13a2603c0_0 .net "EX1_is_jr", 0 0, v000001d13a25e5c0_0;  alias, 1 drivers
v000001d13a260460_0 .net "EX1_is_oper2_immed", 0 0, v000001d13a25c680_0;  alias, 1 drivers
v000001d13a25f880_0 .net "EX1_memread", 0 0, v000001d13a25d3a0_0;  alias, 1 drivers
v000001d13a25f600_0 .net "EX1_memwrite", 0 0, v000001d13a25e340_0;  alias, 1 drivers
v000001d13a25f420_0 .net "EX1_opcode", 11 0, v000001d13a25cd60_0;  alias, 1 drivers
v000001d13a260320_0 .net "EX1_predicted", 0 0, v000001d13a25d9e0_0;  alias, 1 drivers
v000001d13a25fba0_0 .net "EX1_rd_ind", 4 0, v000001d13a25d260_0;  alias, 1 drivers
v000001d13a25f060_0 .net "EX1_rd_indzero", 0 0, v000001d13a25e0c0_0;  alias, 1 drivers
v000001d13a25f740_0 .net "EX1_regwrite", 0 0, v000001d13a25cb80_0;  alias, 1 drivers
v000001d13a25fce0_0 .net "EX1_rs1", 31 0, v000001d13a25e3e0_0;  alias, 1 drivers
v000001d13a25f7e0_0 .net "EX1_rs1_ind", 4 0, v000001d13a25d080_0;  alias, 1 drivers
v000001d13a25fb00_0 .net "EX1_rs2_ind", 4 0, v000001d13a25ea20_0;  alias, 1 drivers
v000001d13a25fd80_0 .net "EX1_rs2_out", 31 0, L_000001d13a2fab30;  alias, 1 drivers
v000001d13a25fe20_0 .var "EX2_ALU_OPER1", 31 0;
v000001d13a25fec0_0 .var "EX2_ALU_OPER2", 31 0;
v000001d13a25fa60_0 .var "EX2_PC", 31 0;
v000001d13a260280_0 .var "EX2_PFC_to_IF", 31 0;
v000001d13a25ff60_0 .var "EX2_forward_to_B", 31 0;
v000001d13a260000_0 .var "EX2_is_beq", 0 0;
v000001d13a2600a0_0 .var "EX2_is_bne", 0 0;
v000001d13a260140_0 .var "EX2_is_jal", 0 0;
v000001d13a25f920_0 .var "EX2_is_jr", 0 0;
v000001d13a25f9c0_0 .var "EX2_is_oper2_immed", 0 0;
v000001d13a25ef20_0 .var "EX2_memread", 0 0;
v000001d13a25ede0_0 .var "EX2_memwrite", 0 0;
v000001d13a25f4c0_0 .var "EX2_opcode", 11 0;
v000001d13a25f240_0 .var "EX2_predicted", 0 0;
v000001d13a25fc40_0 .var "EX2_rd_ind", 4 0;
v000001d13a25efc0_0 .var "EX2_rd_indzero", 0 0;
v000001d13a25ee80_0 .var "EX2_regwrite", 0 0;
v000001d13a25f100_0 .var "EX2_rs1", 31 0;
v000001d13a25f2e0_0 .var "EX2_rs1_ind", 4 0;
v000001d13a2601e0_0 .var "EX2_rs2_ind", 4 0;
v000001d13a25f380_0 .var "EX2_rs2_out", 31 0;
v000001d13a261d70_0 .net "FLUSH", 0 0, v000001d13a263350_0;  alias, 1 drivers
v000001d13a261730_0 .net "clk", 0 0, L_000001d13a2fbaf0;  1 drivers
v000001d13a262130_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
E_000001d13a1e92f0 .event posedge, v000001d13a24e900_0, v000001d13a261730_0;
S_000001d13a25c050 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d13a2690a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a2690d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a269110 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a269148 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a269180 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a2691b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a2691f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a269228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a269260 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a269298 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a2692d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a269308 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a269340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a269378 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a2693b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a2693e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a269420 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a269458 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a269490 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a2694c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a269500 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a269538 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a269570 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a2695a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a2695e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d13a294410 .functor OR 1, L_000001d13a290ea0, L_000001d13a2911c0, C4<0>, C4<0>;
L_000001d13a294950 .functor AND 1, L_000001d13a294410, L_000001d13a295c20, C4<1>, C4<1>;
L_000001d13a294e90 .functor OR 1, L_000001d13a290ea0, L_000001d13a2911c0, C4<0>, C4<0>;
L_000001d13a2945d0 .functor AND 1, L_000001d13a294e90, L_000001d13a295c20, C4<1>, C4<1>;
L_000001d13a294480 .functor OR 1, L_000001d13a290ea0, L_000001d13a2911c0, C4<0>, C4<0>;
L_000001d13a2948e0 .functor AND 1, L_000001d13a294480, v000001d13a263850_0, C4<1>, C4<1>;
v000001d13a268210_0 .net "EX1_memread", 0 0, v000001d13a25d3a0_0;  alias, 1 drivers
v000001d13a267bd0_0 .net "EX1_opcode", 11 0, v000001d13a25cd60_0;  alias, 1 drivers
v000001d13a2664b0_0 .net "EX1_rd_ind", 4 0, v000001d13a25d260_0;  alias, 1 drivers
v000001d13a266190_0 .net "EX1_rd_indzero", 0 0, v000001d13a25e0c0_0;  alias, 1 drivers
v000001d13a267f90_0 .net "EX2_memread", 0 0, v000001d13a25ef20_0;  alias, 1 drivers
v000001d13a266cd0_0 .net "EX2_opcode", 11 0, v000001d13a25f4c0_0;  alias, 1 drivers
v000001d13a267db0_0 .net "EX2_rd_ind", 4 0, v000001d13a25fc40_0;  alias, 1 drivers
v000001d13a267a90_0 .net "EX2_rd_indzero", 0 0, v000001d13a25efc0_0;  alias, 1 drivers
v000001d13a2667d0_0 .net "ID_EX1_flush", 0 0, v000001d13a2630d0_0;  alias, 1 drivers
v000001d13a267c70_0 .net "ID_EX2_flush", 0 0, v000001d13a263350_0;  alias, 1 drivers
v000001d13a268530_0 .net "ID_is_beq", 0 0, L_000001d13a290ea0;  alias, 1 drivers
v000001d13a267310_0 .net "ID_is_bne", 0 0, L_000001d13a2911c0;  alias, 1 drivers
v000001d13a2669b0_0 .net "ID_is_j", 0 0, L_000001d13a2937e0;  alias, 1 drivers
v000001d13a267e50_0 .net "ID_is_jal", 0 0, L_000001d13a293740;  alias, 1 drivers
v000001d13a267ef0_0 .net "ID_is_jr", 0 0, L_000001d13a291300;  alias, 1 drivers
v000001d13a268030_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
v000001d13a267270_0 .net "ID_rs1_ind", 4 0, v000001d13a2762e0_0;  alias, 1 drivers
v000001d13a266b90_0 .net "ID_rs2_ind", 4 0, v000001d13a276ec0_0;  alias, 1 drivers
v000001d13a266d70_0 .net "IF_ID_flush", 0 0, v000001d13a265e70_0;  alias, 1 drivers
v000001d13a266a50_0 .net "IF_ID_write", 0 0, v000001d13a2638f0_0;  alias, 1 drivers
v000001d13a2680d0_0 .net "PC_src", 2 0, L_000001d13a292ca0;  alias, 1 drivers
v000001d13a266eb0_0 .net "PFC_to_EX", 31 0, L_000001d13a291620;  alias, 1 drivers
v000001d13a2662d0_0 .net "PFC_to_IF", 31 0, L_000001d13a292020;  alias, 1 drivers
v000001d13a268170_0 .net "WB_rd_ind", 4 0, v000001d13a279440_0;  alias, 1 drivers
v000001d13a2674f0_0 .net "Wrong_prediction", 0 0, L_000001d13a2fbcb0;  alias, 1 drivers
v000001d13a266f50_0 .net *"_ivl_11", 0 0, L_000001d13a2945d0;  1 drivers
v000001d13a266c30_0 .net *"_ivl_13", 9 0, L_000001d13a292c00;  1 drivers
v000001d13a2685d0_0 .net *"_ivl_15", 9 0, L_000001d13a291c60;  1 drivers
v000001d13a267590_0 .net *"_ivl_16", 9 0, L_000001d13a291f80;  1 drivers
v000001d13a266730_0 .net *"_ivl_19", 9 0, L_000001d13a291d00;  1 drivers
v000001d13a2682b0_0 .net *"_ivl_20", 9 0, L_000001d13a292840;  1 drivers
v000001d13a268350_0 .net *"_ivl_25", 0 0, L_000001d13a294480;  1 drivers
v000001d13a2687b0_0 .net *"_ivl_27", 0 0, L_000001d13a2948e0;  1 drivers
v000001d13a267090_0 .net *"_ivl_29", 9 0, L_000001d13a292660;  1 drivers
v000001d13a268670_0 .net *"_ivl_3", 0 0, L_000001d13a294410;  1 drivers
L_000001d13a2b01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d13a266870_0 .net/2u *"_ivl_30", 9 0, L_000001d13a2b01f0;  1 drivers
v000001d13a267630_0 .net *"_ivl_32", 9 0, L_000001d13a292340;  1 drivers
v000001d13a266e10_0 .net *"_ivl_35", 9 0, L_000001d13a2923e0;  1 drivers
v000001d13a266af0_0 .net *"_ivl_37", 9 0, L_000001d13a2932e0;  1 drivers
v000001d13a268710_0 .net *"_ivl_38", 9 0, L_000001d13a290d60;  1 drivers
v000001d13a267130_0 .net *"_ivl_40", 9 0, L_000001d13a291da0;  1 drivers
L_000001d13a2b0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2660f0_0 .net/2s *"_ivl_45", 21 0, L_000001d13a2b0238;  1 drivers
L_000001d13a2b0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2671d0_0 .net/2s *"_ivl_50", 21 0, L_000001d13a2b0280;  1 drivers
v000001d13a266550_0 .net *"_ivl_9", 0 0, L_000001d13a294e90;  1 drivers
v000001d13a266230_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a2676d0_0 .net "forward_to_B", 31 0, L_000001d13a291ee0;  alias, 1 drivers
v000001d13a267770_0 .net "imm", 31 0, v000001d13a2641b0_0;  1 drivers
v000001d13a266370_0 .net "inst", 31 0, v000001d13a268a30_0;  alias, 1 drivers
v000001d13a267810_0 .net "is_branch_and_taken", 0 0, L_000001d13a294950;  alias, 1 drivers
v000001d13a2665f0_0 .net "is_oper2_immed", 0 0, L_000001d13a295050;  alias, 1 drivers
v000001d13a266690_0 .net "mem_read", 0 0, L_000001d13a293c40;  alias, 1 drivers
v000001d13a267950_0 .net "mem_write", 0 0, L_000001d13a293560;  alias, 1 drivers
v000001d13a268cb0_0 .net "pc", 31 0, v000001d13a268ad0_0;  alias, 1 drivers
v000001d13a268d50_0 .net "pc_write", 0 0, v000001d13a264d90_0;  alias, 1 drivers
v000001d13a268b70_0 .net "predicted", 0 0, L_000001d13a295c20;  1 drivers
v000001d13a268f30_0 .net "predicted_to_EX", 0 0, v000001d13a263850_0;  alias, 1 drivers
v000001d13a268990_0 .net "reg_write", 0 0, L_000001d13a293ba0;  alias, 1 drivers
v000001d13a268c10_0 .net "reg_write_from_wb", 0 0, v000001d13a279580_0;  alias, 1 drivers
v000001d13a268df0_0 .net "rs1", 31 0, v000001d13a267b30_0;  alias, 1 drivers
v000001d13a268e90_0 .net "rs2", 31 0, v000001d13a268850_0;  alias, 1 drivers
v000001d13a268fd0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
v000001d13a2688f0_0 .net "wr_reg_data", 31 0, L_000001d13a30eef0;  alias, 1 drivers
L_000001d13a291ee0 .functor MUXZ 32, v000001d13a268850_0, v000001d13a2641b0_0, L_000001d13a295050, C4<>;
L_000001d13a292c00 .part v000001d13a268ad0_0, 0, 10;
L_000001d13a291c60 .part v000001d13a268a30_0, 0, 10;
L_000001d13a291f80 .arith/sum 10, L_000001d13a292c00, L_000001d13a291c60;
L_000001d13a291d00 .part v000001d13a268a30_0, 0, 10;
L_000001d13a292840 .functor MUXZ 10, L_000001d13a291d00, L_000001d13a291f80, L_000001d13a2945d0, C4<>;
L_000001d13a292660 .part v000001d13a268ad0_0, 0, 10;
L_000001d13a292340 .arith/sum 10, L_000001d13a292660, L_000001d13a2b01f0;
L_000001d13a2923e0 .part v000001d13a268ad0_0, 0, 10;
L_000001d13a2932e0 .part v000001d13a268a30_0, 0, 10;
L_000001d13a290d60 .arith/sum 10, L_000001d13a2923e0, L_000001d13a2932e0;
L_000001d13a291da0 .functor MUXZ 10, L_000001d13a290d60, L_000001d13a292340, L_000001d13a2948e0, C4<>;
L_000001d13a292020 .concat8 [ 10 22 0 0], L_000001d13a292840, L_000001d13a2b0238;
L_000001d13a291620 .concat8 [ 10 22 0 0], L_000001d13a291da0, L_000001d13a2b0280;
S_000001d13a25b6f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d13a25c050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d13a269620 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a269658 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a269690 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a2696c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a269700 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a269738 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a269770 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a2697a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a2697e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a269818 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a269850 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a269888 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a2698c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a2698f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a269930 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a269968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a2699a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a2699d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a269a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a269a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a269a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a269ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a269af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a269b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a269b60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d13a295360 .functor OR 1, L_000001d13a295c20, L_000001d13a292980, C4<0>, C4<0>;
L_000001d13a295ad0 .functor OR 1, L_000001d13a295360, L_000001d13a2925c0, C4<0>, C4<0>;
v000001d13a262b30_0 .net "EX1_opcode", 11 0, v000001d13a25cd60_0;  alias, 1 drivers
v000001d13a261190_0 .net "EX2_opcode", 11 0, v000001d13a25f4c0_0;  alias, 1 drivers
v000001d13a2628b0_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
v000001d13a261230_0 .net "PC_src", 2 0, L_000001d13a292ca0;  alias, 1 drivers
v000001d13a262950_0 .net "Wrong_prediction", 0 0, L_000001d13a2fbcb0;  alias, 1 drivers
L_000001d13a2b03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d13a261eb0_0 .net/2u *"_ivl_0", 2 0, L_000001d13a2b03e8;  1 drivers
v000001d13a2617d0_0 .net *"_ivl_10", 0 0, L_000001d13a2934c0;  1 drivers
L_000001d13a2b0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d13a261550_0 .net/2u *"_ivl_12", 2 0, L_000001d13a2b0508;  1 drivers
L_000001d13a2b0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d13a261af0_0 .net/2u *"_ivl_14", 11 0, L_000001d13a2b0550;  1 drivers
v000001d13a262e50_0 .net *"_ivl_16", 0 0, L_000001d13a292980;  1 drivers
v000001d13a2615f0_0 .net *"_ivl_19", 0 0, L_000001d13a295360;  1 drivers
L_000001d13a2b0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2629f0_0 .net/2u *"_ivl_2", 11 0, L_000001d13a2b0430;  1 drivers
L_000001d13a2b0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2632b0_0 .net/2u *"_ivl_20", 11 0, L_000001d13a2b0598;  1 drivers
v000001d13a2612d0_0 .net *"_ivl_22", 0 0, L_000001d13a2925c0;  1 drivers
v000001d13a262f90_0 .net *"_ivl_25", 0 0, L_000001d13a295ad0;  1 drivers
L_000001d13a2b05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d13a261cd0_0 .net/2u *"_ivl_26", 2 0, L_000001d13a2b05e0;  1 drivers
L_000001d13a2b0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d13a262a90_0 .net/2u *"_ivl_28", 2 0, L_000001d13a2b0628;  1 drivers
v000001d13a263030_0 .net *"_ivl_30", 2 0, L_000001d13a2914e0;  1 drivers
v000001d13a261f50_0 .net *"_ivl_32", 2 0, L_000001d13a291760;  1 drivers
v000001d13a261370_0 .net *"_ivl_34", 2 0, L_000001d13a292a20;  1 drivers
v000001d13a261a50_0 .net *"_ivl_4", 0 0, L_000001d13a292520;  1 drivers
L_000001d13a2b0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d13a261410_0 .net/2u *"_ivl_6", 2 0, L_000001d13a2b0478;  1 drivers
L_000001d13a2b04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d13a2614b0_0 .net/2u *"_ivl_8", 11 0, L_000001d13a2b04c0;  1 drivers
v000001d13a261ff0_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a263210_0 .net "predicted", 0 0, L_000001d13a295c20;  alias, 1 drivers
v000001d13a262c70_0 .net "predicted_to_EX", 0 0, v000001d13a263850_0;  alias, 1 drivers
v000001d13a2623b0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
v000001d13a262450_0 .net "state", 1 0, v000001d13a2610f0_0;  1 drivers
L_000001d13a292520 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0430;
L_000001d13a2934c0 .cmp/eq 12, v000001d13a25cd60_0, L_000001d13a2b04c0;
L_000001d13a292980 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0550;
L_000001d13a2925c0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0598;
L_000001d13a2914e0 .functor MUXZ 3, L_000001d13a2b0628, L_000001d13a2b05e0, L_000001d13a295ad0, C4<>;
L_000001d13a291760 .functor MUXZ 3, L_000001d13a2914e0, L_000001d13a2b0508, L_000001d13a2934c0, C4<>;
L_000001d13a292a20 .functor MUXZ 3, L_000001d13a291760, L_000001d13a2b0478, L_000001d13a292520, C4<>;
L_000001d13a292ca0 .functor MUXZ 3, L_000001d13a292a20, L_000001d13a2b03e8, L_000001d13a2fbcb0, C4<>;
S_000001d13a25a8e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d13a25b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d13a269ba0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a269bd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a269c10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a269c48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a269c80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a269cb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a269cf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a269d28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a269d60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a269d98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a269dd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a269e08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a269e40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a269e78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a269eb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a269ee8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a269f20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a269f58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a269f90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a269fc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a26a000 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a26a038 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a26a070 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a26a0a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a26a0e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d13a294d40 .functor OR 1, L_000001d13a293420, L_000001d13a2927a0, C4<0>, C4<0>;
L_000001d13a295830 .functor OR 1, L_000001d13a2916c0, L_000001d13a2922a0, C4<0>, C4<0>;
L_000001d13a294f00 .functor AND 1, L_000001d13a294d40, L_000001d13a295830, C4<1>, C4<1>;
L_000001d13a295a60 .functor NOT 1, L_000001d13a294f00, C4<0>, C4<0>, C4<0>;
L_000001d13a294f70 .functor OR 1, v000001d13a28e9c0_0, L_000001d13a295a60, C4<0>, C4<0>;
L_000001d13a295c20 .functor NOT 1, L_000001d13a294f70, C4<0>, C4<0>, C4<0>;
v000001d13a2637b0_0 .net "EX_opcode", 11 0, v000001d13a25f4c0_0;  alias, 1 drivers
v000001d13a263670_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
v000001d13a261e10_0 .net "Wrong_prediction", 0 0, L_000001d13a2fbcb0;  alias, 1 drivers
L_000001d13a2b02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d13a262090_0 .net/2u *"_ivl_0", 11 0, L_000001d13a2b02c8;  1 drivers
L_000001d13a2b0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d13a261690_0 .net/2u *"_ivl_10", 1 0, L_000001d13a2b0358;  1 drivers
v000001d13a262810_0 .net *"_ivl_12", 0 0, L_000001d13a2916c0;  1 drivers
L_000001d13a2b03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d13a262590_0 .net/2u *"_ivl_14", 1 0, L_000001d13a2b03a0;  1 drivers
v000001d13a261c30_0 .net *"_ivl_16", 0 0, L_000001d13a2922a0;  1 drivers
v000001d13a2635d0_0 .net *"_ivl_19", 0 0, L_000001d13a295830;  1 drivers
v000001d13a262270_0 .net *"_ivl_2", 0 0, L_000001d13a293420;  1 drivers
v000001d13a263710_0 .net *"_ivl_21", 0 0, L_000001d13a294f00;  1 drivers
v000001d13a2619b0_0 .net *"_ivl_22", 0 0, L_000001d13a295a60;  1 drivers
v000001d13a262d10_0 .net *"_ivl_25", 0 0, L_000001d13a294f70;  1 drivers
L_000001d13a2b0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2621d0_0 .net/2u *"_ivl_4", 11 0, L_000001d13a2b0310;  1 drivers
v000001d13a262db0_0 .net *"_ivl_6", 0 0, L_000001d13a2927a0;  1 drivers
v000001d13a262bd0_0 .net *"_ivl_9", 0 0, L_000001d13a294d40;  1 drivers
v000001d13a261910_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a262310_0 .net "predicted", 0 0, L_000001d13a295c20;  alias, 1 drivers
v000001d13a263850_0 .var "predicted_to_EX", 0 0;
v000001d13a261870_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
v000001d13a2610f0_0 .var "state", 1 0;
E_000001d13a1e8ab0 .event posedge, v000001d13a261910_0, v000001d13a24e900_0;
L_000001d13a293420 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b02c8;
L_000001d13a2927a0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0310;
L_000001d13a2916c0 .cmp/eq 2, v000001d13a2610f0_0, L_000001d13a2b0358;
L_000001d13a2922a0 .cmp/eq 2, v000001d13a2610f0_0, L_000001d13a2b03a0;
S_000001d13a25c1e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d13a25c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d13a26c130 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a26c168 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a26c1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a26c1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a26c210 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a26c248 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a26c280 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a26c2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a26c2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a26c328 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a26c360 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a26c398 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a26c3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a26c408 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a26c440 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a26c478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a26c4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a26c4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a26c520 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a26c558 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a26c590 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a26c5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a26c600 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a26c638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a26c670 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a2624f0_0 .net "EX1_memread", 0 0, v000001d13a25d3a0_0;  alias, 1 drivers
v000001d13a262ef0_0 .net "EX1_rd_ind", 4 0, v000001d13a25d260_0;  alias, 1 drivers
v000001d13a262630_0 .net "EX1_rd_indzero", 0 0, v000001d13a25e0c0_0;  alias, 1 drivers
v000001d13a2626d0_0 .net "EX2_memread", 0 0, v000001d13a25ef20_0;  alias, 1 drivers
v000001d13a262770_0 .net "EX2_rd_ind", 4 0, v000001d13a25fc40_0;  alias, 1 drivers
v000001d13a263530_0 .net "EX2_rd_indzero", 0 0, v000001d13a25efc0_0;  alias, 1 drivers
v000001d13a2630d0_0 .var "ID_EX1_flush", 0 0;
v000001d13a263350_0 .var "ID_EX2_flush", 0 0;
v000001d13a263170_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
v000001d13a2633f0_0 .net "ID_rs1_ind", 4 0, v000001d13a2762e0_0;  alias, 1 drivers
v000001d13a263490_0 .net "ID_rs2_ind", 4 0, v000001d13a276ec0_0;  alias, 1 drivers
v000001d13a2638f0_0 .var "IF_ID_Write", 0 0;
v000001d13a265e70_0 .var "IF_ID_flush", 0 0;
v000001d13a264d90_0 .var "PC_Write", 0 0;
v000001d13a264570_0 .net "Wrong_prediction", 0 0, L_000001d13a2fbcb0;  alias, 1 drivers
E_000001d13a1e8f70/0 .event anyedge, v000001d13a254210_0, v000001d13a25d3a0_0, v000001d13a25e0c0_0, v000001d13a25dbc0_0;
E_000001d13a1e8f70/1 .event anyedge, v000001d13a25d260_0, v000001d13a25dc60_0, v000001d13a172e60_0, v000001d13a25efc0_0;
E_000001d13a1e8f70/2 .event anyedge, v000001d13a24cf60_0, v000001d13a25e160_0;
E_000001d13a1e8f70 .event/or E_000001d13a1e8f70/0, E_000001d13a1e8f70/1, E_000001d13a1e8f70/2;
S_000001d13a25c370 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d13a25c050;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d13a26c6b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a26c6e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a26c720 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a26c758 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a26c790 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a26c7c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a26c800 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a26c838 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a26c870 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a26c8a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a26c8e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a26c918 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a26c950 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a26c988 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a26c9c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a26c9f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a26ca30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a26ca68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a26caa0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a26cad8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a26cb10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a26cb48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a26cb80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a26cbb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a26cbf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d13a294640 .functor OR 1, L_000001d13a290fe0, L_000001d13a292ac0, C4<0>, C4<0>;
L_000001d13a295c90 .functor OR 1, L_000001d13a294640, L_000001d13a292b60, C4<0>, C4<0>;
L_000001d13a2956e0 .functor OR 1, L_000001d13a295c90, L_000001d13a291080, C4<0>, C4<0>;
L_000001d13a2954b0 .functor OR 1, L_000001d13a2956e0, L_000001d13a292d40, C4<0>, C4<0>;
L_000001d13a2957c0 .functor OR 1, L_000001d13a2954b0, L_000001d13a292f20, C4<0>, C4<0>;
L_000001d13a295280 .functor OR 1, L_000001d13a2957c0, L_000001d13a293060, C4<0>, C4<0>;
L_000001d13a2946b0 .functor OR 1, L_000001d13a295280, L_000001d13a291120, C4<0>, C4<0>;
L_000001d13a295050 .functor OR 1, L_000001d13a2946b0, L_000001d13a290e00, C4<0>, C4<0>;
L_000001d13a2953d0 .functor OR 1, L_000001d13a2936a0, L_000001d13a293880, C4<0>, C4<0>;
L_000001d13a2958a0 .functor OR 1, L_000001d13a2953d0, L_000001d13a293920, C4<0>, C4<0>;
L_000001d13a294720 .functor OR 1, L_000001d13a2958a0, L_000001d13a2939c0, C4<0>, C4<0>;
L_000001d13a295b40 .functor OR 1, L_000001d13a294720, L_000001d13a293a60, C4<0>, C4<0>;
v000001d13a264e30_0 .net "ID_opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
L_000001d13a2b0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a263b70_0 .net/2u *"_ivl_0", 11 0, L_000001d13a2b0670;  1 drivers
L_000001d13a2b0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d13a265f10_0 .net/2u *"_ivl_10", 11 0, L_000001d13a2b0700;  1 drivers
L_000001d13a2b0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2647f0_0 .net/2u *"_ivl_102", 11 0, L_000001d13a2b0bc8;  1 drivers
L_000001d13a2b0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2646b0_0 .net/2u *"_ivl_106", 11 0, L_000001d13a2b0c10;  1 drivers
v000001d13a263fd0_0 .net *"_ivl_12", 0 0, L_000001d13a292b60;  1 drivers
v000001d13a265dd0_0 .net *"_ivl_15", 0 0, L_000001d13a295c90;  1 drivers
L_000001d13a2b0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d13a264750_0 .net/2u *"_ivl_16", 11 0, L_000001d13a2b0748;  1 drivers
v000001d13a2644d0_0 .net *"_ivl_18", 0 0, L_000001d13a291080;  1 drivers
v000001d13a265a10_0 .net *"_ivl_2", 0 0, L_000001d13a290fe0;  1 drivers
v000001d13a265330_0 .net *"_ivl_21", 0 0, L_000001d13a2956e0;  1 drivers
L_000001d13a2b0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a264890_0 .net/2u *"_ivl_22", 11 0, L_000001d13a2b0790;  1 drivers
v000001d13a2650b0_0 .net *"_ivl_24", 0 0, L_000001d13a292d40;  1 drivers
v000001d13a265790_0 .net *"_ivl_27", 0 0, L_000001d13a2954b0;  1 drivers
L_000001d13a2b07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a264610_0 .net/2u *"_ivl_28", 11 0, L_000001d13a2b07d8;  1 drivers
v000001d13a265ab0_0 .net *"_ivl_30", 0 0, L_000001d13a292f20;  1 drivers
v000001d13a265970_0 .net *"_ivl_33", 0 0, L_000001d13a2957c0;  1 drivers
L_000001d13a2b0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a265830_0 .net/2u *"_ivl_34", 11 0, L_000001d13a2b0820;  1 drivers
v000001d13a263c10_0 .net *"_ivl_36", 0 0, L_000001d13a293060;  1 drivers
v000001d13a265010_0 .net *"_ivl_39", 0 0, L_000001d13a295280;  1 drivers
L_000001d13a2b06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d13a265fb0_0 .net/2u *"_ivl_4", 11 0, L_000001d13a2b06b8;  1 drivers
L_000001d13a2b0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d13a265510_0 .net/2u *"_ivl_40", 11 0, L_000001d13a2b0868;  1 drivers
v000001d13a264930_0 .net *"_ivl_42", 0 0, L_000001d13a291120;  1 drivers
v000001d13a266050_0 .net *"_ivl_45", 0 0, L_000001d13a2946b0;  1 drivers
L_000001d13a2b08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d13a263990_0 .net/2u *"_ivl_46", 11 0, L_000001d13a2b08b0;  1 drivers
v000001d13a263a30_0 .net *"_ivl_48", 0 0, L_000001d13a290e00;  1 drivers
L_000001d13a2b08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2649d0_0 .net/2u *"_ivl_52", 11 0, L_000001d13a2b08f8;  1 drivers
L_000001d13a2b0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d13a264a70_0 .net/2u *"_ivl_56", 11 0, L_000001d13a2b0940;  1 drivers
v000001d13a265b50_0 .net *"_ivl_6", 0 0, L_000001d13a292ac0;  1 drivers
L_000001d13a2b0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d13a2653d0_0 .net/2u *"_ivl_60", 11 0, L_000001d13a2b0988;  1 drivers
L_000001d13a2b09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a263cb0_0 .net/2u *"_ivl_64", 11 0, L_000001d13a2b09d0;  1 drivers
L_000001d13a2b0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d13a263ad0_0 .net/2u *"_ivl_68", 11 0, L_000001d13a2b0a18;  1 drivers
L_000001d13a2b0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d13a264b10_0 .net/2u *"_ivl_72", 11 0, L_000001d13a2b0a60;  1 drivers
v000001d13a265150_0 .net *"_ivl_74", 0 0, L_000001d13a2936a0;  1 drivers
L_000001d13a2b0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d13a265650_0 .net/2u *"_ivl_76", 11 0, L_000001d13a2b0aa8;  1 drivers
v000001d13a264ed0_0 .net *"_ivl_78", 0 0, L_000001d13a293880;  1 drivers
v000001d13a264bb0_0 .net *"_ivl_81", 0 0, L_000001d13a2953d0;  1 drivers
L_000001d13a2b0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d13a265470_0 .net/2u *"_ivl_82", 11 0, L_000001d13a2b0af0;  1 drivers
v000001d13a264110_0 .net *"_ivl_84", 0 0, L_000001d13a293920;  1 drivers
v000001d13a2655b0_0 .net *"_ivl_87", 0 0, L_000001d13a2958a0;  1 drivers
L_000001d13a2b0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d13a2656f0_0 .net/2u *"_ivl_88", 11 0, L_000001d13a2b0b38;  1 drivers
v000001d13a264c50_0 .net *"_ivl_9", 0 0, L_000001d13a294640;  1 drivers
v000001d13a263df0_0 .net *"_ivl_90", 0 0, L_000001d13a2939c0;  1 drivers
v000001d13a264390_0 .net *"_ivl_93", 0 0, L_000001d13a294720;  1 drivers
L_000001d13a2b0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d13a264cf0_0 .net/2u *"_ivl_94", 11 0, L_000001d13a2b0b80;  1 drivers
v000001d13a2642f0_0 .net *"_ivl_96", 0 0, L_000001d13a293a60;  1 drivers
v000001d13a264070_0 .net *"_ivl_99", 0 0, L_000001d13a295b40;  1 drivers
v000001d13a264f70_0 .net "is_beq", 0 0, L_000001d13a290ea0;  alias, 1 drivers
v000001d13a2651f0_0 .net "is_bne", 0 0, L_000001d13a2911c0;  alias, 1 drivers
v000001d13a263d50_0 .net "is_j", 0 0, L_000001d13a2937e0;  alias, 1 drivers
v000001d13a2658d0_0 .net "is_jal", 0 0, L_000001d13a293740;  alias, 1 drivers
v000001d13a263e90_0 .net "is_jr", 0 0, L_000001d13a291300;  alias, 1 drivers
v000001d13a265bf0_0 .net "is_oper2_immed", 0 0, L_000001d13a295050;  alias, 1 drivers
v000001d13a265c90_0 .net "memread", 0 0, L_000001d13a293c40;  alias, 1 drivers
v000001d13a263f30_0 .net "memwrite", 0 0, L_000001d13a293560;  alias, 1 drivers
v000001d13a265d30_0 .net "regwrite", 0 0, L_000001d13a293ba0;  alias, 1 drivers
L_000001d13a290fe0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0670;
L_000001d13a292ac0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b06b8;
L_000001d13a292b60 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0700;
L_000001d13a291080 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0748;
L_000001d13a292d40 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0790;
L_000001d13a292f20 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b07d8;
L_000001d13a293060 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0820;
L_000001d13a291120 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0868;
L_000001d13a290e00 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b08b0;
L_000001d13a290ea0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b08f8;
L_000001d13a2911c0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0940;
L_000001d13a291300 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0988;
L_000001d13a293740 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b09d0;
L_000001d13a2937e0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0a18;
L_000001d13a2936a0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0a60;
L_000001d13a293880 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0aa8;
L_000001d13a293920 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0af0;
L_000001d13a2939c0 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0b38;
L_000001d13a293a60 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0b80;
L_000001d13a293ba0 .reduce/nor L_000001d13a295b40;
L_000001d13a293c40 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0bc8;
L_000001d13a293560 .cmp/eq 12, v000001d13a277aa0_0, L_000001d13a2b0c10;
S_000001d13a25aa70 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d13a25c050;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d13a274c40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a274c78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a274cb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a274ce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a274d20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a274d58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a274d90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a274dc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a274e00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a274e38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a274e70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a274ea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a274ee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a274f18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a274f50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a274f88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a274fc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a274ff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a275030 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a275068 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a2750a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a2750d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a275110 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a275148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a275180 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a2641b0_0 .var "Immed", 31 0;
v000001d13a265290_0 .net "Inst", 31 0, v000001d13a268a30_0;  alias, 1 drivers
v000001d13a264250_0 .net "opcode", 11 0, v000001d13a277aa0_0;  alias, 1 drivers
E_000001d13a1e9070 .event anyedge, v000001d13a25e160_0, v000001d13a265290_0;
S_000001d13a25b240 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d13a25c050;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d13a267b30_0 .var "Read_data1", 31 0;
v000001d13a268850_0 .var "Read_data2", 31 0;
v000001d13a267450_0 .net "Read_reg1", 4 0, v000001d13a2762e0_0;  alias, 1 drivers
v000001d13a268490_0 .net "Read_reg2", 4 0, v000001d13a276ec0_0;  alias, 1 drivers
v000001d13a266410_0 .net "Write_data", 31 0, L_000001d13a30eef0;  alias, 1 drivers
v000001d13a2683f0_0 .net "Write_en", 0 0, v000001d13a279580_0;  alias, 1 drivers
v000001d13a267d10_0 .net "Write_reg", 4 0, v000001d13a279440_0;  alias, 1 drivers
v000001d13a2678b0_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a2679f0_0 .var/i "i", 31 0;
v000001d13a2673b0 .array "reg_file", 0 31, 31 0;
v000001d13a266ff0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
E_000001d13a1e8b70 .event posedge, v000001d13a261910_0;
S_000001d13a25b3d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d13a25b240;
 .timescale 0 0;
v000001d13a266910_0 .var/i "i", 31 0;
S_000001d13a25b880 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d13a2751c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a2751f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a275230 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a275268 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a2752a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a2752d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a275310 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a275348 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a275380 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a2753b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a2753f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a275428 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a275460 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a275498 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a2754d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a275508 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a275540 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a275578 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a2755b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a2755e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a275620 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a275658 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a275690 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a2756c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a275700 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a268a30_0 .var "ID_INST", 31 0;
v000001d13a268ad0_0 .var "ID_PC", 31 0;
v000001d13a277aa0_0 .var "ID_opcode", 11 0;
v000001d13a277640_0 .var "ID_rd_ind", 4 0;
v000001d13a2762e0_0 .var "ID_rs1_ind", 4 0;
v000001d13a276ec0_0 .var "ID_rs2_ind", 4 0;
v000001d13a277780_0 .net "IF_FLUSH", 0 0, v000001d13a265e70_0;  alias, 1 drivers
v000001d13a277b40_0 .net "IF_INST", 31 0, L_000001d13a295520;  alias, 1 drivers
v000001d13a275ac0_0 .net "IF_PC", 31 0, v000001d13a277820_0;  alias, 1 drivers
v000001d13a277be0_0 .net "clk", 0 0, L_000001d13a294aa0;  1 drivers
v000001d13a2773c0_0 .net "if_id_Write", 0 0, v000001d13a2638f0_0;  alias, 1 drivers
v000001d13a2761a0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
E_000001d13a1e8fb0 .event posedge, v000001d13a24e900_0, v000001d13a277be0_0;
S_000001d13a25bec0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d13a279ee0_0 .net "EX1_PFC", 31 0, L_000001d13a28d3e0;  alias, 1 drivers
v000001d13a278ae0_0 .net "EX2_PFC", 31 0, v000001d13a260280_0;  alias, 1 drivers
v000001d13a279d00_0 .net "ID_PFC", 31 0, L_000001d13a292020;  alias, 1 drivers
v000001d13a279b20_0 .net "PC_src", 2 0, L_000001d13a292ca0;  alias, 1 drivers
v000001d13a27a3e0_0 .net "PC_write", 0 0, v000001d13a264d90_0;  alias, 1 drivers
L_000001d13a2b0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d13a2791c0_0 .net/2u *"_ivl_0", 31 0, L_000001d13a2b0088;  1 drivers
v000001d13a2785e0_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a2799e0_0 .net "inst", 31 0, L_000001d13a295520;  alias, 1 drivers
v000001d13a279f80_0 .net "inst_mem_in", 31 0, v000001d13a277820_0;  alias, 1 drivers
v000001d13a2784a0_0 .net "pc_reg_in", 31 0, L_000001d13a2943a0;  1 drivers
v000001d13a2782c0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
L_000001d13a291a80 .arith/sum 32, v000001d13a277820_0, L_000001d13a2b0088;
S_000001d13a25b560 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d13a25bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d13a295520 .functor BUFZ 32, L_000001d13a293100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a275980_0 .net "Data_Out", 31 0, L_000001d13a295520;  alias, 1 drivers
v000001d13a277460 .array "InstMem", 0 1023, 31 0;
v000001d13a276600_0 .net *"_ivl_0", 31 0, L_000001d13a293100;  1 drivers
v000001d13a277d20_0 .net *"_ivl_3", 9 0, L_000001d13a291580;  1 drivers
v000001d13a277c80_0 .net *"_ivl_4", 11 0, L_000001d13a2928e0;  1 drivers
L_000001d13a2b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d13a276240_0 .net *"_ivl_7", 1 0, L_000001d13a2b01a8;  1 drivers
v000001d13a275ca0_0 .net "addr", 31 0, v000001d13a277820_0;  alias, 1 drivers
v000001d13a2771e0_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a276740_0 .var/i "i", 31 0;
L_000001d13a293100 .array/port v000001d13a277460, L_000001d13a2928e0;
L_000001d13a291580 .part v000001d13a277820_0, 0, 10;
L_000001d13a2928e0 .concat [ 10 2 0 0], L_000001d13a291580, L_000001d13a2b01a8;
S_000001d13a25ad90 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d13a25bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d13a1e9130 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d13a2766a0_0 .net "DataIn", 31 0, L_000001d13a2943a0;  alias, 1 drivers
v000001d13a277820_0 .var "DataOut", 31 0;
v000001d13a276c40_0 .net "PC_Write", 0 0, v000001d13a264d90_0;  alias, 1 drivers
v000001d13a277140_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a276420_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
S_000001d13a25ac00 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d13a25bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d13a1e8ff0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d13a1cd4c0 .functor NOT 1, L_000001d13a290f40, C4<0>, C4<0>, C4<0>;
L_000001d13a1cd530 .functor NOT 1, L_000001d13a291b20, C4<0>, C4<0>, C4<0>;
L_000001d13a1cd220 .functor AND 1, L_000001d13a1cd4c0, L_000001d13a1cd530, C4<1>, C4<1>;
L_000001d13a16be20 .functor NOT 1, L_000001d13a292e80, C4<0>, C4<0>, C4<0>;
L_000001d13a16b1e0 .functor AND 1, L_000001d13a1cd220, L_000001d13a16be20, C4<1>, C4<1>;
L_000001d13a16b8e0 .functor AND 32, L_000001d13a292480, L_000001d13a291a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a16b250 .functor NOT 1, L_000001d13a2913a0, C4<0>, C4<0>, C4<0>;
L_000001d13a294170 .functor NOT 1, L_000001d13a291e40, C4<0>, C4<0>, C4<0>;
L_000001d13a295600 .functor AND 1, L_000001d13a16b250, L_000001d13a294170, C4<1>, C4<1>;
L_000001d13a295d00 .functor AND 1, L_000001d13a295600, L_000001d13a2931a0, C4<1>, C4<1>;
L_000001d13a2952f0 .functor AND 32, L_000001d13a291440, L_000001d13a292020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a295210 .functor OR 32, L_000001d13a16b8e0, L_000001d13a2952f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a294e20 .functor NOT 1, L_000001d13a292de0, C4<0>, C4<0>, C4<0>;
L_000001d13a294b80 .functor AND 1, L_000001d13a294e20, L_000001d13a292fc0, C4<1>, C4<1>;
L_000001d13a294560 .functor NOT 1, L_000001d13a292200, C4<0>, C4<0>, C4<0>;
L_000001d13a2959f0 .functor AND 1, L_000001d13a294b80, L_000001d13a294560, C4<1>, C4<1>;
L_000001d13a295130 .functor AND 32, L_000001d13a291bc0, v000001d13a277820_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2941e0 .functor OR 32, L_000001d13a295210, L_000001d13a295130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a294db0 .functor NOT 1, L_000001d13a293380, C4<0>, C4<0>, C4<0>;
L_000001d13a2951a0 .functor AND 1, L_000001d13a294db0, L_000001d13a2919e0, C4<1>, C4<1>;
L_000001d13a294800 .functor AND 1, L_000001d13a2951a0, L_000001d13a291260, C4<1>, C4<1>;
L_000001d13a294870 .functor AND 32, L_000001d13a292700, L_000001d13a28d3e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a294250 .functor OR 32, L_000001d13a2941e0, L_000001d13a294870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d13a294fe0 .functor NOT 1, L_000001d13a292160, C4<0>, C4<0>, C4<0>;
L_000001d13a294330 .functor AND 1, L_000001d13a291940, L_000001d13a294fe0, C4<1>, C4<1>;
L_000001d13a294bf0 .functor NOT 1, L_000001d13a291800, C4<0>, C4<0>, C4<0>;
L_000001d13a2942c0 .functor AND 1, L_000001d13a294330, L_000001d13a294bf0, C4<1>, C4<1>;
L_000001d13a2944f0 .functor AND 32, L_000001d13a293240, v000001d13a260280_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2943a0 .functor OR 32, L_000001d13a294250, L_000001d13a2944f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a277dc0_0 .net *"_ivl_1", 0 0, L_000001d13a290f40;  1 drivers
v000001d13a277f00_0 .net *"_ivl_11", 0 0, L_000001d13a292e80;  1 drivers
v000001d13a277960_0 .net *"_ivl_12", 0 0, L_000001d13a16be20;  1 drivers
v000001d13a277e60_0 .net *"_ivl_14", 0 0, L_000001d13a16b1e0;  1 drivers
v000001d13a276ba0_0 .net *"_ivl_16", 31 0, L_000001d13a292480;  1 drivers
v000001d13a2764c0_0 .net *"_ivl_18", 31 0, L_000001d13a16b8e0;  1 drivers
v000001d13a276920_0 .net *"_ivl_2", 0 0, L_000001d13a1cd4c0;  1 drivers
v000001d13a275a20_0 .net *"_ivl_21", 0 0, L_000001d13a2913a0;  1 drivers
v000001d13a276560_0 .net *"_ivl_22", 0 0, L_000001d13a16b250;  1 drivers
v000001d13a275d40_0 .net *"_ivl_25", 0 0, L_000001d13a291e40;  1 drivers
v000001d13a2757a0_0 .net *"_ivl_26", 0 0, L_000001d13a294170;  1 drivers
v000001d13a276380_0 .net *"_ivl_28", 0 0, L_000001d13a295600;  1 drivers
v000001d13a277280_0 .net *"_ivl_31", 0 0, L_000001d13a2931a0;  1 drivers
v000001d13a2767e0_0 .net *"_ivl_32", 0 0, L_000001d13a295d00;  1 drivers
v000001d13a275b60_0 .net *"_ivl_34", 31 0, L_000001d13a291440;  1 drivers
v000001d13a275840_0 .net *"_ivl_36", 31 0, L_000001d13a2952f0;  1 drivers
v000001d13a2775a0_0 .net *"_ivl_38", 31 0, L_000001d13a295210;  1 drivers
v000001d13a276880_0 .net *"_ivl_41", 0 0, L_000001d13a292de0;  1 drivers
v000001d13a276d80_0 .net *"_ivl_42", 0 0, L_000001d13a294e20;  1 drivers
v000001d13a277500_0 .net *"_ivl_45", 0 0, L_000001d13a292fc0;  1 drivers
v000001d13a276e20_0 .net *"_ivl_46", 0 0, L_000001d13a294b80;  1 drivers
v000001d13a2758e0_0 .net *"_ivl_49", 0 0, L_000001d13a292200;  1 drivers
v000001d13a275c00_0 .net *"_ivl_5", 0 0, L_000001d13a291b20;  1 drivers
v000001d13a2778c0_0 .net *"_ivl_50", 0 0, L_000001d13a294560;  1 drivers
v000001d13a2769c0_0 .net *"_ivl_52", 0 0, L_000001d13a2959f0;  1 drivers
v000001d13a276a60_0 .net *"_ivl_54", 31 0, L_000001d13a291bc0;  1 drivers
v000001d13a275de0_0 .net *"_ivl_56", 31 0, L_000001d13a295130;  1 drivers
v000001d13a277a00_0 .net *"_ivl_58", 31 0, L_000001d13a2941e0;  1 drivers
v000001d13a276ce0_0 .net *"_ivl_6", 0 0, L_000001d13a1cd530;  1 drivers
v000001d13a276b00_0 .net *"_ivl_61", 0 0, L_000001d13a293380;  1 drivers
v000001d13a275e80_0 .net *"_ivl_62", 0 0, L_000001d13a294db0;  1 drivers
v000001d13a275f20_0 .net *"_ivl_65", 0 0, L_000001d13a2919e0;  1 drivers
v000001d13a275fc0_0 .net *"_ivl_66", 0 0, L_000001d13a2951a0;  1 drivers
v000001d13a276f60_0 .net *"_ivl_69", 0 0, L_000001d13a291260;  1 drivers
v000001d13a277000_0 .net *"_ivl_70", 0 0, L_000001d13a294800;  1 drivers
v000001d13a276060_0 .net *"_ivl_72", 31 0, L_000001d13a292700;  1 drivers
v000001d13a277320_0 .net *"_ivl_74", 31 0, L_000001d13a294870;  1 drivers
v000001d13a276100_0 .net *"_ivl_76", 31 0, L_000001d13a294250;  1 drivers
v000001d13a2770a0_0 .net *"_ivl_79", 0 0, L_000001d13a291940;  1 drivers
v000001d13a27a5c0_0 .net *"_ivl_8", 0 0, L_000001d13a1cd220;  1 drivers
v000001d13a2796c0_0 .net *"_ivl_81", 0 0, L_000001d13a292160;  1 drivers
v000001d13a278cc0_0 .net *"_ivl_82", 0 0, L_000001d13a294fe0;  1 drivers
v000001d13a278680_0 .net *"_ivl_84", 0 0, L_000001d13a294330;  1 drivers
v000001d13a2789a0_0 .net *"_ivl_87", 0 0, L_000001d13a291800;  1 drivers
v000001d13a2798a0_0 .net *"_ivl_88", 0 0, L_000001d13a294bf0;  1 drivers
v000001d13a2780e0_0 .net *"_ivl_90", 0 0, L_000001d13a2942c0;  1 drivers
v000001d13a278ea0_0 .net *"_ivl_92", 31 0, L_000001d13a293240;  1 drivers
v000001d13a27a340_0 .net *"_ivl_94", 31 0, L_000001d13a2944f0;  1 drivers
v000001d13a27a020_0 .net "ina", 31 0, L_000001d13a291a80;  1 drivers
v000001d13a279e40_0 .net "inb", 31 0, L_000001d13a292020;  alias, 1 drivers
v000001d13a278220_0 .net "inc", 31 0, v000001d13a277820_0;  alias, 1 drivers
v000001d13a279760_0 .net "ind", 31 0, L_000001d13a28d3e0;  alias, 1 drivers
v000001d13a278a40_0 .net "ine", 31 0, v000001d13a260280_0;  alias, 1 drivers
L_000001d13a2b00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a278f40_0 .net "inf", 31 0, L_000001d13a2b00d0;  1 drivers
L_000001d13a2b0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a278d60_0 .net "ing", 31 0, L_000001d13a2b0118;  1 drivers
L_000001d13a2b0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d13a27a520_0 .net "inh", 31 0, L_000001d13a2b0160;  1 drivers
v000001d13a27a480_0 .net "out", 31 0, L_000001d13a2943a0;  alias, 1 drivers
v000001d13a27a660_0 .net "sel", 2 0, L_000001d13a292ca0;  alias, 1 drivers
L_000001d13a290f40 .part L_000001d13a292ca0, 2, 1;
L_000001d13a291b20 .part L_000001d13a292ca0, 1, 1;
L_000001d13a292e80 .part L_000001d13a292ca0, 0, 1;
LS_000001d13a292480_0_0 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_4 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_8 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_12 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_16 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_20 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_24 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_0_28 .concat [ 1 1 1 1], L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0, L_000001d13a16b1e0;
LS_000001d13a292480_1_0 .concat [ 4 4 4 4], LS_000001d13a292480_0_0, LS_000001d13a292480_0_4, LS_000001d13a292480_0_8, LS_000001d13a292480_0_12;
LS_000001d13a292480_1_4 .concat [ 4 4 4 4], LS_000001d13a292480_0_16, LS_000001d13a292480_0_20, LS_000001d13a292480_0_24, LS_000001d13a292480_0_28;
L_000001d13a292480 .concat [ 16 16 0 0], LS_000001d13a292480_1_0, LS_000001d13a292480_1_4;
L_000001d13a2913a0 .part L_000001d13a292ca0, 2, 1;
L_000001d13a291e40 .part L_000001d13a292ca0, 1, 1;
L_000001d13a2931a0 .part L_000001d13a292ca0, 0, 1;
LS_000001d13a291440_0_0 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_4 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_8 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_12 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_16 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_20 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_24 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_0_28 .concat [ 1 1 1 1], L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00, L_000001d13a295d00;
LS_000001d13a291440_1_0 .concat [ 4 4 4 4], LS_000001d13a291440_0_0, LS_000001d13a291440_0_4, LS_000001d13a291440_0_8, LS_000001d13a291440_0_12;
LS_000001d13a291440_1_4 .concat [ 4 4 4 4], LS_000001d13a291440_0_16, LS_000001d13a291440_0_20, LS_000001d13a291440_0_24, LS_000001d13a291440_0_28;
L_000001d13a291440 .concat [ 16 16 0 0], LS_000001d13a291440_1_0, LS_000001d13a291440_1_4;
L_000001d13a292de0 .part L_000001d13a292ca0, 2, 1;
L_000001d13a292fc0 .part L_000001d13a292ca0, 1, 1;
L_000001d13a292200 .part L_000001d13a292ca0, 0, 1;
LS_000001d13a291bc0_0_0 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_4 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_8 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_12 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_16 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_20 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_24 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_0_28 .concat [ 1 1 1 1], L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0, L_000001d13a2959f0;
LS_000001d13a291bc0_1_0 .concat [ 4 4 4 4], LS_000001d13a291bc0_0_0, LS_000001d13a291bc0_0_4, LS_000001d13a291bc0_0_8, LS_000001d13a291bc0_0_12;
LS_000001d13a291bc0_1_4 .concat [ 4 4 4 4], LS_000001d13a291bc0_0_16, LS_000001d13a291bc0_0_20, LS_000001d13a291bc0_0_24, LS_000001d13a291bc0_0_28;
L_000001d13a291bc0 .concat [ 16 16 0 0], LS_000001d13a291bc0_1_0, LS_000001d13a291bc0_1_4;
L_000001d13a293380 .part L_000001d13a292ca0, 2, 1;
L_000001d13a2919e0 .part L_000001d13a292ca0, 1, 1;
L_000001d13a291260 .part L_000001d13a292ca0, 0, 1;
LS_000001d13a292700_0_0 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_4 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_8 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_12 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_16 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_20 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_24 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_0_28 .concat [ 1 1 1 1], L_000001d13a294800, L_000001d13a294800, L_000001d13a294800, L_000001d13a294800;
LS_000001d13a292700_1_0 .concat [ 4 4 4 4], LS_000001d13a292700_0_0, LS_000001d13a292700_0_4, LS_000001d13a292700_0_8, LS_000001d13a292700_0_12;
LS_000001d13a292700_1_4 .concat [ 4 4 4 4], LS_000001d13a292700_0_16, LS_000001d13a292700_0_20, LS_000001d13a292700_0_24, LS_000001d13a292700_0_28;
L_000001d13a292700 .concat [ 16 16 0 0], LS_000001d13a292700_1_0, LS_000001d13a292700_1_4;
L_000001d13a291940 .part L_000001d13a292ca0, 2, 1;
L_000001d13a292160 .part L_000001d13a292ca0, 1, 1;
L_000001d13a291800 .part L_000001d13a292ca0, 0, 1;
LS_000001d13a293240_0_0 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_4 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_8 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_12 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_16 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_20 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_24 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_0_28 .concat [ 1 1 1 1], L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0, L_000001d13a2942c0;
LS_000001d13a293240_1_0 .concat [ 4 4 4 4], LS_000001d13a293240_0_0, LS_000001d13a293240_0_4, LS_000001d13a293240_0_8, LS_000001d13a293240_0_12;
LS_000001d13a293240_1_4 .concat [ 4 4 4 4], LS_000001d13a293240_0_16, LS_000001d13a293240_0_20, LS_000001d13a293240_0_24, LS_000001d13a293240_0_28;
L_000001d13a293240 .concat [ 16 16 0 0], LS_000001d13a293240_1_0, LS_000001d13a293240_1_4;
S_000001d13a25a5c0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d13a278c20_0 .net "Write_Data", 31 0, v000001d13a24dbe0_0;  alias, 1 drivers
v000001d13a278b80_0 .net "addr", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a279a80_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a279260_0 .net "mem_out", 31 0, v000001d13a2793a0_0;  alias, 1 drivers
v000001d13a278400_0 .net "mem_read", 0 0, v000001d13a24f440_0;  alias, 1 drivers
v000001d13a278fe0_0 .net "mem_write", 0 0, v000001d13a24db40_0;  alias, 1 drivers
S_000001d13a25af20 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d13a25a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d13a27a160 .array "DataMem", 1023 0, 31 0;
v000001d13a278720_0 .net "Data_In", 31 0, v000001d13a24dbe0_0;  alias, 1 drivers
v000001d13a2793a0_0 .var "Data_Out", 31 0;
v000001d13a278e00_0 .net "Write_en", 0 0, v000001d13a24db40_0;  alias, 1 drivers
v000001d13a279da0_0 .net "addr", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a27a0c0_0 .net "clk", 0 0, L_000001d13a1cc0a0;  alias, 1 drivers
v000001d13a278360_0 .var/i "i", 31 0;
S_000001d13a25ba10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d13a287770 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d13a2877a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d13a2877e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d13a287818 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d13a287850 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d13a287888 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d13a2878c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d13a2878f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d13a287930 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d13a287968 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d13a2879a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d13a2879d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d13a287a10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d13a287a48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d13a287a80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d13a287ab8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d13a287af0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d13a287b28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d13a287b60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d13a287b98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d13a287bd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d13a287c08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d13a287c40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d13a287c78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d13a287cb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d13a279080_0 .net "MEM_ALU_OUT", 31 0, v000001d13a24df00_0;  alias, 1 drivers
v000001d13a279800_0 .net "MEM_Data_mem_out", 31 0, v000001d13a2793a0_0;  alias, 1 drivers
v000001d13a279120_0 .net "MEM_memread", 0 0, v000001d13a24f440_0;  alias, 1 drivers
v000001d13a279940_0 .net "MEM_opcode", 11 0, v000001d13a24e400_0;  alias, 1 drivers
v000001d13a2787c0_0 .net "MEM_rd_ind", 4 0, v000001d13a24d460_0;  alias, 1 drivers
v000001d13a279300_0 .net "MEM_rd_indzero", 0 0, v000001d13a24e180_0;  alias, 1 drivers
v000001d13a279bc0_0 .net "MEM_regwrite", 0 0, v000001d13a24d8c0_0;  alias, 1 drivers
v000001d13a27a200_0 .var "WB_ALU_OUT", 31 0;
v000001d13a279c60_0 .var "WB_Data_mem_out", 31 0;
v000001d13a27a2a0_0 .var "WB_memread", 0 0;
v000001d13a279440_0 .var "WB_rd_ind", 4 0;
v000001d13a2794e0_0 .var "WB_rd_indzero", 0 0;
v000001d13a279580_0 .var "WB_regwrite", 0 0;
v000001d13a278860_0 .net "clk", 0 0, L_000001d13a2fbd90;  1 drivers
v000001d13a27a700_0 .var "hlt", 0 0;
v000001d13a277fa0_0 .net "rst", 0 0, v000001d13a28e9c0_0;  alias, 1 drivers
E_000001d13a1e90b0 .event posedge, v000001d13a24e900_0, v000001d13a278860_0;
S_000001d13a25bd30 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001d13a0396a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d13a2fbe00 .functor AND 32, v000001d13a279c60_0, L_000001d13a304e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a2fbb60 .functor NOT 1, v000001d13a27a2a0_0, C4<0>, C4<0>, C4<0>;
L_000001d13a2fbc40 .functor AND 32, v000001d13a27a200_0, L_000001d13a3042f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d13a30eef0 .functor OR 32, L_000001d13a2fbe00, L_000001d13a2fbc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d13a278040_0 .net "Write_Data_RegFile", 31 0, L_000001d13a30eef0;  alias, 1 drivers
v000001d13a279620_0 .net *"_ivl_0", 31 0, L_000001d13a304e30;  1 drivers
v000001d13a278180_0 .net *"_ivl_2", 31 0, L_000001d13a2fbe00;  1 drivers
v000001d13a278540_0 .net *"_ivl_4", 0 0, L_000001d13a2fbb60;  1 drivers
v000001d13a278900_0 .net *"_ivl_6", 31 0, L_000001d13a3042f0;  1 drivers
v000001d13a27a7a0_0 .net *"_ivl_8", 31 0, L_000001d13a2fbc40;  1 drivers
v000001d13a27b2e0_0 .net "alu_out", 31 0, v000001d13a27a200_0;  alias, 1 drivers
v000001d13a27c280_0 .net "mem_out", 31 0, v000001d13a279c60_0;  alias, 1 drivers
v000001d13a27bba0_0 .net "mem_read", 0 0, v000001d13a27a2a0_0;  alias, 1 drivers
LS_000001d13a304e30_0_0 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_4 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_8 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_12 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_16 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_20 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_24 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_0_28 .concat [ 1 1 1 1], v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0, v000001d13a27a2a0_0;
LS_000001d13a304e30_1_0 .concat [ 4 4 4 4], LS_000001d13a304e30_0_0, LS_000001d13a304e30_0_4, LS_000001d13a304e30_0_8, LS_000001d13a304e30_0_12;
LS_000001d13a304e30_1_4 .concat [ 4 4 4 4], LS_000001d13a304e30_0_16, LS_000001d13a304e30_0_20, LS_000001d13a304e30_0_24, LS_000001d13a304e30_0_28;
L_000001d13a304e30 .concat [ 16 16 0 0], LS_000001d13a304e30_1_0, LS_000001d13a304e30_1_4;
LS_000001d13a3042f0_0_0 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_4 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_8 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_12 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_16 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_20 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_24 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_0_28 .concat [ 1 1 1 1], L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60, L_000001d13a2fbb60;
LS_000001d13a3042f0_1_0 .concat [ 4 4 4 4], LS_000001d13a3042f0_0_0, LS_000001d13a3042f0_0_4, LS_000001d13a3042f0_0_8, LS_000001d13a3042f0_0_12;
LS_000001d13a3042f0_1_4 .concat [ 4 4 4 4], LS_000001d13a3042f0_0_16, LS_000001d13a3042f0_0_20, LS_000001d13a3042f0_0_24, LS_000001d13a3042f0_0_28;
L_000001d13a3042f0 .concat [ 16 16 0 0], LS_000001d13a3042f0_1_0, LS_000001d13a3042f0_1_4;
    .scope S_000001d13a25ad90;
T_0 ;
    %wait E_000001d13a1e8ab0;
    %load/vec4 v000001d13a276420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d13a277820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d13a276c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d13a2766a0_0;
    %assign/vec4 v000001d13a277820_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d13a25b560;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d13a276740_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d13a276740_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d13a276740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %load/vec4 v000001d13a276740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d13a276740_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a277460, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d13a25b880;
T_2 ;
    %wait E_000001d13a1e8fb0;
    %load/vec4 v000001d13a2761a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d13a268ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a268a30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a277640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a276ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a2762e0_0, 0;
    %assign/vec4 v000001d13a277aa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d13a2773c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d13a277780_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d13a268ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a268a30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a277640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a276ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a2762e0_0, 0;
    %assign/vec4 v000001d13a277aa0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d13a2773c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d13a277b40_0;
    %assign/vec4 v000001d13a268a30_0, 0;
    %load/vec4 v000001d13a275ac0_0;
    %assign/vec4 v000001d13a268ad0_0, 0;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d13a276ec0_0, 0;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d13a277aa0_0, 4, 5;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d13a277aa0_0, 4, 5;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d13a277b40_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d13a2762e0_0, 0;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d13a277640_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d13a277640_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d13a277b40_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d13a277640_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d13a25b240;
T_3 ;
    %wait E_000001d13a1e8ab0;
    %load/vec4 v000001d13a266ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d13a2679f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d13a2679f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d13a2679f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a2673b0, 0, 4;
    %load/vec4 v000001d13a2679f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d13a2679f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d13a267d10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d13a2683f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d13a266410_0;
    %load/vec4 v000001d13a267d10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a2673b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a2673b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d13a25b240;
T_4 ;
    %wait E_000001d13a1e8b70;
    %load/vec4 v000001d13a267d10_0;
    %load/vec4 v000001d13a267450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d13a267d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d13a2683f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d13a266410_0;
    %assign/vec4 v000001d13a267b30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d13a267450_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d13a2673b0, 4;
    %assign/vec4 v000001d13a267b30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d13a25b240;
T_5 ;
    %wait E_000001d13a1e8b70;
    %load/vec4 v000001d13a267d10_0;
    %load/vec4 v000001d13a268490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d13a267d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d13a2683f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d13a266410_0;
    %assign/vec4 v000001d13a268850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d13a268490_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d13a2673b0, 4;
    %assign/vec4 v000001d13a268850_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d13a25b240;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d13a25b3d0;
    %jmp t_0;
    .scope S_000001d13a25b3d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d13a266910_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d13a266910_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d13a266910_0;
    %ix/getv/s 4, v000001d13a266910_0;
    %load/vec4a v000001d13a2673b0, 4;
    %ix/getv/s 4, v000001d13a266910_0;
    %load/vec4a v000001d13a2673b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d13a266910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d13a266910_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d13a25b240;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d13a25aa70;
T_7 ;
    %wait E_000001d13a1e9070;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d13a2641b0_0, 0, 32;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d13a265290_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d13a2641b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d13a265290_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d13a2641b0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a264250_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001d13a265290_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d13a265290_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d13a2641b0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d13a25a8e0;
T_8 ;
    %wait E_000001d13a1e8ab0;
    %load/vec4 v000001d13a261870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d13a2637b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d13a2637b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d13a2610f0_0;
    %load/vec4 v000001d13a261e10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d13a2610f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d13a25a8e0;
T_9 ;
    %wait E_000001d13a1e8ab0;
    %load/vec4 v000001d13a261870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a263850_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d13a262310_0;
    %assign/vec4 v000001d13a263850_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d13a25c1e0;
T_10 ;
    %wait E_000001d13a1e8f70;
    %load/vec4 v000001d13a264570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a264d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a2638f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a265e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a2630d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a263350_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d13a2624f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d13a262630_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d13a2633f0_0;
    %load/vec4 v000001d13a262ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d13a263490_0;
    %load/vec4 v000001d13a262ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d13a2626d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d13a263530_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d13a2633f0_0;
    %load/vec4 v000001d13a262770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d13a263490_0;
    %load/vec4 v000001d13a262770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a264d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a2638f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a265e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a2630d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a263350_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d13a263170_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a264d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a2638f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a265e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a2630d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a263350_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a264d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d13a2638f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a265e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a2630d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a263350_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d13a25bba0;
T_11 ;
    %wait E_000001d13a1e8e70;
    %load/vec4 v000001d13a25dd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e0c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25cae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25c680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25d9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25cb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25cc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25e3e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25c9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25d260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25ea20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25d080_0, 0;
    %assign/vec4 v000001d13a25cd60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d13a25eb60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d13a25e160_0;
    %assign/vec4 v000001d13a25cd60_0, 0;
    %load/vec4 v000001d13a25dbc0_0;
    %assign/vec4 v000001d13a25d080_0, 0;
    %load/vec4 v000001d13a25dc60_0;
    %assign/vec4 v000001d13a25ea20_0, 0;
    %load/vec4 v000001d13a25d620_0;
    %assign/vec4 v000001d13a25d260_0, 0;
    %load/vec4 v000001d13a25d440_0;
    %assign/vec4 v000001d13a25c9a0_0, 0;
    %load/vec4 v000001d13a25e200_0;
    %assign/vec4 v000001d13a25e3e0_0, 0;
    %load/vec4 v000001d13a25d8a0_0;
    %assign/vec4 v000001d13a25cc20_0, 0;
    %load/vec4 v000001d13a25d6c0_0;
    %assign/vec4 v000001d13a25cb80_0, 0;
    %load/vec4 v000001d13a25d4e0_0;
    %assign/vec4 v000001d13a25d3a0_0, 0;
    %load/vec4 v000001d13a25d800_0;
    %assign/vec4 v000001d13a25e340_0, 0;
    %load/vec4 v000001d13a25d300_0;
    %assign/vec4 v000001d13a25ca40_0, 0;
    %load/vec4 v000001d13a25d580_0;
    %assign/vec4 v000001d13a25d9e0_0, 0;
    %load/vec4 v000001d13a25da80_0;
    %assign/vec4 v000001d13a25c680_0, 0;
    %load/vec4 v000001d13a25ce00_0;
    %assign/vec4 v000001d13a25e980_0, 0;
    %load/vec4 v000001d13a25c720_0;
    %assign/vec4 v000001d13a25cae0_0, 0;
    %load/vec4 v000001d13a25cf40_0;
    %assign/vec4 v000001d13a25e5c0_0, 0;
    %load/vec4 v000001d13a25cea0_0;
    %assign/vec4 v000001d13a25d760_0, 0;
    %load/vec4 v000001d13a25ec00_0;
    %assign/vec4 v000001d13a25eca0_0, 0;
    %load/vec4 v000001d13a25db20_0;
    %assign/vec4 v000001d13a25e0c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e0c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25cae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25c680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25d9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25ca40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25e340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25cb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25cc20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25e3e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25c9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25d260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25ea20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25d080_0, 0;
    %assign/vec4 v000001d13a25cd60_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d13a25a750;
T_12 ;
    %wait E_000001d13a1e92f0;
    %load/vec4 v000001d13a262130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d13a25efc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a260280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25ff60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a260140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25f920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a2600a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a260000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25f9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25f240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25ee80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25f380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25f100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25fa60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25fc40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a2601e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25f2e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d13a25f4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25fec0_0, 0;
    %assign/vec4 v000001d13a25fe20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d13a261d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d13a25de40_0;
    %assign/vec4 v000001d13a25fe20_0, 0;
    %load/vec4 v000001d13a25e660_0;
    %assign/vec4 v000001d13a25fec0_0, 0;
    %load/vec4 v000001d13a25f420_0;
    %assign/vec4 v000001d13a25f4c0_0, 0;
    %load/vec4 v000001d13a25f7e0_0;
    %assign/vec4 v000001d13a25f2e0_0, 0;
    %load/vec4 v000001d13a25fb00_0;
    %assign/vec4 v000001d13a2601e0_0, 0;
    %load/vec4 v000001d13a25fba0_0;
    %assign/vec4 v000001d13a25fc40_0, 0;
    %load/vec4 v000001d13a25dee0_0;
    %assign/vec4 v000001d13a25fa60_0, 0;
    %load/vec4 v000001d13a25fce0_0;
    %assign/vec4 v000001d13a25f100_0, 0;
    %load/vec4 v000001d13a25fd80_0;
    %assign/vec4 v000001d13a25f380_0, 0;
    %load/vec4 v000001d13a25f740_0;
    %assign/vec4 v000001d13a25ee80_0, 0;
    %load/vec4 v000001d13a25f880_0;
    %assign/vec4 v000001d13a25ef20_0, 0;
    %load/vec4 v000001d13a25f600_0;
    %assign/vec4 v000001d13a25ede0_0, 0;
    %load/vec4 v000001d13a260320_0;
    %assign/vec4 v000001d13a25f240_0, 0;
    %load/vec4 v000001d13a260460_0;
    %assign/vec4 v000001d13a25f9c0_0, 0;
    %load/vec4 v000001d13a25f1a0_0;
    %assign/vec4 v000001d13a260000_0, 0;
    %load/vec4 v000001d13a25f560_0;
    %assign/vec4 v000001d13a2600a0_0, 0;
    %load/vec4 v000001d13a2603c0_0;
    %assign/vec4 v000001d13a25f920_0, 0;
    %load/vec4 v000001d13a25f6a0_0;
    %assign/vec4 v000001d13a260140_0, 0;
    %load/vec4 v000001d13a25e7a0_0;
    %assign/vec4 v000001d13a25ff60_0, 0;
    %load/vec4 v000001d13a25e700_0;
    %assign/vec4 v000001d13a260280_0, 0;
    %load/vec4 v000001d13a25f060_0;
    %assign/vec4 v000001d13a25efc0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d13a25efc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a260280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25ff60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a260140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25f920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a2600a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a260000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25f9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25f240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a25ee80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25f380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25f100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25fa60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25fc40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a2601e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a25f2e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d13a25f4c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a25fec0_0, 0;
    %assign/vec4 v000001d13a25fe20_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d13a05c8c0;
T_13 ;
    %wait E_000001d13a1e8c30;
    %load/vec4 v000001d13a252910_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d13a2527d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d13a063300;
T_14 ;
    %wait E_000001d13a1e8e30;
    %load/vec4 v000001d13a252190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d13a252410_0;
    %pad/u 33;
    %load/vec4 v000001d13a2522d0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d13a252410_0;
    %pad/u 33;
    %load/vec4 v000001d13a2522d0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d13a252410_0;
    %pad/u 33;
    %load/vec4 v000001d13a2522d0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d13a252410_0;
    %pad/u 33;
    %load/vec4 v000001d13a2522d0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d13a252410_0;
    %pad/u 33;
    %load/vec4 v000001d13a2522d0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d13a252410_0;
    %pad/u 33;
    %load/vec4 v000001d13a2522d0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d13a2522d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d13a2515b0_0;
    %load/vec4 v000001d13a2522d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d13a252410_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d13a2522d0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d13a2522d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %load/vec4 v000001d13a252410_0;
    %ix/getv 4, v000001d13a2522d0_0;
    %shiftl 4;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d13a2522d0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d13a2515b0_0;
    %load/vec4 v000001d13a2522d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d13a252410_0;
    %load/vec4 v000001d13a2522d0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d13a2522d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %load/vec4 v000001d13a252410_0;
    %ix/getv 4, v000001d13a2522d0_0;
    %shiftr 4;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %load/vec4 v000001d13a252410_0;
    %load/vec4 v000001d13a2522d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d13a2515b0_0, 0;
    %load/vec4 v000001d13a2522d0_0;
    %load/vec4 v000001d13a252410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d13a2524b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d139fa6b50;
T_15 ;
    %wait E_000001d13a1e89f0;
    %load/vec4 v000001d13a24e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d13a24e180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a24d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a24db40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a24f440_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d13a24e400_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a24d460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a24dbe0_0, 0;
    %assign/vec4 v000001d13a24df00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d13a172c80_0;
    %assign/vec4 v000001d13a24df00_0, 0;
    %load/vec4 v000001d13a24daa0_0;
    %assign/vec4 v000001d13a24dbe0_0, 0;
    %load/vec4 v000001d13a24cf60_0;
    %assign/vec4 v000001d13a24d460_0, 0;
    %load/vec4 v000001d13a15e0a0_0;
    %assign/vec4 v000001d13a24e400_0, 0;
    %load/vec4 v000001d13a172e60_0;
    %assign/vec4 v000001d13a24f440_0, 0;
    %load/vec4 v000001d13a15c840_0;
    %assign/vec4 v000001d13a24db40_0, 0;
    %load/vec4 v000001d13a24d1e0_0;
    %assign/vec4 v000001d13a24d8c0_0, 0;
    %load/vec4 v000001d13a24f080_0;
    %assign/vec4 v000001d13a24e180_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d13a25af20;
T_16 ;
    %wait E_000001d13a1e8b70;
    %load/vec4 v000001d13a278e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d13a278720_0;
    %load/vec4 v000001d13a279da0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a27a160, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d13a25af20;
T_17 ;
    %wait E_000001d13a1e8b70;
    %load/vec4 v000001d13a279da0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d13a27a160, 4;
    %assign/vec4 v000001d13a2793a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d13a25af20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d13a278360_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d13a278360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d13a278360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d13a27a160, 0, 4;
    %load/vec4 v000001d13a278360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d13a278360_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d13a25af20;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d13a278360_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d13a278360_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d13a278360_0;
    %load/vec4a v000001d13a27a160, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d13a278360_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d13a278360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d13a278360_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d13a25ba10;
T_20 ;
    %wait E_000001d13a1e90b0;
    %load/vec4 v000001d13a277fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d13a2794e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a27a700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a279580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d13a27a2a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d13a279440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d13a279c60_0, 0;
    %assign/vec4 v000001d13a27a200_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d13a279080_0;
    %assign/vec4 v000001d13a27a200_0, 0;
    %load/vec4 v000001d13a279800_0;
    %assign/vec4 v000001d13a279c60_0, 0;
    %load/vec4 v000001d13a279120_0;
    %assign/vec4 v000001d13a27a2a0_0, 0;
    %load/vec4 v000001d13a2787c0_0;
    %assign/vec4 v000001d13a279440_0, 0;
    %load/vec4 v000001d13a279bc0_0;
    %assign/vec4 v000001d13a279580_0, 0;
    %load/vec4 v000001d13a279300_0;
    %assign/vec4 v000001d13a2794e0_0, 0;
    %load/vec4 v000001d13a279940_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d13a27a700_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d13a0396a0;
T_21 ;
    %wait E_000001d13a1e9230;
    %load/vec4 v000001d13a2904a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d13a290b80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d13a290b80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d13a290b80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d13a029f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13a290720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13a28e9c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d13a029f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d13a290720_0;
    %inv;
    %assign/vec4 v000001d13a290720_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d13a029f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./MultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d13a28e9c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d13a28e9c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d13a28e920_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
