Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 26 12:40:48 2024
| Host         : DESKTOP-GMN6PCK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           41 |
| No           | No                    | Yes                    |              14 |            7 |
| No           | Yes                   | No                     |              71 |           25 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |              11 |            4 |
| Yes          | Yes                   | No                     |             140 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|   Clock Signal  |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  a/clk          |                             |                             |                1 |              1 |         1.00 |
|  a/clk          |                             | d/enable                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  |                             | d/enable                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | c/previous_state_i_1__0_n_0 |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | b/previous_state_i_1_n_0    |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | d/previous_state_i_1__1_n_0 |                             |                1 |              1 |         1.00 |
|  clk25MHz_BUFG  |                             |                             |                2 |              2 |         1.00 |
|  clockfall_BUFG |                             | sameHor[0]                  |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG  |                             |                             |                5 |              8 |         1.60 |
|  clk25MHz_BUFG  | TCH_reg_n_0                 | d/enable                    |                4 |             11 |         2.75 |
|  clk25MHz_BUFG  |                             | d/enable                    |                5 |             12 |         2.40 |
|  clk25MHz_BUFG  | R[3]_i_2_n_0                | R[3]_i_1_n_0                |                6 |             12 |         2.00 |
|  clockfall_BUFG |                             | d/coory_reg[0]              |                9 |             32 |         3.56 |
|  clockfall_BUFG | b/E[0]                      | d/coory_reg[0]              |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG  |                             | a/clock1hz                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG  | c/counter_reg[0]_i_1__0_n_0 | c/previous_state_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG  | b/counter_reg[0]_i_1_n_0    | b/previous_state_i_1_n_0    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG  | d/counter_reg[0]_i_1__1_n_0 | d/previous_state_i_1__1_n_0 |                8 |             32 |         4.00 |
|  clockfall_BUFG |                             |                             |               33 |             52 |         1.58 |
+-----------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


