/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_8z & celloutsig_1_7z[5]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z[4] & celloutsig_1_5z);
  assign celloutsig_1_9z = ~(in_data[167] & celloutsig_1_2z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_12z ? celloutsig_1_11z[2] : celloutsig_1_8z);
  assign celloutsig_0_6z = !(celloutsig_0_3z ? celloutsig_0_5z : celloutsig_0_4z[2]);
  assign celloutsig_0_12z = !(in_data[29] ? celloutsig_0_8z : celloutsig_0_2z[4]);
  assign celloutsig_0_16z = !(celloutsig_0_12z ? celloutsig_0_8z : celloutsig_0_13z);
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_6z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z | celloutsig_0_1z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[3] | celloutsig_0_4z[1]) & celloutsig_0_5z);
  assign celloutsig_0_1z = ~((in_data[64] | celloutsig_0_0z[8]) & in_data[47]);
  assign celloutsig_1_1z = celloutsig_1_0z[3] | in_data[153];
  assign celloutsig_0_3z = celloutsig_0_0z[7] ^ celloutsig_0_2z[4];
  assign celloutsig_1_5z = celloutsig_1_1z ^ celloutsig_1_2z[0];
  assign celloutsig_0_5z = celloutsig_0_2z[2:0] <= celloutsig_0_4z[3:1];
  assign celloutsig_0_15z = { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_7z } && { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_5z ? { celloutsig_0_4z[2:0], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z } : { celloutsig_0_17z[11:8], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z };
  assign { celloutsig_1_7z[10:5], celloutsig_1_7z[3:0] } = celloutsig_1_4z ? { celloutsig_1_6z[5:0], celloutsig_1_0z } : { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = | { celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_3z = | celloutsig_1_2z;
  assign celloutsig_1_6z = { in_data[161:156], celloutsig_1_5z } >> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[22:10] << in_data[18:6];
  assign celloutsig_0_2z = { celloutsig_0_0z[3:0], celloutsig_0_1z } << { in_data[68:65], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_5z } >> { celloutsig_1_0z[1:0], celloutsig_1_9z };
  assign celloutsig_0_17z = { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z } >> { in_data[74:63], celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_18z = { in_data[36:34], celloutsig_0_11z } >> in_data[8:5];
  assign celloutsig_1_0z = in_data[152:149] >> in_data[130:127];
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] >> in_data[178:176];
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_5z) | in_data[39]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z[2]) | celloutsig_1_0z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_4z = in_data[65:62];
  assign celloutsig_1_7z[4] = celloutsig_1_1z;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
