# cache-optmization

Stage1:
  L1-DataCache: multibanck & lockup-free & victim page & array replication dual port \
  L1-InstrCache: multibank & fetch-directed instr prefetching \
  L2-cache: shared \
  Dram
  
Stage2:
  Redesigned Out-of-Order Cpu(combination of No_Pre-Reqs cpu with Out-Of-Office cpu) \
  Goal is achieve avg IPC >= 1.0 with minimum power

Current Contributor: \
        Ram Krishna \
        Zhihao Wang
        
