parent	,	V_9
cfg_hi	,	V_40
dwc_dump_chan_regs	,	F_30
"%s\n"	,	L_28
RAW	,	V_88
"  desc: s0x%x d0x%x l0x%x c0x%x:%x\n"	,	L_13
"  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n"	,	L_5
dev	,	V_8
channel_clear_bit	,	F_34
async_tx_ack	,	F_42
DMA_FROM_DEVICE	,	V_81
unlikely	,	F_59
for_each_sg	,	F_78
EIO	,	V_173
DMA_PRIVATE	,	V_233
dma_sync_single_for_device	,	F_74
dw_params	,	V_203
XFER	,	V_51
channel_writel	,	F_27
size	,	V_200
xfer_count	,	V_115
DWC_CTLL_FC_M2M	,	V_122
dst_maxburst	,	V_156
"new cyclic period llp 0x%08x\n"	,	L_16
src_addr_width	,	V_147
dwc_prep_slave_sg	,	F_75
CFG	,	V_192
dwc_dump_lli	,	F_51
"xfer"	,	L_19
test_bit	,	F_61
"queue and/or active list are not empty\n"	,	L_38
data_width	,	V_119
EBUSY	,	V_180
DWC_CFGL_FIFO_EMPTY	,	V_162
dwc_handle_cyclic	,	F_58
clear_bit	,	F_62
dw_lli	,	V_91
DW_DMA_IS_CYCLIC	,	V_102
i	,	V_19
irq	,	V_104
DWC_DEFAULT_CTLLO	,	F_71
dma_async_device_register	,	F_125
fls	,	F_82
dst_master	,	V_3
set_runtime_config	,	F_83
r	,	V_218
dwc_sync_desc_for_cpu	,	F_15
dst_addr_width	,	V_138
v	,	V_53
dwc_fast_fls	,	F_29
period_len	,	V_184
DWC_CFGL_CH_PRIOR	,	F_23
platform_device	,	V_194
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_79
dma_writel	,	F_50
dev_dbg	,	F_12
CFG_HI	,	V_49
tx_node_active	,	V_69
"BUG: Unexpected interrupts pending: 0x%x\n"	,	L_23
KERN_CRIT	,	V_92
dw	,	V_30
DWC_CFGH_FIFO_MODE	,	V_34
"BUG: Attempted to start non-idle channel\n"	,	L_6
"  freeing descriptor %p\n"	,	L_34
"%s: llp=0x%llx\n"	,	L_11
reg	,	V_133
dst_addr	,	V_139
sgl	,	V_127
ret	,	V_18
to_dw_dma_chan	,	F_56
list	,	V_84
period_callback	,	V_97
spin_unlock_irqrestore	,	F_13
dma_async_tx_descriptor	,	V_75
DW_CFG_DMA_EN	,	V_193
free_list	,	V_28
sg_dma_address	,	F_79
platform_get_resource	,	F_107
dma_cookie_status	,	F_86
dw_resume_noirq	,	F_134
child	,	V_23
private	,	V_32
dma_cookie_complete	,	F_41
dst_width	,	V_118
dev_vdbg	,	F_14
DW_DMA_FC_D_P2M	,	V_151
tasklet_init	,	F_119
DWC_CTLL_INT_EN	,	V_61
dma_map_single	,	F_95
CHAN_ALLOCATION_ASCENDING	,	V_220
list_del	,	F_11
dw_desc	,	V_10
"error"	,	L_20
cdesc	,	V_96
slave_sg_todev_fill_desc	,	V_146
dwc_params	,	V_226
chancnt	,	V_101
block_size	,	V_123
DMA_RESUME	,	V_164
"interrupt, stopping DMA transfer\n"	,	L_18
dma_tx_state	,	V_169
cap_mask	,	V_230
dwc_scan_descriptors	,	F_49
dma_sconfig	,	V_43
async_tx_test_ack	,	F_10
list_entry	,	F_6
dwc_initialize	,	F_21
dma	,	V_39
dma_cookie_assign	,	F_67
ENOMEM	,	V_189
mem_width	,	V_135
chan_priority	,	V_222
CFG_LO	,	V_48
slave_sg_fromdev_fill_desc	,	V_152
CH_EN	,	V_59
"descriptor %u complete\n"	,	L_9
dma_sync_single_for_cpu	,	F_17
context	,	V_130
lock	,	V_21
"%s: status_err=%x\n"	,	L_21
to_platform_device	,	F_133
clk	,	V_212
list_for_each_entry_safe	,	F_9
cookie	,	V_76
io	,	V_199
dma_read_byaddr	,	F_110
IRQ_HANDLED	,	V_111
autocfg	,	V_202
DWC_CTLL_LLP_S_EN	,	V_71
cmd	,	V_158
dma_dev	,	V_38
status	,	V_106
cfglo	,	V_35
list_add_tail	,	F_68
src_width	,	V_117
status_err	,	V_95
periods	,	V_99
_dwc	,	V_242
CTL_LO	,	V_58
DW_DMA_FC_P_M2P	,	V_142
dw_dma_cyclic_stop	,	F_99
err	,	V_206
devm_request_and_ioremap	,	F_109
"moving child desc %p to freelist\n"	,	L_3
chan_allocation_order	,	V_219
"dw_dmac"	,	L_43
dwc_alloc_chan_resources	,	F_89
DMA_DEV_TO_MEM	,	V_47
ctllo	,	V_60
dw_cyclic_desc	,	V_181
dwc_control	,	F_84
out_err_alloc	,	V_190
paused	,	V_163
cfg_lo	,	V_41
dma_set_residue	,	F_87
DWC_CFGH_SRC_PER	,	F_26
list_splice_init	,	F_19
size_t	,	T_6
pdev	,	V_195
src_master	,	V_4
u32	,	T_1
reg_width	,	V_134
DW_DMA_IS_SOFT_LLP	,	V_68
tasklet_schedule	,	F_64
dw_suspend_noirq	,	F_132
DMA_COMPL_SKIP_SRC_UNMAP	,	V_82
"%s: DesignWare DMA Controller, %d channels\n"	,	L_44
"scanned %u descriptors on freelist\n"	,	L_2
dw_dma_chan	,	V_11
DWC_CFGH_DST_PER	,	F_25
DMA_COMPL_SKIP_DEST_UNMAP	,	V_78
dwc_tx_submit	,	F_65
spin_lock_irqsave	,	F_8
"%s: started %u\n"	,	L_24
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_83
list_add	,	F_20
dma_cookie_init	,	F_90
DWC_CFGL_CH_PRIOR_MASK	,	V_42
DMA_PREP_INTERRUPT	,	V_125
chan2dev	,	F_3
list_for_each_entry	,	F_16
DMA_SLAVE	,	V_231
was_cyclic	,	V_187
platform_set_drvdata	,	F_118
devm_kzalloc	,	F_111
is_private	,	V_232
dma_ctrl_cmd	,	V_157
platform_get_drvdata	,	F_127
ENXIO	,	V_167
KERN_INFO	,	V_241
cfghi	,	V_33
STATUS_INT	,	V_107
dwc_chan_disable	,	F_33
dw_dma_interrupt	,	F_63
dma_async_tx_callback	,	T_2
dma_cap_set	,	F_122
list_move	,	F_43
mem	,	V_145
direction	,	V_44
dwc_descriptor_complete	,	F_40
dev_name	,	F_124
to_dw_dma	,	F_22
DWC_PARAMS_MBLK_EN	,	V_228
src	,	V_114
__fls	,	F_76
sg_dma_len	,	F_80
dev_id	,	V_105
ctlhi	,	V_64
"BUG: Attempted to start new LLP transfer "	,	L_7
bad_desc	,	V_93
DWC_CTLL_SRC_WIDTH	,	F_73
DMA_MEMCPY	,	V_229
callback	,	V_73
CLEAR	,	V_89
dwc_tx_status	,	F_85
IS_ERR	,	F_113
devm_request_irq	,	F_117
spin_lock_init	,	F_121
dma_addr_t	,	T_3
prev	,	V_94
ch_regs	,	V_224
"cyclic prepared buf 0x%llx len %zu "	,	L_40
platform_driver_unregister	,	F_138
"%s: queued %u\n"	,	L_25
dw_dma	,	V_29
"Bad descriptor submitted for DMA!\n"	,	L_14
len	,	V_80
_desc	,	V_17
DMA_MEM_TO_DEV	,	V_45
txd_to_dw_desc	,	F_66
DW_DMA_FC_P_P2M	,	V_150
tasklet	,	V_110
nr_channels	,	V_204
DW_PARAMS_NR_MASTER	,	V_215
dwc	,	V_12
MAX_BLK_SIZE	,	V_213
GFP_KERNEL	,	V_176
dw_dma_platform_data	,	V_196
device	,	V_5
LIST_HEAD	,	F_47
dma_async_device_unregister	,	F_128
all_chan_mask	,	V_103
dws	,	V_31
maxburst	,	V_153
DMA_TERMINATE_ALL	,	V_165
pdata	,	V_197
dw_shutdown	,	F_130
dev_printk	,	F_52
list_del_init	,	F_54
device_node	,	V_221
DMA_PAUSE	,	V_160
device_issue_pending	,	V_240
sg	,	V_136
arg	,	V_159
txd	,	V_22
scatterlist	,	V_126
src_addr	,	V_148
dwc_issue_pending	,	F_88
regs	,	V_201
CHAN_PRIORITY_ASCENDING	,	V_223
dw_probe	,	F_105
tasklet_kill	,	F_129
nr_masters	,	V_214
"period %zu periods %d\n"	,	L_41
ERR_PTR	,	F_101
DW_DMA_MAX_NR_CHANNELS	,	V_207
channel_set_bit	,	F_28
tx	,	V_112
__iomem	,	T_7
dest	,	V_113
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_12
dev_get_platdata	,	F_106
INIT_LIST_HEAD	,	F_93
dw_dma_get_src_addr	,	F_55
"%s: d0x%llx s0x%llx l0x%zx f0x%lx\n"	,	L_26
platform_get_irq	,	F_108
channel_readl	,	F_32
last	,	V_186
status_xfer	,	V_87
DST_TRAN	,	V_109
desc_node	,	V_15
dma_slave_config	,	V_131
retval	,	V_185
__ffs	,	F_102
channels	,	V_217
callback_param	,	V_77
desc	,	V_16
"BUG: XFER bit set, but channel not idle!\n"	,	L_10
next	,	V_14
BUG_ON	,	F_24
DWC_CTLL_FC	,	F_77
device_control	,	V_238
was_soft_llp	,	V_66
device_fc	,	V_141
"%s: descs allocated=%u\n"	,	L_33
printk	,	F_123
MASK	,	V_50
dev_err	,	F_31
dwc_handle_error	,	F_53
__dw_regs	,	F_120
LLP	,	V_56
"%s: length is zero!\n"	,	L_27
dma_chan	,	V_6
param	,	V_74
kzalloc	,	F_91
"inside ongoing one\n"	,	L_8
device_free_chan_resources	,	V_235
src_maxburst	,	V_155
CTL_HI	,	V_57
mask	,	V_52
buf_addr	,	V_182
max_blk_size	,	V_205
devm_clk_get	,	F_112
dma_readl	,	F_35
lli	,	V_25
tx_submit	,	V_177
clk_disable_unprepare	,	F_131
device_alloc_chan_resources	,	V_234
llp	,	V_86
DWC_PARAMS	,	V_227
out_err	,	V_188
total_len	,	V_137
dma_transfer_direction	,	V_129
list_empty	,	F_48
dev_info	,	F_92
DMA_SLAVE_CONFIG	,	V_166
dwc_do_single_block	,	F_37
descs_allocated	,	V_174
"cyclic DMA unexpected %s "	,	L_17
"%s: allocated %d descriptors\n"	,	L_32
device_tx_status	,	V_239
DMA_TO_DEVICE	,	V_26
"  cookie: %d\n"	,	L_15
dlen	,	V_144
dw_exit	,	F_137
dwc_free_chan_resources	,	F_96
phys	,	V_24
dwc_first_active	,	F_5
"hclk"	,	L_42
device_prep_slave_sg	,	V_237
priority	,	V_36
txstate	,	V_170
dma_unmap_single	,	F_44
DWC_CFGL_CH_SUSP	,	V_161
__func__	,	V_90
DMA_SUCCESS	,	V_171
ENODEV	,	V_179
kfree	,	F_97
device_prep_dma_memcpy	,	V_236
flags	,	V_20
DWC_CTLL_DST_WIDTH	,	F_72
dma_async_tx_descriptor_init	,	F_94
CHAN	,	V_225
slave	,	V_2
chan2parent	,	F_4
dw_dma_slave	,	V_1
DWC_CTLL_DST_FIX	,	V_140
dw_init	,	F_135
DWC_CTLL_LLP_D_EN	,	V_70
initialized	,	V_37
clk_prepare_enable	,	F_115
active_list	,	V_13
platform_driver_probe	,	F_136
dw_dma_tasklet	,	F_60
EINVAL	,	V_154
"moving desc %p to freelist\n"	,	L_4
DAR	,	V_55
test_and_set_bit	,	F_39
"%s: done\n"	,	L_35
__init	,	T_8
__exit	,	T_9
dma_status	,	V_168
chan	,	V_7
first	,	V_65
queue	,	V_85
period_callback_param	,	V_98
dw_dma_off	,	F_104
data	,	V_100
DMA_PAUSED	,	V_172
DW_DMA_FC_D_M2P	,	V_143
"channel already prepared for cyclic DMA\n"	,	L_39
DW_PARAMS_NR_CHAN	,	V_211
dw_dma_cyclic_free	,	F_103
DW_PARAMS_EN	,	V_210
dw_remove	,	F_126
dw_dma_get_dst_addr	,	F_57
dar	,	V_63
dwc_get_dms	,	F_1
"%s: status=0x%x\n"	,	L_22
DWC_CTLL_SRC_FIX	,	V_149
DW_PARAMS_DATA_WIDTH	,	F_116
"channel doesn't support LLP transfers\n"	,	L_37
dma_cookie_t	,	T_5
offset	,	V_116
DWC_CTLL_SRC_INC	,	V_121
resource	,	V_198
dw_driver	,	V_243
NR_DESCS_PER_CHANNEL	,	V_175
BLOCK	,	V_216
"missing prep for cyclic DMA\n"	,	L_36
DWC_CTLL_DST_INC	,	V_120
PTR_ERR	,	F_114
SRC_TRAN	,	V_108
dwc_prep_dma_memcpy	,	F_69
"DMA channel not idle?\n"	,	L_30
dw_dma_cyclic_prep	,	F_100
"not enough descriptors available\n"	,	L_29
convert_burst	,	F_81
dwc_desc_put	,	F_18
dwc_complete_all	,	F_46
sg_len	,	V_128
"only allocated %d descriptors\n"	,	L_31
SAR	,	V_54
out_err_desc_get	,	V_191
dwc_dostart	,	F_38
nollp	,	V_67
DW_PARAMS	,	V_209
sconfig	,	V_132
buf_len	,	V_183
DMA_CTRL_ACK	,	V_178
IORESOURCE_MEM	,	V_208
sar	,	V_62
irqreturn_t	,	T_4
dwc_get_sms	,	F_2
err_desc_get	,	V_124
dma_unmap_page	,	F_45
dwc_desc_get	,	F_7
callback_required	,	V_72
min_t	,	F_70
tx_list	,	V_27
dw_dma_cyclic_start	,	F_98
slave_id	,	V_46
cpu_relax	,	F_36
