Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 16:41:47 2019
| Host         : DESKTOP-80OG0UM running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 123
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 121        |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock design_1_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_next_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/address_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/d_latch_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/dout_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/we_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/wr_hold_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ov7670_capture_0/U0/wr_hold_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock design_1_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin design_1_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


