// Seed: 980540700
module module_0 ();
  assign id_1[1'b0] = 1'b0;
  supply1 id_2;
  assign module_1.id_15 = 0;
  assign id_2 = id_2;
  assign id_1 = id_2++;
  wire id_3;
  supply0 id_4 = 1'h0;
  wire id_6;
  id_7(
      .id_0(1)
  );
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wire id_15
);
  initial id_7 = 1 * id_0;
  module_0 modCall_1 ();
  wire id_17;
  xnor primCall (id_11, id_12, id_15, id_5, id_6, id_8, id_9);
endmodule
