set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/ddr4sdram_b0_lane8.xdc rfile:../ddr4sdram_b0_lane8.xdc id:1} [current_design]
set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/ddr4sdram_b0_unused.xdc rfile:../ddr4sdram_b0_unused.xdc id:2} [current_design]
set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/ddr4sdram_locs_b0_twin_die.xdc rfile:../ddr4sdram_locs_b0_twin_die.xdc id:3} [current_design]
set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/ddr4sdram_locs_b0_x64.xdc rfile:../ddr4sdram_locs_b0_x64.xdc id:4} [current_design]
set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/ddr4sdram_locs_b0_x72.xdc rfile:../ddr4sdram_locs_b0_x72.xdc id:5} [current_design]
set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/ddr4sdram_props_b0_twin_die.xdc rfile:../ddr4sdram_props_b0_twin_die.xdc id:6} [current_design]
set_property SRC_FILE_INFO {cfile:/home/savi/8v3shell/mig_shell/pcie_constr.xdc rfile:../pcie_constr.xdc id:7} [current_design]
set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [ get_ports "c0_ddr4_dq[64]" ]
set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[64]" ]
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[64]" ]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[64]" ]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15 [ get_ports "c0_ddr4_dq[65]" ]
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[65]" ]
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[65]" ]
set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[65]" ]
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [ get_ports "c0_ddr4_dq[66]" ]
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[66]" ]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[66]" ]
set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[66]" ]
set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14 [ get_ports "c0_ddr4_dq[67]" ]
set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[67]" ]
set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[67]" ]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[67]" ]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13 [ get_ports "c0_ddr4_dq[68]" ]
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[68]" ]
set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[68]" ]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[68]" ]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L13 [ get_ports "c0_ddr4_dq[69]" ]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[69]" ]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[69]" ]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[69]" ]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14 [ get_ports "c0_ddr4_dq[70]" ]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[70]" ]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[70]" ]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[70]" ]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15 [ get_ports "c0_ddr4_dq[71]" ]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       POD12_DCI       [ get_ports "c0_ddr4_dq[71]" ]
set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dq[71]" ]
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dq[71]" ]
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set c0_dm_dbi_n_iostandard       [ get_property IOSTANDARD       [ get_ports "c0_ddr4_dm_dbi_n[0]" ] ]
set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
set c0_dm_dbi_n_output_impedance [ get_property OUTPUT_IMPEDANCE [ get_ports "c0_ddr4_dm_dbi_n[0]" ] ]
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set c0_dm_dbi_n_slew             [ get_property SLEW             [ get_ports "c0_ddr4_dm_dbi_n[0]" ] ]
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13 [ get_ports "c0_ddr4_dm_dbi_n[8]" ]
set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       $c0_dm_dbi_n_iostandard       [ get_ports "c0_ddr4_dm_dbi_n[8]" ]
set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE $c0_dm_dbi_n_output_impedance [ get_ports "c0_ddr4_dm_dbi_n[8]" ]
set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             $c0_dm_dbi_n_slew             [ get_ports "c0_ddr4_dm_dbi_n[8]" ]
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16 [ get_ports "c0_ddr4_dqs_c[8]" ]
set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       DIFF_POD12_DCI       [ get_ports "c0_ddr4_dqs_c[8]" ]
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dqs_c[8]" ]
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dqs_c[8]" ]
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17 [ get_ports "c0_ddr4_dqs_t[8]" ]
set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       DIFF_POD12_DCI       [ get_ports "c0_ddr4_dqs_t[8]" ]
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [ get_ports "c0_ddr4_dqs_t[8]" ]
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [ get_ports "c0_ddr4_dqs_t[8]" ]
set_property src_info {type:XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN      G7                     [get_ports "c0_ddr4_par"]
set_property src_info {type:XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       SSTL12_DCI        [get_ports "c0_ddr4_par"]
set_property src_info {type:XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40  [get_ports "c0_ddr4_par"]
set_property src_info {type:XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST              [get_ports "c0_ddr4_par"]
set_property src_info {type:XDC file:2 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN      J10                    [get_ports "c0_ddr4_ten"]
set_property src_info {type:XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       LVCMOS12      [get_ports "c0_ddr4_ten"]
set_property src_info {type:XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE            8           [get_ports "c0_ddr4_ten"]
set_property src_info {type:XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN      H7                     [get_ports "c0_ddr4_alert_n"]
set_property src_info {type:XDC file:2 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       LVCMOS12               [get_ports "c0_ddr4_alert_n"]
set_property src_info {type:XDC file:2 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN      H9                     [get_ports "c0_ddr4_adr[17]"]
set_property src_info {type:XDC file:2 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD       SSTL12_DCI       [get_ports "c0_ddr4_adr[17]"]
set_property src_info {type:XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports "c0_ddr4_adr[17]"]
set_property src_info {type:XDC file:2 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW             FAST             [get_ports "c0_ddr4_adr[17]"]
set_property src_info {type:XDC file:3 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10 [get_ports "c0_ddr4_cke[1]"]      ; # C0, IO_L22P_T3U_N6_DBC_AD0P_47
set_property src_info {type:XDC file:3 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C11 [get_ports "c0_ddr4_cs_n[1]"]     ; # C1, IO_L21P_T3L_N4_AD8P_47
set_property src_info {type:XDC file:3 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A9  [get_ports "c0_ddr4_odt[1]"]      ; # C2, IO_L20N_T3L_N3_AD1N_47
set_property src_info {type:XDC file:4 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G31 [get_ports {c0_sys_clk_clk_p}]        ; # IO_L13P_T2L_N0_GC_QBC_44
set_property src_info {type:XDC file:4 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G32 [get_ports {c0_sys_clk_clk_n}]        ; # IO_L13N_T2L_N1_GC_QBC_44
set_property src_info {type:XDC file:4 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M12 [get_ports {c0_ddr4_dqs_t[0]}]
set_property src_info {type:XDC file:4 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L12 [get_ports {c0_ddr4_dqs_c[0]}]
set_property src_info {type:XDC file:4 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15 [get_ports {c0_ddr4_dqs_t[1]}]
set_property src_info {type:XDC file:4 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L14 [get_ports {c0_ddr4_dqs_c[1]}]
set_property src_info {type:XDC file:4 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13 [get_ports {c0_ddr4_dqs_t[2]}]
set_property src_info {type:XDC file:4 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13 [get_ports {c0_ddr4_dqs_c[2]}]
set_property src_info {type:XDC file:4 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15 [get_ports {c0_ddr4_dqs_t[3]}]
set_property src_info {type:XDC file:4 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {c0_ddr4_dqs_c[3]}]
set_property src_info {type:XDC file:4 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22 [get_ports {c0_ddr4_dqs_t[4]}]
set_property src_info {type:XDC file:4 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22 [get_ports {c0_ddr4_dqs_c[4]}]
set_property src_info {type:XDC file:4 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21 [get_ports {c0_ddr4_dqs_t[5]}]
set_property src_info {type:XDC file:4 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B21 [get_ports {c0_ddr4_dqs_c[5]}]
set_property src_info {type:XDC file:4 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K21 [get_ports {c0_ddr4_dqs_t[6]}]
set_property src_info {type:XDC file:4 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20 [get_ports {c0_ddr4_dqs_c[6]}]
set_property src_info {type:XDC file:4 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22 [get_ports {c0_ddr4_dqs_t[7]}]
set_property src_info {type:XDC file:4 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22 [get_ports {c0_ddr4_dqs_c[7]}]
set_property src_info {type:XDC file:4 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L10 [get_ports {c0_ddr4_dq[0]}]
set_property src_info {type:XDC file:4 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L9 [get_ports {c0_ddr4_dq[1]}]
set_property src_info {type:XDC file:4 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N9 [get_ports {c0_ddr4_dq[2]}]
set_property src_info {type:XDC file:4 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M9 [get_ports {c0_ddr4_dq[3]}]
set_property src_info {type:XDC file:4 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M10 [get_ports {c0_ddr4_dq[4]}]
set_property src_info {type:XDC file:4 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K11 [get_ports {c0_ddr4_dq[5]}]
set_property src_info {type:XDC file:4 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M11 [get_ports {c0_ddr4_dq[6]}]
set_property src_info {type:XDC file:4 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K10 [get_ports {c0_ddr4_dq[7]}]
set_property src_info {type:XDC file:4 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17 [get_ports {c0_ddr4_dq[8]}]
set_property src_info {type:XDC file:4 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M16 [get_ports {c0_ddr4_dq[9]}]
set_property src_info {type:XDC file:4 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M15 [get_ports {c0_ddr4_dq[10]}]
set_property src_info {type:XDC file:4 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M17 [get_ports {c0_ddr4_dq[11]}]
set_property src_info {type:XDC file:4 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M14 [get_ports {c0_ddr4_dq[12]}]
set_property src_info {type:XDC file:4 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N18 [get_ports {c0_ddr4_dq[13]}]
set_property src_info {type:XDC file:4 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N16 [get_ports {c0_ddr4_dq[14]}]
set_property src_info {type:XDC file:4 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N17 [get_ports {c0_ddr4_dq[15]}]
set_property src_info {type:XDC file:4 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15 [get_ports {c0_ddr4_dq[16]}]
set_property src_info {type:XDC file:4 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16 [get_ports {c0_ddr4_dq[17]}]
set_property src_info {type:XDC file:4 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14 [get_ports {c0_ddr4_dq[18]}]
set_property src_info {type:XDC file:4 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {c0_ddr4_dq[19]}]
set_property src_info {type:XDC file:4 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16 [get_ports {c0_ddr4_dq[20]}]
set_property src_info {type:XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17 [get_ports {c0_ddr4_dq[21]}]
set_property src_info {type:XDC file:4 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15 [get_ports {c0_ddr4_dq[22]}]
set_property src_info {type:XDC file:4 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17 [get_ports {c0_ddr4_dq[23]}]
set_property src_info {type:XDC file:4 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17 [get_ports {c0_ddr4_dq[24]}]
set_property src_info {type:XDC file:4 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16 [get_ports {c0_ddr4_dq[25]}]
set_property src_info {type:XDC file:4 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B16 [get_ports {c0_ddr4_dq[26]}]
set_property src_info {type:XDC file:4 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14 [get_ports {c0_ddr4_dq[27]}]
set_property src_info {type:XDC file:4 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17 [get_ports {c0_ddr4_dq[28]}]
set_property src_info {type:XDC file:4 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14 [get_ports {c0_ddr4_dq[29]}]
set_property src_info {type:XDC file:4 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16 [get_ports {c0_ddr4_dq[30]}]
set_property src_info {type:XDC file:4 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15 [get_ports {c0_ddr4_dq[31]}]
set_property src_info {type:XDC file:4 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18 [get_ports {c0_ddr4_dq[32]}]
set_property src_info {type:XDC file:4 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {c0_ddr4_dq[33]}]
set_property src_info {type:XDC file:4 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19 [get_ports {c0_ddr4_dq[34]}]
set_property src_info {type:XDC file:4 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21 [get_ports {c0_ddr4_dq[35]}]
set_property src_info {type:XDC file:4 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {c0_ddr4_dq[36]}]
set_property src_info {type:XDC file:4 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19 [get_ports {c0_ddr4_dq[37]}]
set_property src_info {type:XDC file:4 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports {c0_ddr4_dq[38]}]
set_property src_info {type:XDC file:4 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {c0_ddr4_dq[39]}]
set_property src_info {type:XDC file:4 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18 [get_ports {c0_ddr4_dq[40]}]
set_property src_info {type:XDC file:4 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports {c0_ddr4_dq[41]}]
set_property src_info {type:XDC file:4 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19 [get_ports {c0_ddr4_dq[42]}]
set_property src_info {type:XDC file:4 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18 [get_ports {c0_ddr4_dq[43]}]
set_property src_info {type:XDC file:4 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {c0_ddr4_dq[44]}]
set_property src_info {type:XDC file:4 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19 [get_ports {c0_ddr4_dq[45]}]
set_property src_info {type:XDC file:4 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22 [get_ports {c0_ddr4_dq[46]}]
set_property src_info {type:XDC file:4 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18 [get_ports {c0_ddr4_dq[47]}]
set_property src_info {type:XDC file:4 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22 [get_ports {c0_ddr4_dq[48]}]
set_property src_info {type:XDC file:4 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J20 [get_ports {c0_ddr4_dq[49]}]
set_property src_info {type:XDC file:4 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports {c0_ddr4_dq[50]}]
set_property src_info {type:XDC file:4 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19 [get_ports {c0_ddr4_dq[51]}]
set_property src_info {type:XDC file:4 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18 [get_ports {c0_ddr4_dq[52]}]
set_property src_info {type:XDC file:4 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18 [get_ports {c0_ddr4_dq[53]}]
set_property src_info {type:XDC file:4 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21 [get_ports {c0_ddr4_dq[54]}]
set_property src_info {type:XDC file:4 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18 [get_ports {c0_ddr4_dq[55]}]
set_property src_info {type:XDC file:4 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20 [get_ports {c0_ddr4_dq[56]}]
set_property src_info {type:XDC file:4 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L18 [get_ports {c0_ddr4_dq[57]}]
set_property src_info {type:XDC file:4 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N19 [get_ports {c0_ddr4_dq[58]}]
set_property src_info {type:XDC file:4 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M21 [get_ports {c0_ddr4_dq[59]}]
set_property src_info {type:XDC file:4 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M19 [get_ports {c0_ddr4_dq[60]}]
set_property src_info {type:XDC file:4 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {c0_ddr4_dq[61]}]
set_property src_info {type:XDC file:4 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19 [get_ports {c0_ddr4_dq[62]}]
set_property src_info {type:XDC file:4 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20 [get_ports {c0_ddr4_dq[63]}]
set_property src_info {type:XDC file:4 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9 [get_ports {c0_ddr4_adr[0]}]
set_property src_info {type:XDC file:4 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G9 [get_ports {c0_ddr4_adr[1]}]
set_property src_info {type:XDC file:4 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G11 [get_ports {c0_ddr4_adr[2]}]
set_property src_info {type:XDC file:4 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11 [get_ports {c0_ddr4_adr[3]}]
set_property src_info {type:XDC file:4 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12 [get_ports {c0_ddr4_adr[4]}]
set_property src_info {type:XDC file:4 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10 [get_ports {c0_ddr4_adr[5]}]
set_property src_info {type:XDC file:4 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10 [get_ports {c0_ddr4_adr[6]}]
set_property src_info {type:XDC file:4 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J9 [get_ports {c0_ddr4_adr[7]}]
set_property src_info {type:XDC file:4 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J8 [get_ports {c0_ddr4_adr[8]}]
set_property src_info {type:XDC file:4 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12 [get_ports {c0_ddr4_adr[9]}]
set_property src_info {type:XDC file:4 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9 [get_ports {c0_ddr4_adr[10]}]
set_property src_info {type:XDC file:4 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H11 [get_ports {c0_ddr4_adr[11]}]
set_property src_info {type:XDC file:4 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E8 [get_ports {c0_ddr4_adr[12]}]
set_property src_info {type:XDC file:4 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11 [get_ports {c0_ddr4_adr[13]}]
set_property src_info {type:XDC file:4 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9 [get_ports {c0_ddr4_adr[14]}]
set_property src_info {type:XDC file:4 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11 [get_ports {c0_ddr4_adr[15]}]
set_property src_info {type:XDC file:4 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K12 [get_ports {c0_ddr4_adr[16]}]
set_property src_info {type:XDC file:4 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12 [get_ports {c0_ddr4_ck_t[0]}]
set_property src_info {type:XDC file:4 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G12 [get_ports {c0_ddr4_ck_c[0]}]
set_property src_info {type:XDC file:4 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F8 [get_ports {c0_ddr4_ba[0]}]
set_property src_info {type:XDC file:4 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H8 [get_ports {c0_ddr4_ba[1]}]
set_property src_info {type:XDC file:4 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10 [get_ports {c0_ddr4_bg[0]}]
set_property src_info {type:XDC file:4 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11 [get_ports {c0_ddr4_bg[1]}]
set_property src_info {type:XDC file:4 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10 [get_ports {c0_ddr4_cs_n[0]}]
set_property src_info {type:XDC file:4 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9 [get_ports {c0_ddr4_cke[0]}]
set_property src_info {type:XDC file:4 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10 [get_ports {c0_ddr4_odt[0]}]
set_property src_info {type:XDC file:4 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12 [get_ports c0_ddr4_act_n]
set_property src_info {type:XDC file:4 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F7 [get_ports c0_ddr4_reset_n]
set_property src_info {type:XDC file:4 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N12 [get_ports {c0_ddr4_dm_n[0]}] ; # IO_L1P_T0L_N0_DBC_47
set_property src_info {type:XDC file:4 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P14 [get_ports {c0_ddr4_dm_n[1]}] ; # IO_L1P_T0L_N0_DBC_48
set_property src_info {type:XDC file:4 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {c0_ddr4_dm_n[2]}] ; # IO_L13P_T2L_N0_GC_QBC_48
set_property src_info {type:XDC file:4 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D14 [get_ports {c0_ddr4_dm_n[3]}] ; # IO_L19P_T3L_N0_DBC_AD9P_48
set_property src_info {type:XDC file:4 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20 [get_ports {c0_ddr4_dm_n[4]}] ; # IO_L7P_T1L_N0_QBC_AD13P_46
set_property src_info {type:XDC file:4 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {c0_ddr4_dm_n[5]}] ; # IO_L1P_T0L_N0_DBC_46
set_property src_info {type:XDC file:4 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22 [get_ports {c0_ddr4_dm_n[6]}] ; # IO_L13P_T2L_N0_GC_QBC_46
set_property src_info {type:XDC file:4 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {c0_ddr4_dm_n[7]}] ; # IO_L19P_T3L_N0_DBC_AD9P_46
set_property src_info {type:XDC file:5 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G31 [get_ports {c0_sys_clk_p}]        ; # IO_L13P_T2L_N0_GC_QBC_44
set_property src_info {type:XDC file:5 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G32 [get_ports {c0_sys_clk_n}]        ; # IO_L13N_T2L_N1_GC_QBC_44
set_property src_info {type:XDC file:5 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {c0_sys_clk_p}]
set_property src_info {type:XDC file:5 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS [get_ports {c0_sys_clk_n}]
set_property src_info {type:XDC file:5 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM_ADV TERM_100 [get_ports {c0_sys_clk_p}]
set_property src_info {type:XDC file:5 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM_ADV TERM_100 [get_ports {c0_sys_clk_n}]
set_property src_info {type:XDC file:5 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M12 [get_ports {c0_ddr4_dqs_t[0]}]    ; # IO_L4P_T0U_N6_DBC_AD7P_47
set_property src_info {type:XDC file:5 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L12 [get_ports {c0_ddr4_dqs_c[0]}]    ; # IO_L4N_T0U_N7_DBC_AD7N_47
set_property src_info {type:XDC file:5 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15 [get_ports {c0_ddr4_dqs_t[1]}]    ; # IO_L4P_T0U_N6_DBC_AD7P_48
set_property src_info {type:XDC file:5 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L14 [get_ports {c0_ddr4_dqs_c[1]}]    ; # IO_L4N_T0U_N7_DBC_AD7N_48
set_property src_info {type:XDC file:5 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13 [get_ports {c0_ddr4_dqs_t[2]}]    ; # IO_L16P_T2U_N6_QBC_AD3P_48
set_property src_info {type:XDC file:5 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13 [get_ports {c0_ddr4_dqs_c[2]}]    ; # IO_L16N_T2U_N7_QBC_AD3N_48
set_property src_info {type:XDC file:5 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15 [get_ports {c0_ddr4_dqs_t[3]}]    ; # IO_L22P_T3U_N6_DBC_AD0P_48
set_property src_info {type:XDC file:5 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15 [get_ports {c0_ddr4_dqs_c[3]}]    ; # IO_L22N_T3U_N7_DBC_AD0N_48
set_property src_info {type:XDC file:5 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22 [get_ports {c0_ddr4_dqs_t[4]}]    ; # IO_L10P_T1U_N6_QBC_AD4P_46
set_property src_info {type:XDC file:5 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22 [get_ports {c0_ddr4_dqs_c[4]}]    ; # IO_L10N_T1U_N7_QBC_AD4N_46
set_property src_info {type:XDC file:5 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21 [get_ports {c0_ddr4_dqs_t[5]}]    ; # IO_L4P_T0U_N6_DBC_AD7P_46
set_property src_info {type:XDC file:5 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B21 [get_ports {c0_ddr4_dqs_c[5]}]    ; # IO_L4N_T0U_N7_DBC_AD7N_46
set_property src_info {type:XDC file:5 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K21 [get_ports {c0_ddr4_dqs_t[6]}]    ; # IO_L16P_T2U_N6_QBC_AD3P_46
set_property src_info {type:XDC file:5 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20 [get_ports {c0_ddr4_dqs_c[6]}]    ; # IO_L16N_T2U_N7_QBC_AD3N_46
set_property src_info {type:XDC file:5 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22 [get_ports {c0_ddr4_dqs_t[7]}]    ; # IO_L22P_T3U_N6_DBC_AD0P_46
set_property src_info {type:XDC file:5 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22 [get_ports {c0_ddr4_dqs_c[7]}]    ; # IO_L22N_T3U_N7_DBC_AD0N_46
set_property src_info {type:XDC file:5 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17 [get_ports {c0_ddr4_dqs_t[8]}]    ; # IO_L10P_T1U_N6_QBC_AD4P_48
set_property src_info {type:XDC file:5 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16 [get_ports {c0_ddr4_dqs_c[8]}]    ; # IO_L10N_T1U_N7_QBC_AD4N_48
set_property src_info {type:XDC file:5 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L10 [get_ports {c0_ddr4_dq[0]}]       ; # IO_L5P_T0U_N8_AD14P_47
set_property src_info {type:XDC file:5 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L9  [get_ports {c0_ddr4_dq[1]}]       ; # IO_L5N_T0U_N9_AD14N_47
set_property src_info {type:XDC file:5 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N9  [get_ports {c0_ddr4_dq[2]}]       ; # IO_L2P_T0L_N2_47
set_property src_info {type:XDC file:5 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M9  [get_ports {c0_ddr4_dq[3]}]       ; # IO_L2N_T0L_N3_47
set_property src_info {type:XDC file:5 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M10 [get_ports {c0_ddr4_dq[4]}]       ; # IO_L3N_T0L_N5_AD15N_47
set_property src_info {type:XDC file:5 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K11 [get_ports {c0_ddr4_dq[5]}]       ; # IO_L6P_T0U_N10_AD6P_47
set_property src_info {type:XDC file:5 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M11 [get_ports {c0_ddr4_dq[6]}]       ; # IO_L3P_T0L_N4_AD15P_47
set_property src_info {type:XDC file:5 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K10 [get_ports {c0_ddr4_dq[7]}]       ; # IO_L6N_T0U_N11_AD6N_47
set_property src_info {type:XDC file:5 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17 [get_ports {c0_ddr4_dq[8]}]       ; # IO_L6N_T0U_N11_AD6N_48
set_property src_info {type:XDC file:5 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M16 [get_ports {c0_ddr4_dq[9]}]       ; # IO_L3N_T0L_N5_AD15N_48
set_property src_info {type:XDC file:5 line:48 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M15 [get_ports {c0_ddr4_dq[10]}]      ; # IO_L5P_T0U_N8_AD14P_48
set_property src_info {type:XDC file:5 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M17 [get_ports {c0_ddr4_dq[11]}]      ; # IO_L6P_T0U_N10_AD6P_48
set_property src_info {type:XDC file:5 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M14 [get_ports {c0_ddr4_dq[12]}]      ; # IO_L5N_T0U_N9_AD14N_48
set_property src_info {type:XDC file:5 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N18 [get_ports {c0_ddr4_dq[13]}]      ; # IO_L2P_T0L_N2_48
set_property src_info {type:XDC file:5 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N16 [get_ports {c0_ddr4_dq[14]}]      ; # IO_L3P_T0L_N4_AD15P_48
set_property src_info {type:XDC file:5 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N17 [get_ports {c0_ddr4_dq[15]}]      ; # IO_L2N_T0L_N3_48
set_property src_info {type:XDC file:5 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15 [get_ports {c0_ddr4_dq[16]}]      ; # IO_L14P_T2L_N2_GC_48
set_property src_info {type:XDC file:5 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16 [get_ports {c0_ddr4_dq[17]}]      ; # IO_L17P_T2U_N8_AD10P_48
set_property src_info {type:XDC file:5 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14 [get_ports {c0_ddr4_dq[18]}]      ; # IO_L14N_T2L_N3_GC_48
set_property src_info {type:XDC file:5 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17 [get_ports {c0_ddr4_dq[19]}]      ; # IO_L18N_T2U_N11_AD2N_48
set_property src_info {type:XDC file:5 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16 [get_ports {c0_ddr4_dq[20]}]      ; # IO_L15N_T2L_N5_AD11N_48
set_property src_info {type:XDC file:5 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17 [get_ports {c0_ddr4_dq[21]}]      ; # IO_L18P_T2U_N10_AD2P_48
set_property src_info {type:XDC file:5 line:60 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15 [get_ports {c0_ddr4_dq[22]}]      ; # IO_L17N_T2U_N9_AD10N_48
set_property src_info {type:XDC file:5 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17 [get_ports {c0_ddr4_dq[23]}]      ; # IO_L15P_T2L_N4_AD11P_48
set_property src_info {type:XDC file:5 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17 [get_ports {c0_ddr4_dq[24]}]      ; # IO_L24N_T3U_N11_48
set_property src_info {type:XDC file:5 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16 [get_ports {c0_ddr4_dq[25]}]      ; # IO_L21P_T3L_N4_AD8P_48
set_property src_info {type:XDC file:5 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B16 [get_ports {c0_ddr4_dq[26]}]      ; # IO_L21N_T3L_N5_AD8N_48
set_property src_info {type:XDC file:5 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14 [get_ports {c0_ddr4_dq[27]}]      ; # IO_L23N_T3U_N9_48
set_property src_info {type:XDC file:5 line:66 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17 [get_ports {c0_ddr4_dq[28]}]      ; # IO_L24P_T3U_N10_48
set_property src_info {type:XDC file:5 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14 [get_ports {c0_ddr4_dq[29]}]      ; # IO_L23P_T3U_N8_48
set_property src_info {type:XDC file:5 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16 [get_ports {c0_ddr4_dq[30]}]      ; # IO_L20P_T3L_N2_AD1P_48
set_property src_info {type:XDC file:5 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15 [get_ports {c0_ddr4_dq[31]}]      ; # IO_L20N_T3L_N3_AD1N_48
set_property src_info {type:XDC file:5 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18 [get_ports {c0_ddr4_dq[32]}]      ; # IO_L9P_T1L_N4_AD12P_46
set_property src_info {type:XDC file:5 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20 [get_ports {c0_ddr4_dq[33]}]      ; # IO_L12P_T1U_N10_GC_46
set_property src_info {type:XDC file:5 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19 [get_ports {c0_ddr4_dq[34]}]      ; # IO_L12N_T1U_N11_GC_46
set_property src_info {type:XDC file:5 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21 [get_ports {c0_ddr4_dq[35]}]      ; # IO_L8N_T1L_N3_AD5N_46
set_property src_info {type:XDC file:5 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18 [get_ports {c0_ddr4_dq[36]}]      ; # IO_L9N_T1L_N5_AD12N_46
set_property src_info {type:XDC file:5 line:75 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19 [get_ports {c0_ddr4_dq[37]}]      ; # IO_L11N_T1U_N9_GC_46
set_property src_info {type:XDC file:5 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21 [get_ports {c0_ddr4_dq[38]}]      ; # IO_L8P_T1L_N2_AD5P_46
set_property src_info {type:XDC file:5 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20 [get_ports {c0_ddr4_dq[39]}]      ; # IO_L11P_T1U_N8_GC_46
set_property src_info {type:XDC file:5 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18 [get_ports {c0_ddr4_dq[40]}]      ; # IO_L5P_T0U_N8_AD14P_46
set_property src_info {type:XDC file:5 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22 [get_ports {c0_ddr4_dq[41]}]      ; # IO_L2P_T0L_N2_46
set_property src_info {type:XDC file:5 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19 [get_ports {c0_ddr4_dq[42]}]      ; # IO_L3P_T0L_N4_AD15P_46
set_property src_info {type:XDC file:5 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18 [get_ports {c0_ddr4_dq[43]}]      ; # IO_L3N_T0L_N5_AD15N_46
set_property src_info {type:XDC file:5 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19 [get_ports {c0_ddr4_dq[44]}]      ; # IO_L6P_T0U_N10_AD6P_46
set_property src_info {type:XDC file:5 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19 [get_ports {c0_ddr4_dq[45]}]      ; # IO_L6N_T0U_N11_AD6N_46
set_property src_info {type:XDC file:5 line:84 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22 [get_ports {c0_ddr4_dq[46]}]      ; # IO_L2N_T0L_N3_46
set_property src_info {type:XDC file:5 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18 [get_ports {c0_ddr4_dq[47]}]      ; # IO_L5N_T0U_N9_AD14N_46
set_property src_info {type:XDC file:5 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22 [get_ports {c0_ddr4_dq[48]}]      ; # IO_L14P_T2L_N2_GC_46
set_property src_info {type:XDC file:5 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J20 [get_ports {c0_ddr4_dq[49]}]      ; # IO_L15P_T2L_N4_AD11P_46
set_property src_info {type:XDC file:5 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19 [get_ports {c0_ddr4_dq[50]}]      ; # IO_L18P_T2U_N10_AD2P_46
set_property src_info {type:XDC file:5 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19 [get_ports {c0_ddr4_dq[51]}]      ; # IO_L15N_T2L_N5_AD11N_46
set_property src_info {type:XDC file:5 line:90 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18 [get_ports {c0_ddr4_dq[52]}]      ; # IO_L18N_T2U_N11_AD2N_46
set_property src_info {type:XDC file:5 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18 [get_ports {c0_ddr4_dq[53]}]      ; # IO_L17N_T2U_N9_AD10N_46
set_property src_info {type:XDC file:5 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21 [get_ports {c0_ddr4_dq[54]}]      ; # IO_L14N_T2L_N3_GC_46
set_property src_info {type:XDC file:5 line:93 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18 [get_ports {c0_ddr4_dq[55]}]      ; # IO_L17P_T2U_N8_AD10P_46
set_property src_info {type:XDC file:5 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20 [get_ports {c0_ddr4_dq[56]}]      ; # IO_L21N_T3L_N5_AD8N_46
set_property src_info {type:XDC file:5 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L18 [get_ports {c0_ddr4_dq[57]}]      ; # IO_L20N_T3L_N3_AD1N_46
set_property src_info {type:XDC file:5 line:96 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N19 [get_ports {c0_ddr4_dq[58]}]      ; # IO_L23P_T3U_N8_46
set_property src_info {type:XDC file:5 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M21 [get_ports {c0_ddr4_dq[59]}]      ; # IO_L24N_T3U_N11_46
set_property src_info {type:XDC file:5 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M19 [get_ports {c0_ddr4_dq[60]}]      ; # IO_L23N_T3U_N9_46
set_property src_info {type:XDC file:5 line:99 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {c0_ddr4_dq[61]}]      ; # IO_L24P_T3U_N10_46
set_property src_info {type:XDC file:5 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19 [get_ports {c0_ddr4_dq[62]}]      ; # IO_L20P_T3L_N2_AD1P_46
set_property src_info {type:XDC file:5 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20 [get_ports {c0_ddr4_dq[63]}]      ; # IO_L21P_T3L_N4_AD8P_46
set_property src_info {type:XDC file:5 line:102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16 [get_ports {c0_ddr4_dq[64]}]      ; # IO_L12N_T1U_N11_GC_48
set_property src_info {type:XDC file:5 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15 [get_ports {c0_ddr4_dq[65]}]      ; # IO_L11P_T1U_N8_GC_48
set_property src_info {type:XDC file:5 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16 [get_ports {c0_ddr4_dq[66]}]      ; # IO_L12P_T1U_N10_GC_48
set_property src_info {type:XDC file:5 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14 [get_ports {c0_ddr4_dq[67]}]      ; # IO_L9P_T1L_N4_AD12P_48
set_property src_info {type:XDC file:5 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13 [get_ports {c0_ddr4_dq[68]}]      ; # IO_L8N_T1L_N3_AD5N_48
set_property src_info {type:XDC file:5 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L13 [get_ports {c0_ddr4_dq[69]}]      ; # IO_L8P_T1L_N2_AD5P_48
set_property src_info {type:XDC file:5 line:108 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14 [get_ports {c0_ddr4_dq[70]}]      ; # IO_L9N_T1L_N5_AD12N_48
set_property src_info {type:XDC file:5 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15 [get_ports {c0_ddr4_dq[71]}]      ; # IO_L11N_T1U_N9_GC_48
set_property src_info {type:XDC file:5 line:111 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9  [get_ports {c0_ddr4_adr[0]}]      ; # IO_L14N_T2L_N3_GC_47
set_property src_info {type:XDC file:5 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G9  [get_ports {c0_ddr4_adr[1]}]      ; # IO_L14P_T2L_N2_GC_47
set_property src_info {type:XDC file:5 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G11 [get_ports {c0_ddr4_adr[2]}]      ; # IO_L12P_T1U_N10_GC_47
set_property src_info {type:XDC file:5 line:114 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11 [get_ports {c0_ddr4_adr[3]}]      ; # IO_L17N_T2U_N9_AD10N_47
set_property src_info {type:XDC file:5 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12 [get_ports {c0_ddr4_adr[4]}]      ; # IO_L18N_T2U_N11_AD2N_47
set_property src_info {type:XDC file:5 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10 [get_ports {c0_ddr4_adr[5]}]      ; # IO_L12N_T1U_N11_GC_47
set_property src_info {type:XDC file:5 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10 [get_ports {c0_ddr4_adr[6]}]      ; # IO_L13P_T2L_N0_GC_QBC_47
set_property src_info {type:XDC file:5 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J9  [get_ports {c0_ddr4_adr[7]}]      ; # IO_L9N_T1L_N5_AD12N_47
set_property src_info {type:XDC file:5 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J8  [get_ports {c0_ddr4_adr[8]}]      ; # IO_L7P_T1L_N0_QBC_AD13P_47
set_property src_info {type:XDC file:5 line:120 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12 [get_ports {c0_ddr4_adr[9]}]      ; # IO_L18P_T2U_N10_AD2P_47
set_property src_info {type:XDC file:5 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9  [get_ports {c0_ddr4_adr[10]}]     ; # IO_L19P_T3L_N0_DBC_AD9P_47
set_property src_info {type:XDC file:5 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H11 [get_ports {c0_ddr4_adr[11]}]     ; # IO_L11N_T1U_N9_GC_47
set_property src_info {type:XDC file:5 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E8  [get_ports {c0_ddr4_adr[12]}]     ; # IO_L15N_T2L_N5_AD11N_47
set_property src_info {type:XDC file:5 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11 [get_ports {c0_ddr4_adr[13]}]     ; # IO_L11P_T1U_N8_GC_47
set_property src_info {type:XDC file:5 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9  [get_ports {c0_ddr4_adr[14]}]     ; # IO_L19N_T3L_N1_DBC_AD9N_47
set_property src_info {type:XDC file:5 line:126 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11 [get_ports {c0_ddr4_adr[15]}]     ; # IO_L21N_T3L_N5_AD8N_47
set_property src_info {type:XDC file:5 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K12 [get_ports {c0_ddr4_adr[16]}]     ; # IO_T1U_N12_47
set_property src_info {type:XDC file:5 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12 [get_ports {c0_ddr4_ck_t[0]}]     ; # IO_L10P_T1U_N6_QBC_AD4P_47
set_property src_info {type:XDC file:5 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G12 [get_ports {c0_ddr4_ck_c[0]}]     ; # IO_L10N_T1U_N7_QBC_AD4N_47
set_property src_info {type:XDC file:5 line:132 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F8  [get_ports {c0_ddr4_ba[0]}]       ; # IO_L15P_T2L_N4_AD11P_47
set_property src_info {type:XDC file:5 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H8  [get_ports {c0_ddr4_ba[1]}]       ; # IO_L8N_T1L_N3_AD5N_47
set_property src_info {type:XDC file:5 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10 [get_ports {c0_ddr4_bg[0]}]       ; # IO_T2U_N12_47
set_property src_info {type:XDC file:5 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11 [get_ports {c0_ddr4_bg[1]}]       ; # IO_L17P_T2U_N8_AD10P_47
set_property src_info {type:XDC file:5 line:138 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10 [get_ports {c0_ddr4_cs_n[0]}]     ; # IO_L13N_T2L_N1_GC_QBC_47
set_property src_info {type:XDC file:5 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9  [get_ports {c0_ddr4_cke[0]}]      ; # IO_L20P_T3L_N2_AD1P_47
set_property src_info {type:XDC file:5 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10 [get_ports {c0_ddr4_odt[0]}]      ; # IO_L22N_T3U_N7_DBC_AD0N_47
set_property src_info {type:XDC file:5 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12 [get_ports {c0_ddr4_act_n}]       ; # IO_L23P_T3U_N8_47
set_property src_info {type:XDC file:5 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F7  [get_ports {c0_ddr4_reset_n}]     ; # IO_L16N_T2U_N7_QBC_AD3N_47
set_property src_info {type:XDC file:5 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N12 [get_ports {c0_ddr4_dm_dbi_n[0]}] ; # IO_L1P_T0L_N0_DBC_47
set_property src_info {type:XDC file:5 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P14 [get_ports {c0_ddr4_dm_dbi_n[1]}] ; # IO_L1P_T0L_N0_DBC_48
set_property src_info {type:XDC file:5 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15 [get_ports {c0_ddr4_dm_dbi_n[2]}] ; # IO_L13P_T2L_N0_GC_QBC_48
set_property src_info {type:XDC file:5 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D14 [get_ports {c0_ddr4_dm_dbi_n[3]}] ; # IO_L19P_T3L_N0_DBC_AD9P_48
set_property src_info {type:XDC file:5 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20 [get_ports {c0_ddr4_dm_dbi_n[4]}] ; # IO_L7P_T1L_N0_QBC_AD13P_46
set_property src_info {type:XDC file:5 line:150 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20 [get_ports {c0_ddr4_dm_dbi_n[5]}] ; # IO_L1P_T0L_N0_DBC_46
set_property src_info {type:XDC file:5 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22 [get_ports {c0_ddr4_dm_dbi_n[6]}] ; # IO_L13P_T2L_N0_GC_QBC_46
set_property src_info {type:XDC file:5 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {c0_ddr4_dm_dbi_n[7]}] ; # IO_L19P_T3L_N0_DBC_AD9P_46
set_property src_info {type:XDC file:5 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13 [get_ports {c0_ddr4_dm_dbi_n[8]}] ; # IO_L7P_T1L_N0_QBC_AD13P_48
set_property src_info {type:XDC file:6 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD [get_property IOSTANDARD [get_ports "c0_ddr4_cke[0]"]]  [get_ports "c0_ddr4_cke[1]"]
set_property src_info {type:XDC file:6 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD [get_property IOSTANDARD [get_ports "c0_ddr4_cs_n[0]"]] [get_ports "c0_ddr4_cs_n[1]"]
set_property src_info {type:XDC file:6 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD [get_property IOSTANDARD [get_ports "c0_ddr4_odt[0]"]]  [get_ports "c0_ddr4_odt[1]"]
set_property src_info {type:XDC file:6 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW [get_property SLEW [get_ports "c0_ddr4_cke[0]"]]  [get_ports "c0_ddr4_cke[1]"]
set_property src_info {type:XDC file:6 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW [get_property SLEW [get_ports "c0_ddr4_cs_n[0]"]] [get_ports "c0_ddr4_cs_n[1]"]
set_property src_info {type:XDC file:6 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW [get_property SLEW [get_ports "c0_ddr4_odt[0]"]]  [get_ports "c0_ddr4_odt[1]"]
set_property src_info {type:XDC file:6 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE [get_property OUTPUT_IMPEDANCE [get_ports "c0_ddr4_cke[0]"]]  [get_ports "c0_ddr4_cke[1]"]
set_property src_info {type:XDC file:6 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE [get_property OUTPUT_IMPEDANCE [get_ports "c0_ddr4_cs_n[0]"]] [get_ports "c0_ddr4_cs_n[1]"]
set_property src_info {type:XDC file:6 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property OUTPUT_IMPEDANCE [get_property OUTPUT_IMPEDANCE [get_ports "c0_ddr4_odt[0]"]]  [get_ports "c0_ddr4_odt[1]"]
set_property src_info {type:XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA7 [get_ports {pcie_clk_clk_p[0]}]
set_property src_info {type:XDC file:7 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ31 [get_ports reset_rtl]
