// Seed: 2405904274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 & id_4;
  wire  id_7;
  uwire id_9 = id_7;
  wand  id_10;
  assign id_6 = 1'd0;
  wire id_11;
  assign id_5 = 1 * 1 - id_7;
  wire id_12 = 1;
  assign id_3 = 1'b0 - id_10;
  wire id_13;
  assign id_10 = 1;
  always @(posedge 1) assign id_4 = 1;
  assign id_8 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_1, id_6, id_5, id_5, id_5, id_5
  );
  wire id_9;
  assign id_5 = id_3;
endmodule
