WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 200000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 200001 cycles: 50049 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 200001 cycles: 50049 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 500002 cycles: 290355 cumulative IPC: 1.722 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 500002 cycles: 290355 cumulative IPC: 1.722 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/454.calculix-104B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.722 instructions: 500002 cycles: 290355
CPU 0 Branch Prediction Accuracy: 63.89% MPKI: 32.51 Average ROB Occupancy at Mispredict: 21.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:         45 HIT:          0 MISS:         45
LLC LOAD         ACCESS:         44 HIT:          0 MISS:         44
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 96.4 cycles
cpu0_DTLB TOTAL        ACCESS:      95008 HIT:      95007 MISS:          1
cpu0_DTLB LOAD         ACCESS:      95008 HIT:      95007 MISS:          1
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 412 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     146897 HIT:     146850 MISS:         47
cpu0_L1D LOAD         ACCESS:     137624 HIT:     137578 MISS:         46
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       9272 HIT:       9272 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 122.1 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:         45 HIT:          0 MISS:         45
cpu0_L2C LOAD         ACCESS:         44 HIT:          0 MISS:         44
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 117.4 cycles
cpu0_STLB TOTAL        ACCESS:          1 HIT:          0 MISS:          1
cpu0_STLB LOAD         ACCESS:          1 HIT:          0 MISS:          1
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 403 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         30
  ROW_BUFFER_MISS:         15
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 200000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 200002 cycles: 50063 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 200002 cycles: 50063 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 500002 cycles: 262483 cumulative IPC: 1.905 (Simulation time: 00 hr 00 min 11 sec)
Simulation complete CPU 0 instructions: 500002 cycles: 262483 cumulative IPC: 1.905 (Simulation time: 00 hr 00 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/444.namd-321B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.905 instructions: 500002 cycles: 262483
CPU 0 Branch Prediction Accuracy: 70.03% MPKI: 16.52 Average ROB Occupancy at Mispredict: 12.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:        336 HIT:          0 MISS:        336
LLC LOAD         ACCESS:        326 HIT:          0 MISS:        326
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 143.3 cycles
cpu0_DTLB TOTAL        ACCESS:     106633 HIT:     106561 MISS:         72
cpu0_DTLB LOAD         ACCESS:     106633 HIT:     106561 MISS:         72
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.06 cycles
cpu0_ITLB TOTAL        ACCESS:         21 HIT:         21 MISS:          0
cpu0_ITLB LOAD         ACCESS:         21 HIT:         21 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     138310 HIT:     136526 MISS:       1784
cpu0_L1D LOAD         ACCESS:     112952 HIT:     111239 MISS:       1713
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      25341 HIT:      25284 MISS:         57
cpu0_L1D TRANSLATION  ACCESS:         17 HIT:          3 MISS:         14
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.92 cycles
cpu0_L1I TOTAL        ACCESS:         25 HIT:         25 MISS:          0
cpu0_L1I LOAD         ACCESS:         25 HIT:         25 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:        931 HIT:        595 MISS:        336
cpu0_L2C LOAD         ACCESS:        757 HIT:        431 MISS:        326
cpu0_L2C RFO          ACCESS:         38 HIT:         38 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        122 HIT:        122 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         14 HIT:          4 MISS:         10
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 164.3 cycles
cpu0_STLB TOTAL        ACCESS:         34 HIT:         17 MISS:         17
cpu0_STLB LOAD         ACCESS:         34 HIT:         17 MISS:         17
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 341.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        125
  ROW_BUFFER_MISS:        211
 AVG DBUS CONGESTED CYCLE: 3.913
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 200000
Simulation Instructions: 500000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 200000 cycles: 50054 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 200000 cycles: 50054 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 500000 cycles: 999515 cumulative IPC: 0.5002 (Simulation time: 00 hr 00 min 13 sec)
Simulation complete CPU 0 instructions: 500000 cycles: 999515 cumulative IPC: 0.5002 (Simulation time: 00 hr 00 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs tracer/458.sjeng-1088B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5002 instructions: 500000 cycles: 999515
CPU 0 Branch Prediction Accuracy: 49% MPKI: 113.1 Average ROB Occupancy at Mispredict: 1.597
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.014
BRANCH_INDIRECT: 1.28
BRANCH_CONDITIONAL: 111
BRANCH_DIRECT_CALL: 0.006
BRANCH_INDIRECT_CALL: 0.364
BRANCH_RETURN: 0.118

LLC TOTAL        ACCESS:        494 HIT:          0 MISS:        494
LLC LOAD         ACCESS:        239 HIT:          0 MISS:        239
LLC RFO          ACCESS:         80 HIT:          0 MISS:         80
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        175 HIT:          0 MISS:        175
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.6 cycles
cpu0_DTLB TOTAL        ACCESS:     137148 HIT:     135776 MISS:       1372
cpu0_DTLB LOAD         ACCESS:     137148 HIT:     135776 MISS:       1372
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 61.02 cycles
cpu0_ITLB TOTAL        ACCESS:      26888 HIT:      26888 MISS:          0
cpu0_ITLB LOAD         ACCESS:      26888 HIT:      26888 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     155986 HIT:     155177 MISS:        809
cpu0_L1D LOAD         ACCESS:     115404 HIT:     115148 MISS:        256
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      40380 HIT:      40008 MISS:        372
cpu0_L1D TRANSLATION  ACCESS:        202 HIT:         21 MISS:        181
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 112.5 cycles
cpu0_L1I TOTAL        ACCESS:      29343 HIT:      29337 MISS:          6
cpu0_L1I LOAD         ACCESS:      29343 HIT:      29337 MISS:          6
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 200 cycles
cpu0_L2C TOTAL        ACCESS:        640 HIT:        146 MISS:        494
cpu0_L2C LOAD         ACCESS:        251 HIT:         12 MISS:        239
cpu0_L2C RFO          ACCESS:        100 HIT:         20 MISS:         80
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        108 HIT:        108 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        181 HIT:          6 MISS:        175
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 177.6 cycles
cpu0_STLB TOTAL        ACCESS:       1068 HIT:        873 MISS:        195
cpu0_STLB LOAD         ACCESS:       1068 HIT:        873 MISS:        195
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 390.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         52
  ROW_BUFFER_MISS:        442
 AVG DBUS CONGESTED CYCLE: 3.712
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
