-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity RBM_interface is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    axis_control_in_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    axis_control_in_TVALID : IN STD_LOGIC;
    axis_control_in_TREADY : OUT STD_LOGIC;
    axis_control_in_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_control_in_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_control_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_sigmoid_switch_in_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    axis_sigmoid_switch_in_TVALID : IN STD_LOGIC;
    axis_sigmoid_switch_in_TREADY : OUT STD_LOGIC;
    axis_sigmoid_switch_in_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_sigmoid_switch_in_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_sigmoid_switch_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_vector_in_len_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    axis_vector_in_len_in_TVALID : IN STD_LOGIC;
    axis_vector_in_len_in_TREADY : OUT STD_LOGIC;
    axis_vector_in_len_in_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    axis_vector_in_len_in_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    axis_vector_in_len_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_vector_out_len_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    axis_vector_out_len_in_TVALID : IN STD_LOGIC;
    axis_vector_out_len_in_TREADY : OUT STD_LOGIC;
    axis_vector_out_len_in_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    axis_vector_out_len_in_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    axis_vector_out_len_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_vector_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    axis_vector_in_TVALID : IN STD_LOGIC;
    axis_vector_in_TREADY : OUT STD_LOGIC;
    axis_vector_in_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    axis_vector_in_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    axis_vector_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_weight_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    axis_weight_in_TVALID : IN STD_LOGIC;
    axis_weight_in_TREADY : OUT STD_LOGIC;
    axis_weight_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    axis_weight_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    axis_weight_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_bias_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    axis_bias_in_TVALID : IN STD_LOGIC;
    axis_bias_in_TREADY : OUT STD_LOGIC;
    axis_bias_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    axis_bias_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    axis_bias_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    axis_vector_out_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    axis_vector_out_TVALID : OUT STD_LOGIC;
    axis_vector_out_TREADY : IN STD_LOGIC;
    axis_vector_out_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    axis_vector_out_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    axis_vector_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_control_in_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_control_in_TVALID : OUT STD_LOGIC;
    stream_control_in_TREADY : IN STD_LOGIC;
    stream_sigmoid_switch_in_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    stream_sigmoid_switch_in_TVALID : OUT STD_LOGIC;
    stream_sigmoid_switch_in_TREADY : IN STD_LOGIC;
    stream_vector_in_len_in_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_vector_in_len_in_TVALID : OUT STD_LOGIC;
    stream_vector_in_len_in_TREADY : IN STD_LOGIC;
    stream_vector_out_len_in_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    stream_vector_out_len_in_TVALID : OUT STD_LOGIC;
    stream_vector_out_len_in_TREADY : IN STD_LOGIC;
    stream_vector_in_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_vector_in_TVALID : OUT STD_LOGIC;
    stream_vector_in_TREADY : IN STD_LOGIC;
    stream_weight_in_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_weight_in_TVALID : OUT STD_LOGIC;
    stream_weight_in_TREADY : IN STD_LOGIC;
    stream_bias_in_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    stream_bias_in_TVALID : OUT STD_LOGIC;
    stream_bias_in_TREADY : IN STD_LOGIC;
    stream_vector_out_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    stream_vector_out_TVALID : IN STD_LOGIC;
    stream_vector_out_TREADY : OUT STD_LOGIC );
end;


architecture behav of RBM_interface is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "RBM_interface_RBM_interface,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=8.908000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2020,HLS_SYN_LUT=3239,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_1A : STD_LOGIC_VECTOR (11 downto 0) := "000000011010";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv48_FFFFFFFFFFFF : STD_LOGIC_VECTOR (47 downto 0) := "111111111111111111111111111111111111111111111111";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_16 : STD_LOGIC_VECTOR (11 downto 0) := "000000010110";
    constant ap_const_lv12_FEA : STD_LOGIC_VECTOR (11 downto 0) := "111111101010";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_19 : STD_LOGIC_VECTOR (11 downto 0) := "000000011001";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv12_FE6 : STD_LOGIC_VECTOR (11 downto 0) := "111111100110";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv25_1FFFFFF : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111111111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_1C : STD_LOGIC_VECTOR (7 downto 0) := "00011100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal axis_control_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_nbreadreq_fu_252_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_sigmoid_switch_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_1_nbreadreq_fu_278_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_vector_in_len_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_2_nbreadreq_fu_304_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_vector_out_len_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_3_nbreadreq_fu_330_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_vector_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_4_nbreadreq_fu_356_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_weight_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_5_nbreadreq_fu_382_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_bias_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_7_nbreadreq_fu_408_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal axis_vector_out_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp_6_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1418_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_6_reg_1418_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_control_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_reg_1340 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1340_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1340_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_sigmoid_switch_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_1_reg_1349 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1349_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1349_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_vector_in_len_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_2_reg_1358 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1358_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1358_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_vector_out_len_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_3_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1367_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1367_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_vector_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_4_reg_1376 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1376_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1376_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_weight_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_5_reg_1390 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1390_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1390_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_bias_in_TDATA_blk_n : STD_LOGIC;
    signal tmp_7_reg_1404 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1404_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1404_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_vector_out_TDATA_blk_n : STD_LOGIC;
    signal tmp_6_nbreadreq_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal regslice_both_axis_vector_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_control_in_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_sigmoid_switch_in_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_vector_in_len_in_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_vector_out_len_in_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_vector_in_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_weight_in_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_bias_in_U_apdone_blk : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_1340_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_reg_1344 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_V_reg_1344_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_V_reg_1344_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_1349_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_1_reg_1353 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_V_1_reg_1353_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_V_1_reg_1353_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_1358_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln186_fu_533_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_reg_1362 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_reg_1362_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_reg_1362_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_reg_1367_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln186_1_fu_541_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_1_reg_1371 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_1_reg_1371_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln186_1_reg_1371_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_reg_1376_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_4_reg_1380 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_V_4_reg_1380_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_V_4_reg_1380_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_last_V_1_reg_1385 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_1385_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_1385_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1390_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_1394 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_reg_1394_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_reg_1394_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_1404_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_reg_1408 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_1408_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_1408_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_1418_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_data_h_axis_last_reg_1422 : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_data_h_axis_last_reg_1422_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_data_h_axis_last_reg_1422_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1090_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1090_reg_1427 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1090_reg_1427_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1090_reg_1427_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_fu_589_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_reg_1432 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_reg_1432_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_reg_1432_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_2_fu_603_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_V_2_reg_1437 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_V_2_reg_1437_pp0_iter1_reg : STD_LOGIC_VECTOR (47 downto 0);
    signal l_fu_641_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_reg_1445 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1098_fu_645_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1098_reg_1450 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1098_reg_1450_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1098_reg_1450_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_reg_1455 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln554_fu_679_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln554_reg_1460 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln560_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_1465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_reg_1465_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_fu_689_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_reg_1472 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_13_reg_1480 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln554_1_fu_725_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln554_1_reg_1485 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln560_1_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_1_reg_1490 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln560_1_reg_1490_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_1_fu_735_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_reg_1497 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln570_1_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln570_1_reg_1504 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1099_fu_747_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1099_reg_1510 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_844_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln_reg_1516 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1109_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1109_reg_1521 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_2_fu_875_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_2_reg_1526 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln570_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln570_reg_1531 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln574_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln574_reg_1536 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln571_fu_959_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln571_reg_1541 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln570_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln570_reg_1546 : STD_LOGIC_VECTOR (0 downto 0);
    signal man_V_5_fu_1001_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_5_reg_1551 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln574_1_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln574_1_reg_1556 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln575_fu_1040_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln575_reg_1561 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln571_1_fu_1079_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln571_1_reg_1566 : STD_LOGIC_VECTOR (47 downto 0);
    signal and_ln570_1_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln570_1_reg_1571 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_4_reg_1576 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_9_reg_1581 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_515_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_data_h_data_V_fu_571_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_V_fu_597_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_s_fu_611_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_16_fu_621_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal sext_ln1204_fu_629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_633_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_fu_649_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_fu_665_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln544_fu_653_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln455_fu_675_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_1_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_1_fu_711_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln544_1_fu_699_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln455_1_fu_721_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lsb_index_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_758_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1102_fu_774_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln1102_fu_778_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1102_fu_784_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln1102_fu_788_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_8_fu_794_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal icmp_ln1101_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1102_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_3_fu_825_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1104_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1104_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1104_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_12_fu_858_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln558_fu_865_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_869_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln570_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln570_fu_887_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln570_fu_892_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_897_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln572_fu_914_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln570cast_fu_930_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln592_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln593_fu_934_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln571_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln560_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln571_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln592_fu_940_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal or_ln571_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_984_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln558_1_fu_991_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_4_fu_995_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln570_1_fu_1008_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln570_1_fu_1013_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_fu_1018_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln572_1_fu_1030_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln593_fu_1050_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal icmp_ln592_1_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln593_1_fu_1054_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal icmp_ln571_1_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln560_1_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln571_1_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln592_1_fu_1060_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal or_ln571_1_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln571_1_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1109_fu_1103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1109_fu_1108_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln1110_fu_1117_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1110_fu_1122_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln1109_fu_1112_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln1110_fu_1126_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal m_fu_1131_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln1106_fu_1138_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal zext_ln1116_fu_1142_p1 : STD_LOGIC_VECTOR (48 downto 0);
    signal m_1_fu_1145_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_s_fu_1177_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln575_fu_1188_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln575_fu_1191_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_12_fu_1200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln575_fu_1196_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln577_fu_1207_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln574_fu_1215_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln570_fu_1222_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal select_ln560_fu_1228_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln575_1_fu_1240_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln575_1_fu_1243_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_15_fu_1252_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln575_1_fu_1248_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln577_1_fu_1259_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln574_1_fu_1267_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln570_2_fu_1274_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln1119_fu_1298_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1098_fu_1291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1124_fu_1303_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1106_1_fu_1288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_1309_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_17_fu_1316_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_2_fu_1328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_515_ce : STD_LOGIC;
    signal grp_fu_518_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_axis_control_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_control_in_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal axis_control_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_control_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_control_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_control_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_control_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_control_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_control_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_control_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_control_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_control_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_control_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_control_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_control_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_control_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_control_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_sigmoid_switch_in_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal axis_sigmoid_switch_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_sigmoid_switch_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_sigmoid_switch_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_sigmoid_switch_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_sigmoid_switch_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_sigmoid_switch_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_sigmoid_switch_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_sigmoid_switch_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_sigmoid_switch_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_len_in_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal axis_vector_in_len_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_vector_in_len_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_len_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_axis_vector_in_len_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_len_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_axis_vector_in_len_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_len_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_vector_in_len_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_in_len_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_out_len_in_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal axis_vector_out_len_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_vector_out_len_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_out_len_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_axis_vector_out_len_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_out_len_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_axis_vector_out_len_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_out_len_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_vector_out_len_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_out_len_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal axis_vector_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_vector_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_axis_vector_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_axis_vector_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_vector_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_vector_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_weight_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal axis_weight_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_weight_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_weight_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_axis_weight_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_weight_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_axis_weight_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_weight_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_weight_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_weight_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal axis_bias_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal axis_bias_in_TVALID_int_regslice : STD_LOGIC;
    signal axis_bias_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal axis_bias_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_axis_bias_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal axis_bias_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_axis_bias_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal axis_bias_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_axis_bias_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_bias_in_V_last_V_U_ack_in : STD_LOGIC;
    signal axis_vector_out_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal axis_vector_out_TVALID_int_regslice : STD_LOGIC;
    signal axis_vector_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_axis_vector_out_V_last_V_U_vld_out : STD_LOGIC;
    signal stream_control_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_control_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_control_in_U_vld_out : STD_LOGIC;
    signal stream_sigmoid_switch_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_sigmoid_switch_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_sigmoid_switch_in_U_vld_out : STD_LOGIC;
    signal stream_vector_in_len_in_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_vector_in_len_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_vector_in_len_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_vector_in_len_in_U_vld_out : STD_LOGIC;
    signal stream_vector_out_len_in_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal stream_vector_out_len_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_vector_out_len_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_vector_out_len_in_U_vld_out : STD_LOGIC;
    signal stream_vector_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_vector_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_vector_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_vector_in_U_vld_out : STD_LOGIC;
    signal stream_weight_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_weight_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_weight_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_weight_in_U_vld_out : STD_LOGIC;
    signal stream_bias_in_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal stream_bias_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_bias_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_bias_in_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_vector_out_U_apdone_blk : STD_LOGIC;
    signal stream_vector_out_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal stream_vector_out_TVALID_int_regslice : STD_LOGIC;
    signal stream_vector_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_vector_out_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component RBM_interface_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component RBM_interface_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    fpext_32ns_64_2_no_dsp_1_U1 : component RBM_interface_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_515_p0,
        ce => grp_fu_515_ce,
        dout => grp_fu_515_p1);

    fpext_32ns_64_2_no_dsp_1_U2 : component RBM_interface_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_518_p0,
        ce => grp_fu_518_ce,
        dout => grp_fu_518_p1);

    regslice_both_axis_control_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_control_in_TDATA,
        vld_in => axis_control_in_TVALID,
        ack_in => regslice_both_axis_control_in_V_data_V_U_ack_in,
        data_out => axis_control_in_TDATA_int_regslice,
        vld_out => axis_control_in_TVALID_int_regslice,
        ack_out => axis_control_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_control_in_V_data_V_U_apdone_blk);

    regslice_both_axis_control_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_control_in_TKEEP,
        vld_in => axis_control_in_TVALID,
        ack_in => regslice_both_axis_control_in_V_keep_V_U_ack_in,
        data_out => axis_control_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_control_in_V_keep_V_U_vld_out,
        ack_out => axis_control_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_control_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_control_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_control_in_TSTRB,
        vld_in => axis_control_in_TVALID,
        ack_in => regslice_both_axis_control_in_V_strb_V_U_ack_in,
        data_out => axis_control_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_control_in_V_strb_V_U_vld_out,
        ack_out => axis_control_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_control_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_control_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_control_in_TLAST,
        vld_in => axis_control_in_TVALID,
        ack_in => regslice_both_axis_control_in_V_last_V_U_ack_in,
        data_out => axis_control_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_control_in_V_last_V_U_vld_out,
        ack_out => axis_control_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_control_in_V_last_V_U_apdone_blk);

    regslice_both_axis_sigmoid_switch_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_sigmoid_switch_in_TDATA,
        vld_in => axis_sigmoid_switch_in_TVALID,
        ack_in => regslice_both_axis_sigmoid_switch_in_V_data_V_U_ack_in,
        data_out => axis_sigmoid_switch_in_TDATA_int_regslice,
        vld_out => axis_sigmoid_switch_in_TVALID_int_regslice,
        ack_out => axis_sigmoid_switch_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_sigmoid_switch_in_V_data_V_U_apdone_blk);

    regslice_both_axis_sigmoid_switch_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_sigmoid_switch_in_TKEEP,
        vld_in => axis_sigmoid_switch_in_TVALID,
        ack_in => regslice_both_axis_sigmoid_switch_in_V_keep_V_U_ack_in,
        data_out => axis_sigmoid_switch_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_sigmoid_switch_in_V_keep_V_U_vld_out,
        ack_out => axis_sigmoid_switch_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_sigmoid_switch_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_sigmoid_switch_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_sigmoid_switch_in_TSTRB,
        vld_in => axis_sigmoid_switch_in_TVALID,
        ack_in => regslice_both_axis_sigmoid_switch_in_V_strb_V_U_ack_in,
        data_out => axis_sigmoid_switch_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_sigmoid_switch_in_V_strb_V_U_vld_out,
        ack_out => axis_sigmoid_switch_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_sigmoid_switch_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_sigmoid_switch_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_sigmoid_switch_in_TLAST,
        vld_in => axis_sigmoid_switch_in_TVALID,
        ack_in => regslice_both_axis_sigmoid_switch_in_V_last_V_U_ack_in,
        data_out => axis_sigmoid_switch_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_sigmoid_switch_in_V_last_V_U_vld_out,
        ack_out => axis_sigmoid_switch_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_sigmoid_switch_in_V_last_V_U_apdone_blk);

    regslice_both_axis_vector_in_len_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_len_in_TDATA,
        vld_in => axis_vector_in_len_in_TVALID,
        ack_in => regslice_both_axis_vector_in_len_in_V_data_V_U_ack_in,
        data_out => axis_vector_in_len_in_TDATA_int_regslice,
        vld_out => axis_vector_in_len_in_TVALID_int_regslice,
        ack_out => axis_vector_in_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_len_in_V_data_V_U_apdone_blk);

    regslice_both_axis_vector_in_len_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_len_in_TKEEP,
        vld_in => axis_vector_in_len_in_TVALID,
        ack_in => regslice_both_axis_vector_in_len_in_V_keep_V_U_ack_in,
        data_out => axis_vector_in_len_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_vector_in_len_in_V_keep_V_U_vld_out,
        ack_out => axis_vector_in_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_len_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_vector_in_len_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_len_in_TSTRB,
        vld_in => axis_vector_in_len_in_TVALID,
        ack_in => regslice_both_axis_vector_in_len_in_V_strb_V_U_ack_in,
        data_out => axis_vector_in_len_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_vector_in_len_in_V_strb_V_U_vld_out,
        ack_out => axis_vector_in_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_len_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_vector_in_len_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_len_in_TLAST,
        vld_in => axis_vector_in_len_in_TVALID,
        ack_in => regslice_both_axis_vector_in_len_in_V_last_V_U_ack_in,
        data_out => axis_vector_in_len_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_vector_in_len_in_V_last_V_U_vld_out,
        ack_out => axis_vector_in_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_len_in_V_last_V_U_apdone_blk);

    regslice_both_axis_vector_out_len_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_out_len_in_TDATA,
        vld_in => axis_vector_out_len_in_TVALID,
        ack_in => regslice_both_axis_vector_out_len_in_V_data_V_U_ack_in,
        data_out => axis_vector_out_len_in_TDATA_int_regslice,
        vld_out => axis_vector_out_len_in_TVALID_int_regslice,
        ack_out => axis_vector_out_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_out_len_in_V_data_V_U_apdone_blk);

    regslice_both_axis_vector_out_len_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_out_len_in_TKEEP,
        vld_in => axis_vector_out_len_in_TVALID,
        ack_in => regslice_both_axis_vector_out_len_in_V_keep_V_U_ack_in,
        data_out => axis_vector_out_len_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_vector_out_len_in_V_keep_V_U_vld_out,
        ack_out => axis_vector_out_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_out_len_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_vector_out_len_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_out_len_in_TSTRB,
        vld_in => axis_vector_out_len_in_TVALID,
        ack_in => regslice_both_axis_vector_out_len_in_V_strb_V_U_ack_in,
        data_out => axis_vector_out_len_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_vector_out_len_in_V_strb_V_U_vld_out,
        ack_out => axis_vector_out_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_out_len_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_vector_out_len_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_out_len_in_TLAST,
        vld_in => axis_vector_out_len_in_TVALID,
        ack_in => regslice_both_axis_vector_out_len_in_V_last_V_U_ack_in,
        data_out => axis_vector_out_len_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_vector_out_len_in_V_last_V_U_vld_out,
        ack_out => axis_vector_out_len_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_out_len_in_V_last_V_U_apdone_blk);

    regslice_both_axis_vector_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_TDATA,
        vld_in => axis_vector_in_TVALID,
        ack_in => regslice_both_axis_vector_in_V_data_V_U_ack_in,
        data_out => axis_vector_in_TDATA_int_regslice,
        vld_out => axis_vector_in_TVALID_int_regslice,
        ack_out => axis_vector_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_V_data_V_U_apdone_blk);

    regslice_both_axis_vector_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_TKEEP,
        vld_in => axis_vector_in_TVALID,
        ack_in => regslice_both_axis_vector_in_V_keep_V_U_ack_in,
        data_out => axis_vector_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_vector_in_V_keep_V_U_vld_out,
        ack_out => axis_vector_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_vector_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_TSTRB,
        vld_in => axis_vector_in_TVALID,
        ack_in => regslice_both_axis_vector_in_V_strb_V_U_ack_in,
        data_out => axis_vector_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_vector_in_V_strb_V_U_vld_out,
        ack_out => axis_vector_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_vector_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_in_TLAST,
        vld_in => axis_vector_in_TVALID,
        ack_in => regslice_both_axis_vector_in_V_last_V_U_ack_in,
        data_out => axis_vector_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_vector_in_V_last_V_U_vld_out,
        ack_out => axis_vector_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_vector_in_V_last_V_U_apdone_blk);

    regslice_both_axis_weight_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_weight_in_TDATA,
        vld_in => axis_weight_in_TVALID,
        ack_in => regslice_both_axis_weight_in_V_data_V_U_ack_in,
        data_out => axis_weight_in_TDATA_int_regslice,
        vld_out => axis_weight_in_TVALID_int_regslice,
        ack_out => axis_weight_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_weight_in_V_data_V_U_apdone_blk);

    regslice_both_axis_weight_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_weight_in_TKEEP,
        vld_in => axis_weight_in_TVALID,
        ack_in => regslice_both_axis_weight_in_V_keep_V_U_ack_in,
        data_out => axis_weight_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_weight_in_V_keep_V_U_vld_out,
        ack_out => axis_weight_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_weight_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_weight_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_weight_in_TSTRB,
        vld_in => axis_weight_in_TVALID,
        ack_in => regslice_both_axis_weight_in_V_strb_V_U_ack_in,
        data_out => axis_weight_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_weight_in_V_strb_V_U_vld_out,
        ack_out => axis_weight_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_weight_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_weight_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_weight_in_TLAST,
        vld_in => axis_weight_in_TVALID,
        ack_in => regslice_both_axis_weight_in_V_last_V_U_ack_in,
        data_out => axis_weight_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_weight_in_V_last_V_U_vld_out,
        ack_out => axis_weight_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_weight_in_V_last_V_U_apdone_blk);

    regslice_both_axis_bias_in_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_bias_in_TDATA,
        vld_in => axis_bias_in_TVALID,
        ack_in => regslice_both_axis_bias_in_V_data_V_U_ack_in,
        data_out => axis_bias_in_TDATA_int_regslice,
        vld_out => axis_bias_in_TVALID_int_regslice,
        ack_out => axis_bias_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_bias_in_V_data_V_U_apdone_blk);

    regslice_both_axis_bias_in_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_bias_in_TKEEP,
        vld_in => axis_bias_in_TVALID,
        ack_in => regslice_both_axis_bias_in_V_keep_V_U_ack_in,
        data_out => axis_bias_in_TKEEP_int_regslice,
        vld_out => regslice_both_axis_bias_in_V_keep_V_U_vld_out,
        ack_out => axis_bias_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_bias_in_V_keep_V_U_apdone_blk);

    regslice_both_axis_bias_in_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_bias_in_TSTRB,
        vld_in => axis_bias_in_TVALID,
        ack_in => regslice_both_axis_bias_in_V_strb_V_U_ack_in,
        data_out => axis_bias_in_TSTRB_int_regslice,
        vld_out => regslice_both_axis_bias_in_V_strb_V_U_vld_out,
        ack_out => axis_bias_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_bias_in_V_strb_V_U_apdone_blk);

    regslice_both_axis_bias_in_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_bias_in_TLAST,
        vld_in => axis_bias_in_TVALID,
        ack_in => regslice_both_axis_bias_in_V_last_V_U_ack_in,
        data_out => axis_bias_in_TLAST_int_regslice,
        vld_out => regslice_both_axis_bias_in_V_last_V_U_vld_out,
        ack_out => axis_bias_in_TREADY_int_regslice,
        apdone_blk => regslice_both_axis_bias_in_V_last_V_U_apdone_blk);

    regslice_both_axis_vector_out_V_data_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => axis_vector_out_TDATA_int_regslice,
        vld_in => axis_vector_out_TVALID_int_regslice,
        ack_in => axis_vector_out_TREADY_int_regslice,
        data_out => axis_vector_out_TDATA,
        vld_out => regslice_both_axis_vector_out_V_data_V_U_vld_out,
        ack_out => axis_vector_out_TREADY,
        apdone_blk => regslice_both_axis_vector_out_V_data_V_U_apdone_blk);

    regslice_both_axis_vector_out_V_keep_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => axis_vector_out_TVALID_int_regslice,
        ack_in => regslice_both_axis_vector_out_V_keep_V_U_ack_in_dummy,
        data_out => axis_vector_out_TKEEP,
        vld_out => regslice_both_axis_vector_out_V_keep_V_U_vld_out,
        ack_out => axis_vector_out_TREADY,
        apdone_blk => regslice_both_axis_vector_out_V_keep_V_U_apdone_blk);

    regslice_both_axis_vector_out_V_strb_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => axis_vector_out_TVALID_int_regslice,
        ack_in => regslice_both_axis_vector_out_V_strb_V_U_ack_in_dummy,
        data_out => axis_vector_out_TSTRB,
        vld_out => regslice_both_axis_vector_out_V_strb_V_U_vld_out,
        ack_out => axis_vector_out_TREADY,
        apdone_blk => regslice_both_axis_vector_out_V_strb_V_U_apdone_blk);

    regslice_both_axis_vector_out_V_last_V_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_data_h_axis_last_reg_1422_pp0_iter2_reg,
        vld_in => axis_vector_out_TVALID_int_regslice,
        ack_in => regslice_both_axis_vector_out_V_last_V_U_ack_in_dummy,
        data_out => axis_vector_out_TLAST,
        vld_out => regslice_both_axis_vector_out_V_last_V_U_vld_out,
        ack_out => axis_vector_out_TREADY,
        apdone_blk => regslice_both_axis_vector_out_V_last_V_U_apdone_blk);

    regslice_both_stream_control_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_data_V_reg_1344_pp0_iter2_reg,
        vld_in => stream_control_in_TVALID_int_regslice,
        ack_in => stream_control_in_TREADY_int_regslice,
        data_out => stream_control_in_TDATA,
        vld_out => regslice_both_stream_control_in_U_vld_out,
        ack_out => stream_control_in_TREADY,
        apdone_blk => regslice_both_stream_control_in_U_apdone_blk);

    regslice_both_stream_sigmoid_switch_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_data_V_1_reg_1353_pp0_iter2_reg,
        vld_in => stream_sigmoid_switch_in_TVALID_int_regslice,
        ack_in => stream_sigmoid_switch_in_TREADY_int_regslice,
        data_out => stream_sigmoid_switch_in_TDATA,
        vld_out => regslice_both_stream_sigmoid_switch_in_U_vld_out,
        ack_out => stream_sigmoid_switch_in_TREADY,
        apdone_blk => regslice_both_stream_sigmoid_switch_in_U_apdone_blk);

    regslice_both_stream_vector_in_len_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_vector_in_len_in_TDATA_int_regslice,
        vld_in => stream_vector_in_len_in_TVALID_int_regslice,
        ack_in => stream_vector_in_len_in_TREADY_int_regslice,
        data_out => stream_vector_in_len_in_TDATA,
        vld_out => regslice_both_stream_vector_in_len_in_U_vld_out,
        ack_out => stream_vector_in_len_in_TREADY,
        apdone_blk => regslice_both_stream_vector_in_len_in_U_apdone_blk);

    regslice_both_stream_vector_out_len_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_vector_out_len_in_TDATA_int_regslice,
        vld_in => stream_vector_out_len_in_TVALID_int_regslice,
        ack_in => stream_vector_out_len_in_TREADY_int_regslice,
        data_out => stream_vector_out_len_in_TDATA,
        vld_out => regslice_both_stream_vector_out_len_in_U_vld_out,
        ack_out => stream_vector_out_len_in_TREADY,
        apdone_blk => regslice_both_stream_vector_out_len_in_U_apdone_blk);

    regslice_both_stream_vector_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_vector_in_TDATA_int_regslice,
        vld_in => stream_vector_in_TVALID_int_regslice,
        ack_in => stream_vector_in_TREADY_int_regslice,
        data_out => stream_vector_in_TDATA,
        vld_out => regslice_both_stream_vector_in_U_vld_out,
        ack_out => stream_vector_in_TREADY,
        apdone_blk => regslice_both_stream_vector_in_U_apdone_blk);

    regslice_both_stream_weight_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_weight_in_TDATA_int_regslice,
        vld_in => stream_weight_in_TVALID_int_regslice,
        ack_in => stream_weight_in_TREADY_int_regslice,
        data_out => stream_weight_in_TDATA,
        vld_out => regslice_both_stream_weight_in_U_vld_out,
        ack_out => stream_weight_in_TREADY,
        apdone_blk => regslice_both_stream_weight_in_U_apdone_blk);

    regslice_both_stream_bias_in_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_bias_in_TDATA_int_regslice,
        vld_in => stream_bias_in_TVALID_int_regslice,
        ack_in => stream_bias_in_TREADY_int_regslice,
        data_out => stream_bias_in_TDATA,
        vld_out => regslice_both_stream_bias_in_U_vld_out,
        ack_out => stream_bias_in_TREADY,
        apdone_blk => regslice_both_stream_bias_in_U_apdone_blk);

    regslice_both_stream_vector_out_U : component RBM_interface_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_vector_out_TDATA,
        vld_in => stream_vector_out_TVALID,
        ack_in => regslice_both_stream_vector_out_U_ack_in,
        data_out => stream_vector_out_TDATA_int_regslice,
        vld_out => stream_vector_out_TVALID_int_regslice,
        ack_out => stream_vector_out_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_vector_out_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_7_reg_1404 = ap_const_lv1_1))) then
                F2_1_reg_1497 <= F2_1_fu_735_p2;
                icmp_ln560_1_reg_1490 <= icmp_ln560_1_fu_729_p2;
                icmp_ln570_1_reg_1504 <= icmp_ln570_1_fu_741_p2;
                p_Result_13_reg_1480 <= ireg_1_fu_695_p1(63 downto 63);
                trunc_ln554_1_reg_1485 <= trunc_ln554_1_fu_725_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_5_reg_1390 = ap_const_lv1_1))) then
                F2_reg_1472 <= F2_fu_689_p2;
                icmp_ln560_reg_1465 <= icmp_ln560_fu_683_p2;
                p_Result_11_reg_1455 <= ireg_fu_649_p1(63 downto 63);
                trunc_ln554_reg_1460 <= trunc_ln554_fu_679_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_1_reg_1490 = ap_const_lv1_0) and (tmp_7_reg_1404_pp0_iter1_reg = ap_const_lv1_1))) then
                and_ln570_1_reg_1571 <= and_ln570_1_fu_1098_p2;
                icmp_ln574_1_reg_1556 <= icmp_ln574_1_fu_1034_p2;
                man_V_5_reg_1551 <= man_V_5_fu_1001_p3;
                select_ln571_1_reg_1566 <= select_ln571_1_fu_1079_p3;
                sext_ln575_reg_1561 <= sext_ln575_fu_1040_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln560_reg_1465 = ap_const_lv1_0) and (tmp_5_reg_1390_pp0_iter1_reg = ap_const_lv1_1))) then
                and_ln570_reg_1546 <= and_ln570_fu_978_p2;
                icmp_ln574_reg_1536 <= icmp_ln574_fu_918_p2;
                man_V_2_reg_1526 <= man_V_2_fu_875_p3;
                select_ln571_reg_1541 <= select_ln571_fu_959_p3;
                sext_ln570_reg_1531 <= sext_ln570_fu_905_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1090_reg_1427 <= icmp_ln1090_fu_583_p2;
                l_reg_1445 <= l_fu_641_p1;
                p_Result_15_reg_1432 <= stream_vector_out_TDATA_int_regslice(47 downto 47);
                stream_data_h_axis_last_reg_1422 <= stream_vector_out_TDATA_int_regslice(64 downto 64);
                tmp_V_2_reg_1437 <= tmp_V_2_fu_603_p3;
                trunc_ln1098_reg_1450 <= trunc_ln1098_fu_645_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1090_reg_1427_pp0_iter1_reg <= icmp_ln1090_reg_1427;
                p_2_reg_1408_pp0_iter1_reg <= p_2_reg_1408;
                p_Result_15_reg_1432_pp0_iter1_reg <= p_Result_15_reg_1432;
                p_s_reg_1394_pp0_iter1_reg <= p_s_reg_1394;
                stream_data_h_axis_last_reg_1422_pp0_iter1_reg <= stream_data_h_axis_last_reg_1422;
                tmp_1_reg_1349 <= tmp_1_nbreadreq_fu_278_p6;
                tmp_1_reg_1349_pp0_iter1_reg <= tmp_1_reg_1349;
                tmp_2_reg_1358 <= tmp_2_nbreadreq_fu_304_p6;
                tmp_2_reg_1358_pp0_iter1_reg <= tmp_2_reg_1358;
                tmp_3_reg_1367 <= tmp_3_nbreadreq_fu_330_p6;
                tmp_3_reg_1367_pp0_iter1_reg <= tmp_3_reg_1367;
                tmp_4_reg_1376 <= tmp_4_nbreadreq_fu_356_p6;
                tmp_4_reg_1376_pp0_iter1_reg <= tmp_4_reg_1376;
                tmp_5_reg_1390 <= tmp_5_nbreadreq_fu_382_p6;
                tmp_5_reg_1390_pp0_iter1_reg <= tmp_5_reg_1390;
                tmp_6_reg_1418 <= tmp_6_nbreadreq_fu_434_p3;
                tmp_6_reg_1418_pp0_iter1_reg <= tmp_6_reg_1418;
                tmp_7_reg_1404 <= tmp_7_nbreadreq_fu_408_p6;
                tmp_7_reg_1404_pp0_iter1_reg <= tmp_7_reg_1404;
                tmp_V_2_reg_1437_pp0_iter1_reg <= tmp_V_2_reg_1437;
                tmp_data_V_1_reg_1353_pp0_iter1_reg <= tmp_data_V_1_reg_1353;
                tmp_data_V_4_reg_1380_pp0_iter1_reg <= tmp_data_V_4_reg_1380;
                tmp_data_V_reg_1344_pp0_iter1_reg <= tmp_data_V_reg_1344;
                tmp_last_V_1_reg_1385_pp0_iter1_reg <= tmp_last_V_1_reg_1385;
                tmp_reg_1340 <= tmp_nbreadreq_fu_252_p6;
                tmp_reg_1340_pp0_iter1_reg <= tmp_reg_1340;
                trunc_ln1098_reg_1450_pp0_iter1_reg <= trunc_ln1098_reg_1450;
                trunc_ln186_1_reg_1371_pp0_iter1_reg <= trunc_ln186_1_reg_1371;
                trunc_ln186_reg_1362_pp0_iter1_reg <= trunc_ln186_reg_1362;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln1090_reg_1427_pp0_iter2_reg <= icmp_ln1090_reg_1427_pp0_iter1_reg;
                icmp_ln560_1_reg_1490_pp0_iter2_reg <= icmp_ln560_1_reg_1490;
                icmp_ln560_reg_1465_pp0_iter2_reg <= icmp_ln560_reg_1465;
                p_2_reg_1408_pp0_iter2_reg <= p_2_reg_1408_pp0_iter1_reg;
                p_Result_15_reg_1432_pp0_iter2_reg <= p_Result_15_reg_1432_pp0_iter1_reg;
                p_s_reg_1394_pp0_iter2_reg <= p_s_reg_1394_pp0_iter1_reg;
                stream_data_h_axis_last_reg_1422_pp0_iter2_reg <= stream_data_h_axis_last_reg_1422_pp0_iter1_reg;
                tmp_1_reg_1349_pp0_iter2_reg <= tmp_1_reg_1349_pp0_iter1_reg;
                tmp_1_reg_1349_pp0_iter3_reg <= tmp_1_reg_1349_pp0_iter2_reg;
                tmp_2_reg_1358_pp0_iter2_reg <= tmp_2_reg_1358_pp0_iter1_reg;
                tmp_2_reg_1358_pp0_iter3_reg <= tmp_2_reg_1358_pp0_iter2_reg;
                tmp_3_reg_1367_pp0_iter2_reg <= tmp_3_reg_1367_pp0_iter1_reg;
                tmp_3_reg_1367_pp0_iter3_reg <= tmp_3_reg_1367_pp0_iter2_reg;
                tmp_4_reg_1376_pp0_iter2_reg <= tmp_4_reg_1376_pp0_iter1_reg;
                tmp_4_reg_1376_pp0_iter3_reg <= tmp_4_reg_1376_pp0_iter2_reg;
                tmp_5_reg_1390_pp0_iter2_reg <= tmp_5_reg_1390_pp0_iter1_reg;
                tmp_5_reg_1390_pp0_iter3_reg <= tmp_5_reg_1390_pp0_iter2_reg;
                tmp_6_reg_1418_pp0_iter2_reg <= tmp_6_reg_1418_pp0_iter1_reg;
                tmp_6_reg_1418_pp0_iter3_reg <= tmp_6_reg_1418_pp0_iter2_reg;
                tmp_7_reg_1404_pp0_iter2_reg <= tmp_7_reg_1404_pp0_iter1_reg;
                tmp_7_reg_1404_pp0_iter3_reg <= tmp_7_reg_1404_pp0_iter2_reg;
                tmp_data_V_1_reg_1353_pp0_iter2_reg <= tmp_data_V_1_reg_1353_pp0_iter1_reg;
                tmp_data_V_4_reg_1380_pp0_iter2_reg <= tmp_data_V_4_reg_1380_pp0_iter1_reg;
                tmp_data_V_reg_1344_pp0_iter2_reg <= tmp_data_V_reg_1344_pp0_iter1_reg;
                tmp_last_V_1_reg_1385_pp0_iter2_reg <= tmp_last_V_1_reg_1385_pp0_iter1_reg;
                tmp_reg_1340_pp0_iter2_reg <= tmp_reg_1340_pp0_iter1_reg;
                tmp_reg_1340_pp0_iter3_reg <= tmp_reg_1340_pp0_iter2_reg;
                trunc_ln1098_reg_1450_pp0_iter2_reg <= trunc_ln1098_reg_1450_pp0_iter1_reg;
                trunc_ln186_1_reg_1371_pp0_iter2_reg <= trunc_ln186_1_reg_1371_pp0_iter1_reg;
                trunc_ln186_reg_1362_pp0_iter2_reg <= trunc_ln186_reg_1362_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1090_reg_1427 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_6_reg_1418 = ap_const_lv1_1))) then
                icmp_ln1109_reg_1521 <= icmp_ln1109_fu_852_p2;
                    or_ln_reg_1516(0) <= or_ln_fu_844_p3(0);
                sub_ln1099_reg_1510 <= sub_ln1099_fu_747_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1090_reg_1427_pp0_iter1_reg = ap_const_lv1_0) and (tmp_6_reg_1418_pp0_iter1_reg = ap_const_lv1_1))) then
                m_4_reg_1576 <= m_1_fu_1145_p2(48 downto 1);
                p_Result_9_reg_1581 <= m_1_fu_1145_p2(25 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1))) then
                p_2_reg_1408 <= axis_bias_in_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1))) then
                p_s_reg_1394 <= axis_weight_in_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1))) then
                tmp_data_V_1_reg_1353 <= axis_sigmoid_switch_in_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1))) then
                tmp_data_V_4_reg_1380 <= axis_vector_in_TDATA_int_regslice;
                tmp_last_V_1_reg_1385 <= axis_vector_in_TLAST_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_V_reg_1344 <= axis_control_in_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1))) then
                trunc_ln186_1_reg_1371 <= trunc_ln186_1_fu_541_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1))) then
                trunc_ln186_reg_1362 <= trunc_ln186_fu_533_p1;
            end if;
        end if;
    end process;
    or_ln_reg_1516(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    F2_1_fu_735_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln455_1_fu_721_p1));
    F2_fu_689_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln455_fu_675_p1));
    LD_2_fu_1328_p1 <= p_Result_17_fu_1316_p5(32 - 1 downto 0);
    a_fu_805_p2 <= (icmp_ln1102_fu_799_p2 and icmp_ln1101_fu_768_p2);
    add_ln1109_fu_1103_p2 <= std_logic_vector(unsigned(sub_ln1099_reg_1510) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1124_fu_1303_p2 <= std_logic_vector(unsigned(sub_ln1119_fu_1298_p2) + unsigned(select_ln1098_fu_1291_p3));
    add_ln570_1_fu_1008_p2 <= std_logic_vector(unsigned(F2_1_reg_1497) + unsigned(ap_const_lv12_FE6));
    add_ln570_fu_887_p2 <= std_logic_vector(unsigned(F2_reg_1472) + unsigned(ap_const_lv12_FEA));
    and_ln1104_fu_832_p2 <= (xor_ln1104_fu_819_p2 and p_Result_3_fu_825_p3);
    and_ln570_1_fu_1098_p2 <= (xor_ln571_1_fu_1092_p2 and icmp_ln570_1_reg_1504);
    and_ln570_fu_978_p2 <= (xor_ln571_fu_972_p2 and icmp_ln570_fu_882_p2);
    and_ln571_1_fu_1073_p2 <= (xor_ln560_1_fu_1068_p2 and icmp_ln571_1_fu_1025_p2);
    and_ln571_fu_953_p2 <= (xor_ln560_fu_948_p2 and icmp_ln571_fu_909_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(tmp_nbreadreq_fu_252_p6, tmp_1_nbreadreq_fu_278_p6, tmp_2_nbreadreq_fu_304_p6, tmp_3_nbreadreq_fu_330_p6, tmp_4_nbreadreq_fu_356_p6, tmp_5_nbreadreq_fu_382_p6, tmp_7_nbreadreq_fu_408_p6, ap_enable_reg_pp0_iter3, tmp_6_reg_1418_pp0_iter2_reg, ap_enable_reg_pp0_iter4, tmp_6_reg_1418_pp0_iter3_reg, tmp_reg_1340_pp0_iter2_reg, tmp_reg_1340_pp0_iter3_reg, tmp_1_reg_1349_pp0_iter2_reg, tmp_1_reg_1349_pp0_iter3_reg, tmp_2_reg_1358_pp0_iter2_reg, tmp_2_reg_1358_pp0_iter3_reg, tmp_3_reg_1367_pp0_iter2_reg, tmp_3_reg_1367_pp0_iter3_reg, tmp_4_reg_1376_pp0_iter2_reg, tmp_4_reg_1376_pp0_iter3_reg, tmp_5_reg_1390_pp0_iter2_reg, tmp_5_reg_1390_pp0_iter3_reg, tmp_7_reg_1404_pp0_iter2_reg, tmp_7_reg_1404_pp0_iter3_reg, tmp_6_nbreadreq_fu_434_p3, regslice_both_axis_vector_out_V_data_V_U_apdone_blk, regslice_both_stream_control_in_U_apdone_blk, regslice_both_stream_sigmoid_switch_in_U_apdone_blk, regslice_both_stream_vector_in_len_in_U_apdone_blk, regslice_both_stream_vector_out_len_in_U_apdone_blk, regslice_both_stream_vector_in_U_apdone_blk, regslice_both_stream_weight_in_U_apdone_blk, regslice_both_stream_bias_in_U_apdone_blk, axis_control_in_TVALID_int_regslice, axis_sigmoid_switch_in_TVALID_int_regslice, axis_vector_in_len_in_TVALID_int_regslice, axis_vector_out_len_in_TVALID_int_regslice, axis_vector_in_TVALID_int_regslice, axis_weight_in_TVALID_int_regslice, axis_bias_in_TVALID_int_regslice, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice, stream_vector_out_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_const_logic_1 = ap_const_logic_1) and (((tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (stream_vector_out_TVALID_int_regslice = ap_const_logic_0)) or ((axis_bias_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1)) or ((axis_weight_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1)) or ((axis_vector_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1)) or ((axis_vector_out_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1)) or ((axis_vector_in_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1)) or ((axis_sigmoid_switch_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1)) or ((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (axis_control_in_TVALID_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((regslice_both_stream_bias_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_weight_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_out_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_sigmoid_switch_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_control_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_axis_vector_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tmp_7_reg_1404_pp0_iter3_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter3_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter3_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_1340_pp0_iter3_reg = ap_const_lv1_1) and (stream_control_in_TREADY_int_regslice = ap_const_logic_0)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter3_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((stream_control_in_TREADY_int_regslice = ap_const_logic_0) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(tmp_nbreadreq_fu_252_p6, tmp_1_nbreadreq_fu_278_p6, tmp_2_nbreadreq_fu_304_p6, tmp_3_nbreadreq_fu_330_p6, tmp_4_nbreadreq_fu_356_p6, tmp_5_nbreadreq_fu_382_p6, tmp_7_nbreadreq_fu_408_p6, ap_enable_reg_pp0_iter3, tmp_6_reg_1418_pp0_iter2_reg, ap_enable_reg_pp0_iter4, tmp_6_reg_1418_pp0_iter3_reg, tmp_reg_1340_pp0_iter2_reg, tmp_reg_1340_pp0_iter3_reg, tmp_1_reg_1349_pp0_iter2_reg, tmp_1_reg_1349_pp0_iter3_reg, tmp_2_reg_1358_pp0_iter2_reg, tmp_2_reg_1358_pp0_iter3_reg, tmp_3_reg_1367_pp0_iter2_reg, tmp_3_reg_1367_pp0_iter3_reg, tmp_4_reg_1376_pp0_iter2_reg, tmp_4_reg_1376_pp0_iter3_reg, tmp_5_reg_1390_pp0_iter2_reg, tmp_5_reg_1390_pp0_iter3_reg, tmp_7_reg_1404_pp0_iter2_reg, tmp_7_reg_1404_pp0_iter3_reg, tmp_6_nbreadreq_fu_434_p3, ap_block_state4_io, regslice_both_axis_vector_out_V_data_V_U_apdone_blk, regslice_both_stream_control_in_U_apdone_blk, regslice_both_stream_sigmoid_switch_in_U_apdone_blk, regslice_both_stream_vector_in_len_in_U_apdone_blk, regslice_both_stream_vector_out_len_in_U_apdone_blk, regslice_both_stream_vector_in_U_apdone_blk, regslice_both_stream_weight_in_U_apdone_blk, regslice_both_stream_bias_in_U_apdone_blk, ap_block_state5_io, axis_control_in_TVALID_int_regslice, axis_sigmoid_switch_in_TVALID_int_regslice, axis_vector_in_len_in_TVALID_int_regslice, axis_vector_out_len_in_TVALID_int_regslice, axis_vector_in_TVALID_int_regslice, axis_weight_in_TVALID_int_regslice, axis_bias_in_TVALID_int_regslice, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice, stream_vector_out_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_logic_1 = ap_const_logic_1) and (((tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (stream_vector_out_TVALID_int_regslice = ap_const_logic_0)) or ((axis_bias_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1)) or ((axis_weight_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1)) or ((axis_vector_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1)) or ((axis_vector_out_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1)) or ((axis_vector_in_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1)) or ((axis_sigmoid_switch_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1)) or ((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (axis_control_in_TVALID_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (regslice_both_stream_bias_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_weight_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_out_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_sigmoid_switch_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_control_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_axis_vector_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tmp_7_reg_1404_pp0_iter3_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter3_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter3_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_1340_pp0_iter3_reg = ap_const_lv1_1) and (stream_control_in_TREADY_int_regslice = ap_const_logic_0)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter3_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((stream_control_in_TREADY_int_regslice = ap_const_logic_0) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(tmp_nbreadreq_fu_252_p6, tmp_1_nbreadreq_fu_278_p6, tmp_2_nbreadreq_fu_304_p6, tmp_3_nbreadreq_fu_330_p6, tmp_4_nbreadreq_fu_356_p6, tmp_5_nbreadreq_fu_382_p6, tmp_7_nbreadreq_fu_408_p6, ap_enable_reg_pp0_iter3, tmp_6_reg_1418_pp0_iter2_reg, ap_enable_reg_pp0_iter4, tmp_6_reg_1418_pp0_iter3_reg, tmp_reg_1340_pp0_iter2_reg, tmp_reg_1340_pp0_iter3_reg, tmp_1_reg_1349_pp0_iter2_reg, tmp_1_reg_1349_pp0_iter3_reg, tmp_2_reg_1358_pp0_iter2_reg, tmp_2_reg_1358_pp0_iter3_reg, tmp_3_reg_1367_pp0_iter2_reg, tmp_3_reg_1367_pp0_iter3_reg, tmp_4_reg_1376_pp0_iter2_reg, tmp_4_reg_1376_pp0_iter3_reg, tmp_5_reg_1390_pp0_iter2_reg, tmp_5_reg_1390_pp0_iter3_reg, tmp_7_reg_1404_pp0_iter2_reg, tmp_7_reg_1404_pp0_iter3_reg, tmp_6_nbreadreq_fu_434_p3, ap_block_state4_io, regslice_both_axis_vector_out_V_data_V_U_apdone_blk, regslice_both_stream_control_in_U_apdone_blk, regslice_both_stream_sigmoid_switch_in_U_apdone_blk, regslice_both_stream_vector_in_len_in_U_apdone_blk, regslice_both_stream_vector_out_len_in_U_apdone_blk, regslice_both_stream_vector_in_U_apdone_blk, regslice_both_stream_weight_in_U_apdone_blk, regslice_both_stream_bias_in_U_apdone_blk, ap_block_state5_io, axis_control_in_TVALID_int_regslice, axis_sigmoid_switch_in_TVALID_int_regslice, axis_vector_in_len_in_TVALID_int_regslice, axis_vector_out_len_in_TVALID_int_regslice, axis_vector_in_TVALID_int_regslice, axis_weight_in_TVALID_int_regslice, axis_bias_in_TVALID_int_regslice, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice, stream_vector_out_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_logic_1 = ap_const_logic_1) and (((tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (stream_vector_out_TVALID_int_regslice = ap_const_logic_0)) or ((axis_bias_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1)) or ((axis_weight_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1)) or ((axis_vector_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1)) or ((axis_vector_out_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1)) or ((axis_vector_in_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1)) or ((axis_sigmoid_switch_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1)) or ((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (axis_control_in_TVALID_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or (regslice_both_stream_bias_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_weight_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_out_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_sigmoid_switch_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_control_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_axis_vector_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tmp_7_reg_1404_pp0_iter3_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter3_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter3_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_1340_pp0_iter3_reg = ap_const_lv1_1) and (stream_control_in_TREADY_int_regslice = ap_const_logic_0)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter3_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((stream_control_in_TREADY_int_regslice = ap_const_logic_0) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tmp_nbreadreq_fu_252_p6, tmp_1_nbreadreq_fu_278_p6, tmp_2_nbreadreq_fu_304_p6, tmp_3_nbreadreq_fu_330_p6, tmp_4_nbreadreq_fu_356_p6, tmp_5_nbreadreq_fu_382_p6, tmp_7_nbreadreq_fu_408_p6, tmp_6_nbreadreq_fu_434_p3, axis_control_in_TVALID_int_regslice, axis_sigmoid_switch_in_TVALID_int_regslice, axis_vector_in_len_in_TVALID_int_regslice, axis_vector_out_len_in_TVALID_int_regslice, axis_vector_in_TVALID_int_regslice, axis_weight_in_TVALID_int_regslice, axis_bias_in_TVALID_int_regslice, stream_vector_out_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (stream_vector_out_TVALID_int_regslice = ap_const_logic_0)) or ((axis_bias_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1)) or ((axis_weight_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1)) or ((axis_vector_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1)) or ((axis_vector_out_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1)) or ((axis_vector_in_len_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1)) or ((axis_sigmoid_switch_in_TVALID_int_regslice = ap_const_logic_0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1)) or ((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (axis_control_in_TVALID_int_regslice = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(tmp_6_reg_1418_pp0_iter2_reg, tmp_reg_1340_pp0_iter2_reg, tmp_1_reg_1349_pp0_iter2_reg, tmp_2_reg_1358_pp0_iter2_reg, tmp_3_reg_1367_pp0_iter2_reg, tmp_4_reg_1376_pp0_iter2_reg, tmp_5_reg_1390_pp0_iter2_reg, tmp_7_reg_1404_pp0_iter2_reg, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice)
    begin
                ap_block_state4_io <= (((tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((stream_control_in_TREADY_int_regslice = ap_const_logic_0) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_block_state4_pp0_stage0_iter3_assign_proc : process(tmp_6_reg_1418_pp0_iter2_reg, tmp_reg_1340_pp0_iter2_reg, tmp_1_reg_1349_pp0_iter2_reg, tmp_2_reg_1358_pp0_iter2_reg, tmp_3_reg_1367_pp0_iter2_reg, tmp_4_reg_1376_pp0_iter2_reg, tmp_5_reg_1390_pp0_iter2_reg, tmp_7_reg_1404_pp0_iter2_reg, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((stream_control_in_TREADY_int_regslice = ap_const_logic_0) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_block_state5_io_assign_proc : process(tmp_6_reg_1418_pp0_iter3_reg, tmp_reg_1340_pp0_iter3_reg, tmp_1_reg_1349_pp0_iter3_reg, tmp_2_reg_1358_pp0_iter3_reg, tmp_3_reg_1367_pp0_iter3_reg, tmp_4_reg_1376_pp0_iter3_reg, tmp_5_reg_1390_pp0_iter3_reg, tmp_7_reg_1404_pp0_iter3_reg, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice)
    begin
                ap_block_state5_io <= (((tmp_7_reg_1404_pp0_iter3_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter3_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter3_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_1340_pp0_iter3_reg = ap_const_lv1_1) and (stream_control_in_TREADY_int_regslice = ap_const_logic_0)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter3_reg = ap_const_lv1_1)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(tmp_6_reg_1418_pp0_iter3_reg, tmp_reg_1340_pp0_iter3_reg, tmp_1_reg_1349_pp0_iter3_reg, tmp_2_reg_1358_pp0_iter3_reg, tmp_3_reg_1367_pp0_iter3_reg, tmp_4_reg_1376_pp0_iter3_reg, tmp_5_reg_1390_pp0_iter3_reg, tmp_7_reg_1404_pp0_iter3_reg, regslice_both_axis_vector_out_V_data_V_U_apdone_blk, regslice_both_stream_control_in_U_apdone_blk, regslice_both_stream_sigmoid_switch_in_U_apdone_blk, regslice_both_stream_vector_in_len_in_U_apdone_blk, regslice_both_stream_vector_out_len_in_U_apdone_blk, regslice_both_stream_vector_in_U_apdone_blk, regslice_both_stream_weight_in_U_apdone_blk, regslice_both_stream_bias_in_U_apdone_blk, axis_vector_out_TREADY_int_regslice, stream_control_in_TREADY_int_regslice, stream_sigmoid_switch_in_TREADY_int_regslice, stream_vector_in_len_in_TREADY_int_regslice, stream_vector_out_len_in_TREADY_int_regslice, stream_vector_in_TREADY_int_regslice, stream_weight_in_TREADY_int_regslice, stream_bias_in_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((regslice_both_stream_bias_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_weight_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_out_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_vector_in_len_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_sigmoid_switch_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_stream_control_in_U_apdone_blk = ap_const_logic_1) or (regslice_both_axis_vector_out_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tmp_7_reg_1404_pp0_iter3_reg = ap_const_lv1_1) and (stream_bias_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_5_reg_1390_pp0_iter3_reg = ap_const_lv1_1) and (stream_weight_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_4_reg_1376_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_3_reg_1367_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_out_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_2_reg_1358_pp0_iter3_reg = ap_const_lv1_1) and (stream_vector_in_len_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_1_reg_1349_pp0_iter3_reg = ap_const_lv1_1) and (stream_sigmoid_switch_in_TREADY_int_regslice = ap_const_logic_0)) or ((tmp_reg_1340_pp0_iter3_reg = ap_const_lv1_1) and (stream_control_in_TREADY_int_regslice = ap_const_logic_0)) or ((axis_vector_out_TREADY_int_regslice = ap_const_logic_0) and (tmp_6_reg_1418_pp0_iter3_reg = ap_const_lv1_1)));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ashr_ln575_1_fu_1243_p2 <= std_logic_vector(shift_right(signed(man_V_5_reg_1551),to_integer(unsigned('0' & zext_ln575_1_fu_1240_p1(31-1 downto 0)))));
    ashr_ln575_fu_1191_p2 <= std_logic_vector(shift_right(signed(man_V_2_reg_1526),to_integer(unsigned('0' & zext_ln575_fu_1188_p1(31-1 downto 0)))));

    axis_bias_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_7_nbreadreq_fu_408_p6, axis_bias_in_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1))) then 
            axis_bias_in_TDATA_blk_n <= axis_bias_in_TVALID_int_regslice;
        else 
            axis_bias_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_bias_in_TREADY <= regslice_both_axis_bias_in_V_data_V_U_ack_in;

    axis_bias_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_7_nbreadreq_fu_408_p6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_7_nbreadreq_fu_408_p6 = ap_const_lv1_1))) then 
            axis_bias_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_bias_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_control_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_nbreadreq_fu_252_p6, axis_control_in_TVALID_int_regslice)
    begin
        if (((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            axis_control_in_TDATA_blk_n <= axis_control_in_TVALID_int_regslice;
        else 
            axis_control_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_control_in_TREADY <= regslice_both_axis_control_in_V_data_V_U_ack_in;

    axis_control_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_252_p6, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_252_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            axis_control_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_control_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_sigmoid_switch_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_1_nbreadreq_fu_278_p6, axis_sigmoid_switch_in_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1))) then 
            axis_sigmoid_switch_in_TDATA_blk_n <= axis_sigmoid_switch_in_TVALID_int_regslice;
        else 
            axis_sigmoid_switch_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_sigmoid_switch_in_TREADY <= regslice_both_axis_sigmoid_switch_in_V_data_V_U_ack_in;

    axis_sigmoid_switch_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_1_nbreadreq_fu_278_p6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1_nbreadreq_fu_278_p6 = ap_const_lv1_1))) then 
            axis_sigmoid_switch_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_sigmoid_switch_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_vector_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_4_nbreadreq_fu_356_p6, axis_vector_in_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1))) then 
            axis_vector_in_TDATA_blk_n <= axis_vector_in_TVALID_int_regslice;
        else 
            axis_vector_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_vector_in_TREADY <= regslice_both_axis_vector_in_V_data_V_U_ack_in;

    axis_vector_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_4_nbreadreq_fu_356_p6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_4_nbreadreq_fu_356_p6 = ap_const_lv1_1))) then 
            axis_vector_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_vector_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_vector_in_len_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_2_nbreadreq_fu_304_p6, axis_vector_in_len_in_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1))) then 
            axis_vector_in_len_in_TDATA_blk_n <= axis_vector_in_len_in_TVALID_int_regslice;
        else 
            axis_vector_in_len_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_vector_in_len_in_TREADY <= regslice_both_axis_vector_in_len_in_V_data_V_U_ack_in;

    axis_vector_in_len_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_2_nbreadreq_fu_304_p6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_2_nbreadreq_fu_304_p6 = ap_const_lv1_1))) then 
            axis_vector_in_len_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_vector_in_len_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_vector_out_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, tmp_6_reg_1418_pp0_iter2_reg, ap_enable_reg_pp0_iter4, tmp_6_reg_1418_pp0_iter3_reg, axis_vector_out_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_1418_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            axis_vector_out_TDATA_blk_n <= axis_vector_out_TREADY_int_regslice;
        else 
            axis_vector_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_vector_out_TDATA_int_regslice <= 
        ap_const_lv32_0 when (icmp_ln1090_reg_1427_pp0_iter2_reg(0) = '1') else 
        LD_2_fu_1328_p1;
    axis_vector_out_TVALID <= regslice_both_axis_vector_out_V_data_V_U_vld_out;

    axis_vector_out_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_6_reg_1418_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_6_reg_1418_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            axis_vector_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            axis_vector_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_vector_out_len_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_3_nbreadreq_fu_330_p6, axis_vector_out_len_in_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1))) then 
            axis_vector_out_len_in_TDATA_blk_n <= axis_vector_out_len_in_TVALID_int_regslice;
        else 
            axis_vector_out_len_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_vector_out_len_in_TREADY <= regslice_both_axis_vector_out_len_in_V_data_V_U_ack_in;

    axis_vector_out_len_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_3_nbreadreq_fu_330_p6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_3_nbreadreq_fu_330_p6 = ap_const_lv1_1))) then 
            axis_vector_out_len_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_vector_out_len_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    axis_weight_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_5_nbreadreq_fu_382_p6, axis_weight_in_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1))) then 
            axis_weight_in_TDATA_blk_n <= axis_weight_in_TVALID_int_regslice;
        else 
            axis_weight_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    axis_weight_in_TREADY <= regslice_both_axis_weight_in_V_data_V_U_ack_in;

    axis_weight_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_5_nbreadreq_fu_382_p6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_5_nbreadreq_fu_382_p6 = ap_const_lv1_1))) then 
            axis_weight_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            axis_weight_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    exp_tmp_1_fu_711_p4 <= ireg_1_fu_695_p1(62 downto 52);
    exp_tmp_fu_665_p4 <= ireg_fu_649_p1(62 downto 52);

    grp_fu_515_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_515_ce <= ap_const_logic_1;
        else 
            grp_fu_515_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_515_p0 <= axis_weight_in_TDATA_int_regslice;

    grp_fu_518_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_518_ce <= ap_const_logic_1;
        else 
            grp_fu_518_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_518_p0 <= axis_bias_in_TDATA_int_regslice;
    icmp_ln1090_fu_583_p2 <= "1" when (stream_data_h_data_V_fu_571_p1 = ap_const_lv48_0) else "0";
    icmp_ln1101_fu_768_p2 <= "1" when (signed(tmp_18_fu_758_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln1102_fu_799_p2 <= "0" when (p_Result_8_fu_794_p2 = ap_const_lv48_0) else "1";
    icmp_ln1109_fu_852_p2 <= "1" when (signed(lsb_index_fu_752_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln560_1_fu_729_p2 <= "1" when (trunc_ln544_1_fu_699_p1 = ap_const_lv63_0) else "0";
    icmp_ln560_fu_683_p2 <= "1" when (trunc_ln544_fu_653_p1 = ap_const_lv63_0) else "0";
    icmp_ln570_1_fu_741_p2 <= "1" when (signed(F2_1_fu_735_p2) > signed(ap_const_lv12_1A)) else "0";
    icmp_ln570_fu_882_p2 <= "1" when (signed(F2_reg_1472) > signed(ap_const_lv12_16)) else "0";
    icmp_ln571_1_fu_1025_p2 <= "1" when (F2_1_reg_1497 = ap_const_lv12_1A) else "0";
    icmp_ln571_fu_909_p2 <= "1" when (F2_reg_1472 = ap_const_lv12_16) else "0";
    icmp_ln574_1_fu_1034_p2 <= "1" when (unsigned(sh_amt_1_fu_1018_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln574_fu_918_p2 <= "1" when (unsigned(sh_amt_fu_897_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln592_1_fu_1044_p2 <= "1" when (unsigned(sh_amt_1_fu_1018_p3) < unsigned(ap_const_lv12_30)) else "0";
    icmp_ln592_fu_924_p2 <= "1" when (unsigned(sh_amt_fu_897_p3) < unsigned(ap_const_lv12_19)) else "0";
    ireg_1_fu_695_p1 <= grp_fu_518_p1;
    ireg_fu_649_p1 <= grp_fu_515_p1;
    l_fu_641_p1 <= tmp_9_fu_633_p3(32 - 1 downto 0);
    lsb_index_fu_752_p2 <= std_logic_vector(unsigned(sub_ln1099_fu_747_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln1102_fu_788_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv48_FFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln1102_fu_784_p1(31-1 downto 0)))));
    lshr_ln1109_fu_1112_p2 <= std_logic_vector(shift_right(unsigned(tmp_V_2_reg_1437_pp0_iter1_reg),to_integer(unsigned('0' & zext_ln1109_fu_1108_p1(31-1 downto 0)))));
    m_1_fu_1145_p2 <= std_logic_vector(unsigned(zext_ln1106_fu_1138_p1) + unsigned(zext_ln1116_fu_1142_p1));
    m_fu_1131_p3 <= 
        lshr_ln1109_fu_1112_p2 when (icmp_ln1109_reg_1521(0) = '1') else 
        shl_ln1110_fu_1126_p2;
    man_V_1_fu_869_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln558_fu_865_p1));
    man_V_2_fu_875_p3 <= 
        man_V_1_fu_869_p2 when (p_Result_11_reg_1455(0) = '1') else 
        zext_ln558_fu_865_p1;
    man_V_4_fu_995_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln558_1_fu_991_p1));
    man_V_5_fu_1001_p3 <= 
        man_V_4_fu_995_p2 when (p_Result_13_reg_1480(0) = '1') else 
        zext_ln558_1_fu_991_p1;
    or_ln1104_fu_838_p2 <= (and_ln1104_fu_832_p2 or a_fu_805_p2);
    or_ln571_1_fu_1087_p2 <= (icmp_ln571_1_fu_1025_p2 or icmp_ln560_1_reg_1490);
    or_ln571_fu_967_p2 <= (icmp_ln571_fu_909_p2 or icmp_ln560_reg_1465);
    or_ln_fu_844_p3 <= (ap_const_lv1_0 & or_ln1104_fu_838_p2);
    p_Result_12_fu_858_p3 <= (ap_const_lv1_1 & trunc_ln554_reg_1460);
    p_Result_14_fu_984_p3 <= (ap_const_lv1_1 & trunc_ln554_1_reg_1485);
    p_Result_15_fu_589_p3 <= stream_vector_out_TDATA_int_regslice(47 downto 47);
    p_Result_16_fu_621_p3 <= (ap_const_lv1_1 & p_Result_s_fu_611_p4);
    p_Result_17_fu_1316_p5 <= (zext_ln1106_1_fu_1288_p1(63 downto 32) & tmp_8_fu_1309_p3 & zext_ln1106_1_fu_1288_p1(22 downto 0));
    p_Result_3_fu_825_p3 <= tmp_V_2_reg_1437(to_integer(unsigned(lsb_index_fu_752_p2)) downto to_integer(unsigned(lsb_index_fu_752_p2))) when (to_integer(unsigned(lsb_index_fu_752_p2)) >= 0 and to_integer(unsigned(lsb_index_fu_752_p2)) <=47) else "-";
    p_Result_8_fu_794_p2 <= (tmp_V_2_reg_1437 and lshr_ln1102_fu_788_p2);
    
    p_Result_s_fu_611_p4_proc : process(tmp_V_2_fu_603_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(48+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable p_Result_s_fu_611_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(48 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_2F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_V_2_fu_603_p3;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(48-1-unsigned(ap_const_lv32_2F(6-1 downto 0)));
            for p_Result_s_fu_611_p4_i in 0 to 48-1 loop
                v0_cpy(p_Result_s_fu_611_p4_i) := tmp_V_2_fu_603_p3(48-1-p_Result_s_fu_611_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(48-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_611_p4 <= resvalue(48-1 downto 0);
    end process;

    select_ln1098_fu_1291_p3 <= 
        ap_const_lv8_7F when (p_Result_9_reg_1581(0) = '1') else 
        ap_const_lv8_7E;
    select_ln560_fu_1228_p3 <= 
        ap_const_lv25_0 when (icmp_ln560_reg_1465_pp0_iter2_reg(0) = '1') else 
        select_ln570_fu_1222_p3;
    select_ln570_2_fu_1274_p3 <= 
        select_ln574_1_fu_1267_p3 when (and_ln570_1_reg_1571(0) = '1') else 
        select_ln571_1_reg_1566;
    select_ln570_fu_1222_p3 <= 
        select_ln574_fu_1215_p3 when (and_ln570_reg_1546(0) = '1') else 
        select_ln571_reg_1541;
    select_ln571_1_fu_1079_p3 <= 
        trunc_ln572_1_fu_1030_p1 when (and_ln571_1_fu_1073_p2(0) = '1') else 
        select_ln592_1_fu_1060_p3;
    select_ln571_fu_959_p3 <= 
        trunc_ln572_fu_914_p1 when (and_ln571_fu_953_p2(0) = '1') else 
        select_ln592_fu_940_p3;
    select_ln574_1_fu_1267_p3 <= 
        trunc_ln575_1_fu_1248_p1 when (icmp_ln574_1_reg_1556(0) = '1') else 
        select_ln577_1_fu_1259_p3;
    select_ln574_fu_1215_p3 <= 
        trunc_ln575_fu_1196_p1 when (icmp_ln574_reg_1536(0) = '1') else 
        select_ln577_fu_1207_p3;
    select_ln577_1_fu_1259_p3 <= 
        ap_const_lv48_FFFFFFFFFFFF when (tmp_15_fu_1252_p3(0) = '1') else 
        ap_const_lv48_0;
    select_ln577_fu_1207_p3 <= 
        ap_const_lv25_1FFFFFF when (tmp_12_fu_1200_p3(0) = '1') else 
        ap_const_lv25_0;
    select_ln592_1_fu_1060_p3 <= 
        shl_ln593_1_fu_1054_p2 when (icmp_ln592_1_fu_1044_p2(0) = '1') else 
        ap_const_lv48_0;
    select_ln592_fu_940_p3 <= 
        shl_ln593_fu_934_p2 when (icmp_ln592_fu_924_p2(0) = '1') else 
        ap_const_lv25_0;
        sext_ln1204_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Result_16_fu_621_p3),64));

        sext_ln570_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_897_p3),32));

    sext_ln570cast_fu_930_p1 <= sext_ln570_fu_905_p1(25 - 1 downto 0);
        sext_ln575_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_fu_1018_p3),32));

    sh_amt_1_fu_1018_p3 <= 
        add_ln570_1_fu_1008_p2 when (icmp_ln570_1_reg_1504(0) = '1') else 
        sub_ln570_1_fu_1013_p2;
    sh_amt_fu_897_p3 <= 
        add_ln570_fu_887_p2 when (icmp_ln570_fu_882_p2(0) = '1') else 
        sub_ln570_fu_892_p2;
    shl_ln1110_fu_1126_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_2_reg_1437_pp0_iter1_reg),to_integer(unsigned('0' & zext_ln1110_fu_1122_p1(31-1 downto 0)))));
    shl_ln593_1_fu_1054_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln572_1_fu_1030_p1),to_integer(unsigned('0' & zext_ln593_fu_1050_p1(31-1 downto 0)))));
    shl_ln593_fu_934_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln572_fu_914_p1),to_integer(unsigned('0' & sext_ln570cast_fu_930_p1(25-1 downto 0)))));

    stream_bias_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_7_reg_1404_pp0_iter2_reg, tmp_7_reg_1404_pp0_iter3_reg, stream_bias_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_7_reg_1404_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_bias_in_TDATA_blk_n <= stream_bias_in_TREADY_int_regslice;
        else 
            stream_bias_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_bias_in_TDATA_int_regslice <= 
        ap_const_lv48_0 when (icmp_ln560_1_reg_1490_pp0_iter2_reg(0) = '1') else 
        select_ln570_2_fu_1274_p3;
    stream_bias_in_TVALID <= regslice_both_stream_bias_in_U_vld_out;

    stream_bias_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_7_reg_1404_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_7_reg_1404_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_bias_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_bias_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_control_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_reg_1340_pp0_iter2_reg, tmp_reg_1340_pp0_iter3_reg, stream_control_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_1340_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_control_in_TDATA_blk_n <= stream_control_in_TREADY_int_regslice;
        else 
            stream_control_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_control_in_TVALID <= regslice_both_stream_control_in_U_vld_out;

    stream_control_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_reg_1340_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_1340_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_control_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_control_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    stream_data_h_data_V_fu_571_p1 <= stream_vector_out_TDATA_int_regslice(48 - 1 downto 0);

    stream_sigmoid_switch_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_1_reg_1349_pp0_iter2_reg, tmp_1_reg_1349_pp0_iter3_reg, stream_sigmoid_switch_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_1_reg_1349_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_sigmoid_switch_in_TDATA_blk_n <= stream_sigmoid_switch_in_TREADY_int_regslice;
        else 
            stream_sigmoid_switch_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_sigmoid_switch_in_TVALID <= regslice_both_stream_sigmoid_switch_in_U_vld_out;

    stream_sigmoid_switch_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_1_reg_1349_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_1_reg_1349_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_sigmoid_switch_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_sigmoid_switch_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_vector_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_4_reg_1376_pp0_iter2_reg, tmp_4_reg_1376_pp0_iter3_reg, stream_vector_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_4_reg_1376_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_vector_in_TDATA_blk_n <= stream_vector_in_TREADY_int_regslice;
        else 
            stream_vector_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_vector_in_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1177_p3),32));
    stream_vector_in_TVALID <= regslice_both_stream_vector_in_U_vld_out;

    stream_vector_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_4_reg_1376_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_4_reg_1376_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_vector_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_vector_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_vector_in_len_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_2_reg_1358_pp0_iter2_reg, tmp_2_reg_1358_pp0_iter3_reg, stream_vector_in_len_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_2_reg_1358_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_vector_in_len_in_TDATA_blk_n <= stream_vector_in_len_in_TREADY_int_regslice;
        else 
            stream_vector_in_len_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_vector_in_len_in_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln186_reg_1362_pp0_iter2_reg),16));
    stream_vector_in_len_in_TVALID <= regslice_both_stream_vector_in_len_in_U_vld_out;

    stream_vector_in_len_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_2_reg_1358_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_1358_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_vector_in_len_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_vector_in_len_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_vector_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_6_nbreadreq_fu_434_p3, stream_vector_out_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1) and (tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_vector_out_TDATA_blk_n <= stream_vector_out_TVALID_int_regslice;
        else 
            stream_vector_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_vector_out_TREADY <= regslice_both_stream_vector_out_U_ack_in;

    stream_vector_out_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, tmp_6_nbreadreq_fu_434_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (tmp_6_nbreadreq_fu_434_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stream_vector_out_TREADY_int_regslice <= ap_const_logic_1;
        else 
            stream_vector_out_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_vector_out_len_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_3_reg_1367_pp0_iter2_reg, tmp_3_reg_1367_pp0_iter3_reg, stream_vector_out_len_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_3_reg_1367_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_vector_out_len_in_TDATA_blk_n <= stream_vector_out_len_in_TREADY_int_regslice;
        else 
            stream_vector_out_len_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_vector_out_len_in_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln186_1_reg_1371_pp0_iter2_reg),16));
    stream_vector_out_len_in_TVALID <= regslice_both_stream_vector_out_len_in_U_vld_out;

    stream_vector_out_len_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_3_reg_1367_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_3_reg_1367_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_vector_out_len_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_vector_out_len_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_weight_in_TDATA_blk_n_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, tmp_5_reg_1390_pp0_iter2_reg, tmp_5_reg_1390_pp0_iter3_reg, stream_weight_in_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_1390_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            stream_weight_in_TDATA_blk_n <= stream_weight_in_TREADY_int_regslice;
        else 
            stream_weight_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_weight_in_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln560_fu_1228_p3),32));
    stream_weight_in_TVALID <= regslice_both_stream_weight_in_U_vld_out;

    stream_weight_in_TVALID_int_regslice_assign_proc : process(ap_enable_reg_pp0_iter3, tmp_5_reg_1390_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_1390_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            stream_weight_in_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_weight_in_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1099_fu_747_p2 <= std_logic_vector(unsigned(ap_const_lv32_30) - unsigned(l_reg_1445));
    sub_ln1102_fu_778_p2 <= std_logic_vector(unsigned(ap_const_lv6_9) - unsigned(trunc_ln1102_fu_774_p1));
    sub_ln1110_fu_1117_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln1099_reg_1510));
    sub_ln1119_fu_1298_p2 <= std_logic_vector(unsigned(ap_const_lv8_1C) - unsigned(trunc_ln1098_reg_1450_pp0_iter2_reg));
    sub_ln570_1_fu_1013_p2 <= std_logic_vector(unsigned(ap_const_lv12_1A) - unsigned(F2_1_reg_1497));
    sub_ln570_fu_892_p2 <= std_logic_vector(unsigned(ap_const_lv12_16) - unsigned(F2_reg_1472));
    tmp_12_fu_1200_p3 <= p_s_reg_1394_pp0_iter2_reg(31 downto 31);
    tmp_15_fu_1252_p3 <= p_2_reg_1408_pp0_iter2_reg(31 downto 31);
    tmp_18_fu_758_p4 <= lsb_index_fu_752_p2(31 downto 1);
    tmp_19_fu_811_p3 <= lsb_index_fu_752_p2(31 downto 31);
    tmp_1_nbreadreq_fu_278_p6 <= (0=>(axis_sigmoid_switch_in_TVALID_int_regslice), others=>'-');
    tmp_2_nbreadreq_fu_304_p6 <= (0=>(axis_vector_in_len_in_TVALID_int_regslice), others=>'-');
    tmp_3_nbreadreq_fu_330_p6 <= (0=>(axis_vector_out_len_in_TVALID_int_regslice), others=>'-');
    tmp_4_nbreadreq_fu_356_p6 <= (0=>(axis_vector_in_TVALID_int_regslice), others=>'-');
    tmp_5_nbreadreq_fu_382_p6 <= (0=>(axis_weight_in_TVALID_int_regslice), others=>'-');
    tmp_6_nbreadreq_fu_434_p3 <= (0=>(stream_vector_out_TVALID_int_regslice), others=>'-');
    tmp_7_nbreadreq_fu_408_p6 <= (0=>(axis_bias_in_TVALID_int_regslice), others=>'-');
    tmp_8_fu_1309_p3 <= (p_Result_15_reg_1432_pp0_iter2_reg & add_ln1124_fu_1303_p2);
    
    tmp_9_fu_633_p3_proc : process(sext_ln1204_fu_629_p1)
    begin
        tmp_9_fu_633_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if sext_ln1204_fu_629_p1(i) = '1' then
                tmp_9_fu_633_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_V_2_fu_603_p3 <= 
        tmp_V_fu_597_p2 when (p_Result_15_fu_589_p3(0) = '1') else 
        stream_data_h_data_V_fu_571_p1;
    tmp_V_fu_597_p2 <= std_logic_vector(unsigned(ap_const_lv48_0) - unsigned(stream_data_h_data_V_fu_571_p1));
    tmp_nbreadreq_fu_252_p6 <= (0=>(axis_control_in_TVALID_int_regslice), others=>'-');
    tmp_s_fu_1177_p3 <= (tmp_last_V_1_reg_1385_pp0_iter2_reg & tmp_data_V_4_reg_1380_pp0_iter2_reg);
    trunc_ln1098_fu_645_p1 <= tmp_9_fu_633_p3(8 - 1 downto 0);
    trunc_ln1102_fu_774_p1 <= sub_ln1099_fu_747_p2(6 - 1 downto 0);
    trunc_ln186_1_fu_541_p1 <= axis_vector_out_len_in_TDATA_int_regslice(12 - 1 downto 0);
    trunc_ln186_fu_533_p1 <= axis_vector_in_len_in_TDATA_int_regslice(12 - 1 downto 0);
    trunc_ln544_1_fu_699_p1 <= ireg_1_fu_695_p1(63 - 1 downto 0);
    trunc_ln544_fu_653_p1 <= ireg_fu_649_p1(63 - 1 downto 0);
    trunc_ln554_1_fu_725_p1 <= ireg_1_fu_695_p1(52 - 1 downto 0);
    trunc_ln554_fu_679_p1 <= ireg_fu_649_p1(52 - 1 downto 0);
    trunc_ln572_1_fu_1030_p1 <= man_V_5_fu_1001_p3(48 - 1 downto 0);
    trunc_ln572_fu_914_p1 <= man_V_2_fu_875_p3(25 - 1 downto 0);
    trunc_ln575_1_fu_1248_p1 <= ashr_ln575_1_fu_1243_p2(48 - 1 downto 0);
    trunc_ln575_fu_1196_p1 <= ashr_ln575_fu_1191_p2(25 - 1 downto 0);
    xor_ln1104_fu_819_p2 <= (tmp_19_fu_811_p3 xor ap_const_lv1_1);
    xor_ln560_1_fu_1068_p2 <= (icmp_ln560_1_reg_1490 xor ap_const_lv1_1);
    xor_ln560_fu_948_p2 <= (icmp_ln560_reg_1465 xor ap_const_lv1_1);
    xor_ln571_1_fu_1092_p2 <= (or_ln571_1_fu_1087_p2 xor ap_const_lv1_1);
    xor_ln571_fu_972_p2 <= (or_ln571_fu_967_p2 xor ap_const_lv1_1);
    zext_ln1102_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1102_fu_778_p2),48));
    zext_ln1106_1_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_4_reg_1576),64));
    zext_ln1106_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_1131_p3),49));
    zext_ln1109_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1109_fu_1103_p2),48));
    zext_ln1110_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1110_fu_1117_p2),48));
    zext_ln1116_fu_1142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_reg_1516),49));
    zext_ln455_1_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_1_fu_711_p4),12));
    zext_ln455_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_fu_665_p4),12));
    zext_ln558_1_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_984_p3),54));
    zext_ln558_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_858_p3),54));
    zext_ln575_1_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln575_reg_1561),54));
    zext_ln575_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln570_reg_1531),54));
    zext_ln593_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln575_fu_1040_p1),48));
end behav;
