
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.204242                       # Number of seconds simulated
sim_ticks                                204242133000                       # Number of ticks simulated
final_tick                               421909185000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48766                       # Simulator instruction rate (inst/s)
host_op_rate                                    88049                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               99600572                       # Simulator tick rate (ticks/s)
host_mem_usage                                2207372                       # Number of bytes of host memory used
host_seconds                                  2050.61                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     180554536                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             18048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              5760                       # Number of bytes read from this memory
system.physmem.bytes_read::total                23808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        18048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18048                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                282                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                 90                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   372                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                88366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                28202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  116568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           88366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              88366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               88366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               28202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 116568                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        326.017750                       # Cycle average of tags in use
system.l2.total_refs                           148670                       # Total number of references to valid blocks.
system.l2.sampled_refs                            353                       # Sample count of references to valid blocks.
system.l2.avg_refs                         421.161473                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             257.762675                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              68.255074                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.251721                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.066655                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.318377                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               148670                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  148670                       # number of ReadReq hits
system.l2.demand_hits::cpu.inst                148670                       # number of demand (read+write) hits
system.l2.demand_hits::total                   148670                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               148670                       # number of overall hits
system.l2.overall_hits::total                  148670                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                282                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 71                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   353                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  90                       # number of demand (read+write) misses
system.l2.demand_misses::total                    372                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                282                       # number of overall misses
system.l2.overall_misses::cpu.data                 90                       # number of overall misses
system.l2.overall_misses::total                   372                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     14948500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      3797500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18746000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      1017500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1017500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      14948500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       4815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         19763500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     14948500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      4815000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        19763500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           148952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               71                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149023                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            148952                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                90                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149042                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           148952                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               90                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149042                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002369                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001893                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002496                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001893                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002496                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53008.865248                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53485.915493                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53104.815864                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53552.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53552.631579                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53008.865248                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data        53500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53127.688172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53008.865248                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data        53500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53127.688172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           282                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              353                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              372                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     11506000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      2930500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     14436500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       785500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       785500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     11506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      3716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     15222000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     11506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      3716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     15222000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001893                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002369                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002496                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002496                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40801.418440                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41274.647887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40896.600567                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41342.105263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41342.105263                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40801.418440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41288.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40919.354839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40801.418440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41288.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40919.354839                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                19202924                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19202924                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1023924                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13106077                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12146071                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.675108                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                39699                       # Number of system calls
system.cpu.numCycles                        408484266                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18813435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101646986                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    19202924                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12146071                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      98470754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2047848                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              289544078                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15304908                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                171214                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          407852191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.449027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.820687                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                311613523     76.40%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9340634      2.29%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 86898034     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            407852191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.047010                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.248839                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 83762904                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             227163243                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  70857453                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              25044664                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1023924                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              182635018                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1023924                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                107113103                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               179575497                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1754937                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  37707181                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              80677548                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              181881263                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41894600                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           224727103                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             461658156                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        445497021                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          16161135                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             222545930                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2181165                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             198292                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         198290                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 121338215                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             19176802                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12749947                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  180472186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              525393                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 180977207                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          149605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       415556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9918                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     407852191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.443732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.648575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           262320506     64.32%     64.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           110086163     26.99%     91.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35445522      8.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       407852191                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                714365    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1201446      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             143056691     79.05%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4792325      2.65%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             19176802     10.60%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12749943      7.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              180977207                       # Type of FU issued
system.cpu.iq.rate                           0.443046                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      714365                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003947                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          757220659                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         174854192                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    174384651                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            13300311                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6292992                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6292954                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              173482788                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 7007338                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           218163                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       108751                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        24177                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1023924                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                18449089                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7991588                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           180997579                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            427604                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              19176802                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             12749947                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             515475                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4956242                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         735837                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       288087                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1023924                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             180716207                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19106653                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            261000                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31856577                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19003199                       # Number of branches executed
system.cpu.iew.exec_stores                   12749924                       # Number of stores executed
system.cpu.iew.exec_rate                     0.442407                       # Inst execution rate
system.cpu.iew.wb_sent                      180677605                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     180677605                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  35027649                       # num instructions producing a value
system.cpu.iew.wb_consumers                  37719197                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.442312                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.928642                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          443041                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          515475                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1023924                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    406828267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.443810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.637193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    258651583     63.58%     63.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    115798832     28.46%     92.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     32377852      7.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    406828267                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              180554536                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31793821                       # Number of memory references committed
system.cpu.commit.loads                      19068051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   19003199                       # Number of branches committed
system.cpu.commit.fp_insts                    6292951                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 175632238                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              32377852                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    555447992                       # The number of ROB reads
system.cpu.rob.rob_writes                   363019080                       # The number of ROB writes
system.cpu.timesIdled                          119250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          632075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     180554536                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.084843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.084843                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.244807                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.244807                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                380518199                       # number of integer regfile reads
system.cpu.int_regfile_writes               217649796                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10577743                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5071801                       # number of floating regfile writes
system.cpu.misc_regfile_reads                68683373                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 158592                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 148696                       # number of replacements
system.cpu.icache.tagsinuse                240.443669                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15155941                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 148952                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 101.750504                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     240.443669                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.469617                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.469617                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15155941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15155941                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15155941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15155941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15155941                       # number of overall hits
system.cpu.icache.overall_hits::total        15155941                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       148967                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        148967                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       148967                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         148967                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       148967                       # number of overall misses
system.cpu.icache.overall_misses::total        148967                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1949141500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1949141500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1949141500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1949141500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1949141500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1949141500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15304908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15304908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15304908                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15304908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15304908                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15304908                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009733                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009733                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009733                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009733                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009733                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009733                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13084.384461                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13084.384461                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13084.384461                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13084.384461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13084.384461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13084.384461                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       148952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       148952                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       148952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       148952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       148952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       148952                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1650601000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1650601000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1650601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1650601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1650601000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1650601000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009732                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11081.428917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11081.428917                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11081.428917                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11081.428917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11081.428917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11081.428917                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                 87.254385                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31614162                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                     90                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               351268.466667                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      87.254385                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.170419                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.170419                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     18888412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18888412                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12725750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12725750                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31614162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31614162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31614162                       # number of overall hits
system.cpu.dcache.overall_hits::total        31614162                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           78                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            78                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           19                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      4355000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4355000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1074500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1074500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      5429500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5429500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      5429500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5429500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     18888490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18888490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12725769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12725769                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31614259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31614259                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31614259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31614259                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55833.333333                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56552.631579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56552.631579                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55974.226804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55974.226804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55974.226804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55974.226804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            7                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           71                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           90                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           90                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      1036500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1036500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      4905500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4905500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      4905500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4905500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54492.957746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54492.957746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54552.631579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54552.631579                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54505.555556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54505.555556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54505.555556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54505.555556                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
