// Seed: 3672096578
module module_0;
  assign id_1 = 1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    id_1 <= id_1;
  end
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
  wire id_8;
  assign id_3[1] = id_4;
  assign id_8 = id_5;
  wire id_9;
endmodule
module module_2 (
    input logic id_0
    , id_2
);
  always id_2 <= id_0;
  assign id_2 = 1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
