// Seed: 1477515151
module module_0 ();
  assign id_1 = 1;
  tri0 id_2, id_3;
  assign id_1 = 1;
  module_2(
      id_3, id_2, id_2, id_1
  );
  assign id_1 = {id_2 == id_1, 1'b0, 1, id_1} > 1;
endmodule
module module_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_3 = $display(id_4, 1 > id_2, 1);
endmodule
