<annotationInfo>
<item  id="251" filename="arrpart_lec8Ex1.c" linenumber="24" name="sext_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln24_fu_1202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="252" filename="arrpart_lec8Ex1.c" linenumber="34" name="sext_ln34" contextFuncName="squared" moduleName="lec8Ex1" rtlName="sext_ln34_fu_1206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="253" filename="arrpart_lec8Ex1.c" linenumber="34" name="res" contextFuncName="squared" moduleName="lec8Ex1" rtlName="res_fu_1210_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="254" filename="arrpart_lec8Ex1.c" linenumber="24" name="add_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln24_1_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="255" filename="arrpart_lec8Ex1.c" linenumber="24" name="sext_ln24_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln24_1_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="259" filename="arrpart_lec8Ex1.c" linenumber="17" name="icmp_ln17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="icmp_ln17_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="261" filename="arrpart_lec8Ex1.c" linenumber="17" name="i" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="i_fu_1232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="325" filename="arrpart_lec8Ex1.c" linenumber="19" name="x" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="lec8Ex1_mux_606_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="326" filename="arrpart_lec8Ex1.c" linenumber="24" name="mul_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln24_fu_1364_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="327" filename="arrpart_lec8Ex1.c" linenumber="24" name="add_ln24" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln24_fu_1369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="328" filename="arrpart_lec8Ex1.c" linenumber="24" name="y" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="y_fu_1373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
