<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\impl\gwsynthesis\TangNano20k_Camera_attempt_2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Armin\Desktop\ImageProcessing\TangNano20k_Camera_attempt_6\src\pcf.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep 11 18:03:04 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2044</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2121</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>53</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_27_ibuf/I </td>
</tr>
<tr>
<td>pixclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>pixclk_ibuf/I </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>26.667</td>
<td>37.500
<td>0.000</td>
<td>13.333</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>rPLL_75/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixclk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">39.255(MHz)</td>
<td>28</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_27!</h4>
<h4>No timing paths to get frequency of rPLL_75/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_75/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_75/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL_75/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixclk</td>
<td>Setup</td>
<td>-327.593</td>
<td>53</td>
</tr>
<tr>
<td>pixclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL_75/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-15.474</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/endWrite_s0/CE</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.439</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-13.527</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_16_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>23.492</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-13.405</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_13_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>23.370</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-13.333</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_17_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>23.298</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-12.819</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_14_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.784</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-12.558</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_15_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.523</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-12.485</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_9_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.450</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-12.318</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_11_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.283</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-12.273</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_12_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.238</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-12.193</td>
<td>Mv/LineCount_2_s1/Q</td>
<td>Mv/addrRead1_10_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>22.158</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.625</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrRead1_0_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.590</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.510</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrRead1_5_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.475</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-6.443</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrRead1_7_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.408</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-6.384</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrRead1_3_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.349</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-6.343</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_17_s13/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.308</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-6.329</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrRead1_1_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.294</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-6.176</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrRead1_2_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.141</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-6.101</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_2_s1/CE</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.066</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-6.101</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_8_s1/CE</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.066</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-6.101</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_7_s3/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.066</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-6.094</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_3_s3/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.059</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-6.069</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_10_s1/CE</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.034</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-6.028</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_5_s1/CE</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.993</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-6.005</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_9_s3/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.970</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.976</td>
<td>Mv/start_s0/Q</td>
<td>Mv/addrWrite3_6_s3/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.941</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.233</td>
<td>Mv/addrWrite1_5_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_5/ADA[5]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.351</td>
</tr>
<tr>
<td>2</td>
<td>0.236</td>
<td>Mv/addrRead1_3_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_8/ADB[3]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.354</td>
</tr>
<tr>
<td>3</td>
<td>0.338</td>
<td>Mv/addrWrite1_1_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_5/ADA[1]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>4</td>
<td>0.343</td>
<td>Mv/addrRead1_13_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_5/ADB[13]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>5</td>
<td>0.343</td>
<td>Mv/addrRead1_0_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_5/ADB[0]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>6</td>
<td>0.353</td>
<td>Mv/addrWrite1_4_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_5/ADA[4]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>7</td>
<td>0.355</td>
<td>Mv/addrRead1_6_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_8/ADB[6]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>8</td>
<td>0.358</td>
<td>Mv/addrRead1_2_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_8/ADB[2]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>9</td>
<td>0.360</td>
<td>Mv/addrRead1_8_s0/Q</td>
<td>Mv/your_instance_name1/sdpb_inst_8/ADB[8]</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>Mv/temp_counter_0_s0/Q</td>
<td>Mv/temp_counter_0_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>Mv/temp_counter_9_s0/Q</td>
<td>Mv/temp_counter_9_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>Mv/temp_counter_13_s0/Q</td>
<td>Mv/temp_counter_13_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>Mv/temp_counter_19_s0/Q</td>
<td>Mv/temp_counter_19_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>Mv/temp_counter_21_s0/Q</td>
<td>Mv/temp_counter_21_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>Mv/temp_counter_25_s0/Q</td>
<td>Mv/temp_counter_25_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>Mv/temp_counter_27_s0/Q</td>
<td>Mv/temp_counter_27_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>Mv/LineCount_8_s1/Q</td>
<td>Mv/LineCount_8_s1/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>Mv/PixelCount_12_s0/Q</td>
<td>Mv/PixelCount_12_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>Mv/temp_counter_3_s0/Q</td>
<td>Mv/temp_counter_3_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>Mv/temp_counter_7_s0/Q</td>
<td>Mv/temp_counter_7_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>Mv/temp_counter_15_s0/Q</td>
<td>Mv/temp_counter_15_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>Mv/LineCount_7_s3/Q</td>
<td>Mv/LineCount_7_s3/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>Mv/PixelCount_0_s0/Q</td>
<td>Mv/PixelCount_0_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.428</td>
<td>Mv/PixelCount_16_s0/Q</td>
<td>Mv/PixelCount_16_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>25</td>
<td>0.428</td>
<td>Mv/PixelCount_17_s0/Q</td>
<td>Mv/PixelCount_17_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_0_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>2</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_1_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>3</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_4_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>4</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_7_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>5</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_10_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>6</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_12_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>7</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_13_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>8</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_15_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>9</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_16_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>10</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_0_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>11</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_1_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>12</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_3_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>13</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_4_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>14</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_6_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>15</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_7_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>16</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_9_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>17</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_11_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>18</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_12_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>19</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_14_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>20</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_15_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>21</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_17_s13/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>22</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_2_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>23</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_3_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>24</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_5_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
<tr>
<td>25</td>
<td>8.648</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_6_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.317</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_0_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>2</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_1_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>3</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_4_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>4</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_7_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>5</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_10_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>6</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_12_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>7</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_13_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>8</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_15_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>9</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_16_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>10</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_0_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>11</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_1_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>12</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_3_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>13</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_4_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>14</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_6_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>15</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_7_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>16</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_9_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>17</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_11_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>18</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_12_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>19</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_14_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>20</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_15_s3/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>21</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/addrWrite3_17_s13/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>22</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_2_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>23</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_3_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>24</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_5_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>25</td>
<td>0.925</td>
<td>Mv/temp_reset_s0/Q</td>
<td>Mv/LineCount_6_s1/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/temp_counter_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/temp_counter_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/temp_counter_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/temp_counter_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/temp_counter_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/addrWrite1_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/LineCount_6_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/LineCount_8_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/your_instance_name3/sdpb_inst_14</td>
</tr>
<tr>
<td>10</td>
<td>3.523</td>
<td>4.523</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>Mv/your_instance_name3/sdpb_inst_14</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/endWrite_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>Mv/n455_s20/I0</td>
</tr>
<tr>
<td>19.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s20/F</td>
</tr>
<tr>
<td>20.267</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>Mv/n456_s22/I2</td>
</tr>
<tr>
<td>20.720</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n456_s22/F</td>
</tr>
<tr>
<td>21.365</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>Mv/n468_s/I0</td>
</tr>
<tr>
<td>21.935</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n468_s/COUT</td>
</tr>
<tr>
<td>21.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>Mv/n467_s/CIN</td>
</tr>
<tr>
<td>21.970</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">Mv/n467_s/COUT</td>
</tr>
<tr>
<td>21.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>Mv/n466_s/CIN</td>
</tr>
<tr>
<td>22.440</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n466_s/SUM</td>
</tr>
<tr>
<td>22.611</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[2][A]</td>
<td>Mv/n513_s/I1</td>
</tr>
<tr>
<td>22.982</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n513_s/COUT</td>
</tr>
<tr>
<td>22.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[2][B]</td>
<td>Mv/n512_s/CIN</td>
</tr>
<tr>
<td>23.452</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" background: #97FFFF;">Mv/n512_s/SUM</td>
</tr>
<tr>
<td>24.059</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>Mv/n593_s2/I0</td>
</tr>
<tr>
<td>24.576</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">Mv/n593_s2/F</td>
</tr>
<tr>
<td>25.236</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td>Mv/n617_s3/I2</td>
</tr>
<tr>
<td>25.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">Mv/n617_s3/F</td>
</tr>
<tr>
<td>26.652</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>Mv/n617_s0/I2</td>
</tr>
<tr>
<td>26.979</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">Mv/n617_s0/F</td>
</tr>
<tr>
<td>27.123</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">Mv/endWrite_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>Mv/endWrite_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>Mv/endWrite_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.364, 52.533%; route: 11.843, 46.555%; tC2Q: 0.232, 0.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>Mv/n455_s20/I0</td>
</tr>
<tr>
<td>19.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s20/F</td>
</tr>
<tr>
<td>20.267</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>Mv/n456_s22/I2</td>
</tr>
<tr>
<td>20.720</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n456_s22/F</td>
</tr>
<tr>
<td>21.365</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>Mv/n468_s/I0</td>
</tr>
<tr>
<td>21.935</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n468_s/COUT</td>
</tr>
<tr>
<td>21.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>Mv/n467_s/CIN</td>
</tr>
<tr>
<td>22.405</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">Mv/n467_s/SUM</td>
</tr>
<tr>
<td>22.576</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][B]</td>
<td>Mv/n514_s/I1</td>
</tr>
<tr>
<td>22.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">Mv/n514_s/COUT</td>
</tr>
<tr>
<td>22.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[2][A]</td>
<td>Mv/n513_s/CIN</td>
</tr>
<tr>
<td>23.417</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n513_s/SUM</td>
</tr>
<tr>
<td>24.343</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>Mv/n594_s1/I0</td>
</tr>
<tr>
<td>24.796</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">Mv/n594_s1/F</td>
</tr>
<tr>
<td>25.176</td>
<td>0.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">Mv/addrRead1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>Mv/addrRead1_16_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>Mv/addrRead1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.421, 52.873%; route: 10.839, 46.140%; tC2Q: 0.232, 0.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.333</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>Mv/n456_s23/I2</td>
</tr>
<tr>
<td>17.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">Mv/n456_s23/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>Mv/n459_s14/I0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">Mv/n459_s14/F</td>
</tr>
<tr>
<td>19.242</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>Mv/n459_s12/I0</td>
</tr>
<tr>
<td>19.791</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">Mv/n459_s12/F</td>
</tr>
<tr>
<td>19.792</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>Mv/n459_s10/I2</td>
</tr>
<tr>
<td>20.309</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s10/F</td>
</tr>
<tr>
<td>20.712</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>Mv/n471_s/I0</td>
</tr>
<tr>
<td>21.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">Mv/n471_s/COUT</td>
</tr>
<tr>
<td>21.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>21.752</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">Mv/n470_s/SUM</td>
</tr>
<tr>
<td>22.165</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>Mv/n517_s/I1</td>
</tr>
<tr>
<td>22.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n517_s/COUT</td>
</tr>
<tr>
<td>22.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>Mv/n516_s/CIN</td>
</tr>
<tr>
<td>23.006</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">Mv/n516_s/SUM</td>
</tr>
<tr>
<td>23.690</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>Mv/n597_s2/I0</td>
</tr>
<tr>
<td>24.061</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n597_s2/F</td>
</tr>
<tr>
<td>24.483</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>Mv/n597_s1/I1</td>
</tr>
<tr>
<td>25.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n597_s1/F</td>
</tr>
<tr>
<td>25.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>Mv/addrRead1_13_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>Mv/addrRead1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.903, 55.213%; route: 10.235, 43.794%; tC2Q: 0.232, 0.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[2][B]</td>
<td>Mv/n455_s20/I0</td>
</tr>
<tr>
<td>19.606</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s20/F</td>
</tr>
<tr>
<td>20.267</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>Mv/n456_s22/I2</td>
</tr>
<tr>
<td>20.720</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n456_s22/F</td>
</tr>
<tr>
<td>21.365</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>Mv/n468_s/I0</td>
</tr>
<tr>
<td>21.935</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n468_s/COUT</td>
</tr>
<tr>
<td>21.935</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>Mv/n467_s/CIN</td>
</tr>
<tr>
<td>21.970</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">Mv/n467_s/COUT</td>
</tr>
<tr>
<td>21.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>Mv/n466_s/CIN</td>
</tr>
<tr>
<td>22.440</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n466_s/SUM</td>
</tr>
<tr>
<td>22.611</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[2][A]</td>
<td>Mv/n513_s/I1</td>
</tr>
<tr>
<td>22.982</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n513_s/COUT</td>
</tr>
<tr>
<td>22.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[2][B]</td>
<td>Mv/n512_s/CIN</td>
</tr>
<tr>
<td>23.452</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" background: #97FFFF;">Mv/n512_s/SUM</td>
</tr>
<tr>
<td>24.059</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>Mv/n593_s2/I0</td>
</tr>
<tr>
<td>24.608</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">Mv/n593_s2/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>Mv/n593_s1/I1</td>
</tr>
<tr>
<td>24.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">Mv/n593_s1/F</td>
</tr>
<tr>
<td>24.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>Mv/addrRead1_17_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>Mv/addrRead1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.923, 55.469%; route: 10.143, 43.535%; tC2Q: 0.232, 0.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.333</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>Mv/n456_s23/I2</td>
</tr>
<tr>
<td>17.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">Mv/n456_s23/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>Mv/n459_s14/I0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">Mv/n459_s14/F</td>
</tr>
<tr>
<td>19.242</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>Mv/n459_s12/I0</td>
</tr>
<tr>
<td>19.791</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">Mv/n459_s12/F</td>
</tr>
<tr>
<td>19.792</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>Mv/n459_s10/I2</td>
</tr>
<tr>
<td>20.309</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s10/F</td>
</tr>
<tr>
<td>20.712</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>Mv/n471_s/I0</td>
</tr>
<tr>
<td>21.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">Mv/n471_s/COUT</td>
</tr>
<tr>
<td>21.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>21.317</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">Mv/n470_s/COUT</td>
</tr>
<tr>
<td>21.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>Mv/n469_s/CIN</td>
</tr>
<tr>
<td>21.787</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">Mv/n469_s/SUM</td>
</tr>
<tr>
<td>22.200</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>Mv/n516_s/I1</td>
</tr>
<tr>
<td>22.571</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">Mv/n516_s/COUT</td>
</tr>
<tr>
<td>22.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>Mv/n515_s/CIN</td>
</tr>
<tr>
<td>23.041</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n515_s/SUM</td>
</tr>
<tr>
<td>24.005</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>Mv/n596_s1/I0</td>
</tr>
<tr>
<td>24.467</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">Mv/n596_s1/F</td>
</tr>
<tr>
<td>24.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>Mv/addrRead1_14_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>Mv/addrRead1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.459, 54.685%; route: 10.092, 44.297%; tC2Q: 0.232, 1.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.333</td>
<td>0.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>Mv/n456_s23/I2</td>
</tr>
<tr>
<td>17.786</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">Mv/n456_s23/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td>Mv/n459_s14/I0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][B]</td>
<td style=" background: #97FFFF;">Mv/n459_s14/F</td>
</tr>
<tr>
<td>19.242</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td>Mv/n459_s12/I0</td>
</tr>
<tr>
<td>19.791</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[2][B]</td>
<td style=" background: #97FFFF;">Mv/n459_s12/F</td>
</tr>
<tr>
<td>19.792</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>Mv/n459_s10/I2</td>
</tr>
<tr>
<td>20.309</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C31[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s10/F</td>
</tr>
<tr>
<td>20.712</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>Mv/n471_s/I0</td>
</tr>
<tr>
<td>21.282</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">Mv/n471_s/COUT</td>
</tr>
<tr>
<td>21.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>Mv/n470_s/CIN</td>
</tr>
<tr>
<td>21.317</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">Mv/n470_s/COUT</td>
</tr>
<tr>
<td>21.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>Mv/n469_s/CIN</td>
</tr>
<tr>
<td>21.787</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">Mv/n469_s/SUM</td>
</tr>
<tr>
<td>22.200</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>Mv/n516_s/I1</td>
</tr>
<tr>
<td>22.571</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">Mv/n516_s/COUT</td>
</tr>
<tr>
<td>22.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>Mv/n515_s/CIN</td>
</tr>
<tr>
<td>22.607</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n515_s/COUT</td>
</tr>
<tr>
<td>22.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][B]</td>
<td>Mv/n514_s/CIN</td>
</tr>
<tr>
<td>23.077</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][B]</td>
<td style=" background: #97FFFF;">Mv/n514_s/SUM</td>
</tr>
<tr>
<td>23.744</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>Mv/n595_s5/I2</td>
</tr>
<tr>
<td>24.206</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">Mv/n595_s5/F</td>
</tr>
<tr>
<td>24.206</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>Mv/addrRead1_15_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>Mv/addrRead1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.494, 55.475%; route: 9.796, 43.495%; tC2Q: 0.232, 1.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>Mv/n460_s9/I2</td>
</tr>
<tr>
<td>19.638</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C32[3][A]</td>
<td style=" background: #97FFFF;">Mv/n460_s9/F</td>
</tr>
<tr>
<td>19.812</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>Mv/n461_s8/I2</td>
</tr>
<tr>
<td>20.361</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n461_s8/F</td>
</tr>
<tr>
<td>20.535</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>Mv/n473_s/I0</td>
</tr>
<tr>
<td>21.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">Mv/n473_s/SUM</td>
</tr>
<tr>
<td>21.278</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>Mv/n520_s1/I0</td>
</tr>
<tr>
<td>21.795</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">Mv/n520_s1/SUM</td>
</tr>
<tr>
<td>22.451</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][B]</td>
<td>Mv/n601_s2/I0</td>
</tr>
<tr>
<td>22.904</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C27[3][B]</td>
<td style=" background: #97FFFF;">Mv/n601_s2/F</td>
</tr>
<tr>
<td>23.564</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>Mv/n601_s1/I1</td>
</tr>
<tr>
<td>24.134</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">Mv/n601_s1/F</td>
</tr>
<tr>
<td>24.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">Mv/addrRead1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>Mv/addrRead1_9_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>Mv/addrRead1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.325, 54.900%; route: 9.893, 44.067%; tC2Q: 0.232, 1.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>Mv/n460_s9/I2</td>
</tr>
<tr>
<td>19.638</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C32[3][A]</td>
<td style=" background: #97FFFF;">Mv/n460_s9/F</td>
</tr>
<tr>
<td>19.812</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>Mv/n461_s8/I2</td>
</tr>
<tr>
<td>20.361</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n461_s8/F</td>
</tr>
<tr>
<td>20.535</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>Mv/n473_s/I0</td>
</tr>
<tr>
<td>21.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">Mv/n473_s/COUT</td>
</tr>
<tr>
<td>21.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>Mv/n472_s0/CIN</td>
</tr>
<tr>
<td>21.575</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">Mv/n472_s0/SUM</td>
</tr>
<tr>
<td>21.746</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>Mv/n519_s/I1</td>
</tr>
<tr>
<td>22.117</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">Mv/n519_s/COUT</td>
</tr>
<tr>
<td>22.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>Mv/n518_s/CIN</td>
</tr>
<tr>
<td>22.587</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">Mv/n518_s/SUM</td>
</tr>
<tr>
<td>23.397</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>Mv/n599_s1/I1</td>
</tr>
<tr>
<td>23.967</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">Mv/n599_s1/F</td>
</tr>
<tr>
<td>23.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>Mv/addrRead1_11_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[2][A]</td>
<td>Mv/addrRead1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.666, 56.842%; route: 9.385, 42.117%; tC2Q: 0.232, 1.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>Mv/n460_s9/I2</td>
</tr>
<tr>
<td>19.638</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C32[3][A]</td>
<td style=" background: #97FFFF;">Mv/n460_s9/F</td>
</tr>
<tr>
<td>19.812</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>Mv/n461_s8/I2</td>
</tr>
<tr>
<td>20.361</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n461_s8/F</td>
</tr>
<tr>
<td>20.535</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>Mv/n473_s/I0</td>
</tr>
<tr>
<td>21.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">Mv/n473_s/COUT</td>
</tr>
<tr>
<td>21.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>Mv/n472_s0/CIN</td>
</tr>
<tr>
<td>21.140</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">Mv/n472_s0/COUT</td>
</tr>
<tr>
<td>21.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>Mv/n471_s/CIN</td>
</tr>
<tr>
<td>21.610</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">Mv/n471_s/SUM</td>
</tr>
<tr>
<td>22.007</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>Mv/n518_s/I1</td>
</tr>
<tr>
<td>22.378</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">Mv/n518_s/COUT</td>
</tr>
<tr>
<td>22.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>Mv/n517_s/CIN</td>
</tr>
<tr>
<td>22.848</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n517_s/SUM</td>
</tr>
<tr>
<td>23.460</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>Mv/n598_s1/I0</td>
</tr>
<tr>
<td>23.922</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">Mv/n598_s1/F</td>
</tr>
<tr>
<td>23.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" font-weight:bold;">Mv/addrRead1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>Mv/addrRead1_12_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>Mv/addrRead1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.593, 56.629%; route: 9.413, 42.328%; tC2Q: 0.232, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>Mv/LCD_DEN_d_s7/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">Mv/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td>Mv/n457_s58/I1</td>
</tr>
<tr>
<td>4.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s58/F</td>
</tr>
<tr>
<td>4.956</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>Mv/n457_s61/I1</td>
</tr>
<tr>
<td>5.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s61/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>Mv/n455_s118/I0</td>
</tr>
<tr>
<td>6.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s118/F</td>
</tr>
<tr>
<td>6.690</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td>Mv/n455_s106/I3</td>
</tr>
<tr>
<td>7.207</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s106/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[0][B]</td>
<td>Mv/n455_s86/I3</td>
</tr>
<tr>
<td>8.057</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C33[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s86/F</td>
</tr>
<tr>
<td>8.485</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][B]</td>
<td>Mv/n455_s90/I1</td>
</tr>
<tr>
<td>8.856</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R32C34[0][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s90/F</td>
</tr>
<tr>
<td>9.301</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>Mv/n455_s65/I0</td>
</tr>
<tr>
<td>9.856</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s65/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>Mv/n457_s54/I1</td>
</tr>
<tr>
<td>10.845</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s54/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td>Mv/n457_s42/I1</td>
</tr>
<tr>
<td>11.301</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C34[2][B]</td>
<td style=" background: #97FFFF;">Mv/n457_s42/F</td>
</tr>
<tr>
<td>11.698</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[0][A]</td>
<td>Mv/n457_s30/I0</td>
</tr>
<tr>
<td>12.253</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s30/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>Mv/n455_s52/I1</td>
</tr>
<tr>
<td>13.244</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C34[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s52/F</td>
</tr>
<tr>
<td>13.909</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>Mv/n455_s42/I0</td>
</tr>
<tr>
<td>14.458</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s42/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[3][B]</td>
<td>Mv/n455_s31/I1</td>
</tr>
<tr>
<td>15.005</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C33[3][B]</td>
<td style=" background: #97FFFF;">Mv/n455_s31/F</td>
</tr>
<tr>
<td>15.436</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>Mv/n459_s15/I2</td>
</tr>
<tr>
<td>15.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">Mv/n459_s15/F</td>
</tr>
<tr>
<td>16.372</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>Mv/n455_s23/I1</td>
</tr>
<tr>
<td>16.889</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">Mv/n455_s23/F</td>
</tr>
<tr>
<td>17.324</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>Mv/n457_s13/I1</td>
</tr>
<tr>
<td>17.695</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s13/F</td>
</tr>
<tr>
<td>18.101</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>Mv/n457_s10/I0</td>
</tr>
<tr>
<td>18.656</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">Mv/n457_s10/F</td>
</tr>
<tr>
<td>19.089</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[3][A]</td>
<td>Mv/n460_s9/I2</td>
</tr>
<tr>
<td>19.638</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C32[3][A]</td>
<td style=" background: #97FFFF;">Mv/n460_s9/F</td>
</tr>
<tr>
<td>19.812</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>Mv/n461_s8/I2</td>
</tr>
<tr>
<td>20.361</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">Mv/n461_s8/F</td>
</tr>
<tr>
<td>20.535</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>Mv/n473_s/I0</td>
</tr>
<tr>
<td>21.105</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">Mv/n473_s/SUM</td>
</tr>
<tr>
<td>21.278</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>Mv/n520_s1/I0</td>
</tr>
<tr>
<td>21.827</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">Mv/n520_s1/COUT</td>
</tr>
<tr>
<td>21.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>Mv/n519_s/CIN</td>
</tr>
<tr>
<td>22.297</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">Mv/n519_s/SUM</td>
</tr>
<tr>
<td>22.860</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td>Mv/n600_s1/I0</td>
</tr>
<tr>
<td>23.313</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">Mv/n600_s1/F</td>
</tr>
<tr>
<td>23.842</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>Mv/addrRead1_10_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>Mv/addrRead1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.257, 55.315%; route: 9.669, 43.638%; tC2Q: 0.232, 1.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>17.443</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>Mv/n610_s3/I2</td>
</tr>
<tr>
<td>17.960</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">Mv/n610_s3/F</td>
</tr>
<tr>
<td>18.725</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>Mv/n610_s1/I1</td>
</tr>
<tr>
<td>19.274</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">Mv/n610_s1/F</td>
</tr>
<tr>
<td>19.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>Mv/addrRead1_0_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>Mv/addrRead1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.268, 52.689%; route: 8.090, 45.992%; tC2Q: 0.232, 1.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.555</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>Mv/n607_s4/I0</td>
</tr>
<tr>
<td>16.072</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][B]</td>
<td style=" background: #97FFFF;">Mv/n607_s4/F</td>
</tr>
<tr>
<td>16.733</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>Mv/n605_s6/I2</td>
</tr>
<tr>
<td>17.250</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">Mv/n605_s6/F</td>
</tr>
<tr>
<td>17.934</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>Mv/n605_s1/I1</td>
</tr>
<tr>
<td>18.387</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">Mv/n605_s1/F</td>
</tr>
<tr>
<td>19.159</td>
<td>0.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>Mv/addrRead1_5_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>Mv/addrRead1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.134, 52.268%; route: 8.109, 46.404%; tC2Q: 0.232, 1.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.776</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][A]</td>
<td>Mv/n603_s2/I0</td>
</tr>
<tr>
<td>17.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C26[3][A]</td>
<td style=" background: #97FFFF;">Mv/n603_s2/F</td>
</tr>
<tr>
<td>17.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>Mv/n603_s1/I2</td>
</tr>
<tr>
<td>18.092</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n603_s1/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" font-weight:bold;">Mv/addrRead1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>Mv/addrRead1_7_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>Mv/addrRead1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.342, 56.935%; route: 6.834, 41.652%; tC2Q: 0.232, 1.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.555</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>Mv/n607_s4/I0</td>
</tr>
<tr>
<td>16.072</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][B]</td>
<td style=" background: #97FFFF;">Mv/n607_s4/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>Mv/n607_s2/I2</td>
</tr>
<tr>
<td>17.045</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">Mv/n607_s2/F</td>
</tr>
<tr>
<td>17.463</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>Mv/n607_s1/I1</td>
</tr>
<tr>
<td>18.033</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" background: #97FFFF;">Mv/n607_s1/F</td>
</tr>
<tr>
<td>18.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">Mv/addrRead1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>Mv/addrRead1_3_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>Mv/addrRead1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.289, 56.818%; route: 6.828, 41.763%; tC2Q: 0.232, 1.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_17_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>17.443</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/n392_s4/I3</td>
</tr>
<tr>
<td>17.992</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">Mv/n392_s4/F</td>
</tr>
<tr>
<td>17.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_17_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/addrWrite3_17_s13/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/addrWrite3_17_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.751, 53.661%; route: 7.325, 44.916%; tC2Q: 0.232, 1.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.964</td>
<td>0.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>Mv/n609_s2/I1</td>
</tr>
<tr>
<td>17.426</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">Mv/n609_s2/F</td>
</tr>
<tr>
<td>17.429</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>Mv/n609_s1/I2</td>
</tr>
<tr>
<td>17.978</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n609_s1/F</td>
</tr>
<tr>
<td>17.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>Mv/addrRead1_1_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>Mv/addrRead1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.213, 56.543%; route: 6.849, 42.033%; tC2Q: 0.232, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrRead1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.703</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>Mv/n608_s2/I0</td>
</tr>
<tr>
<td>17.273</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">Mv/n608_s2/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>Mv/n608_s1/I2</td>
</tr>
<tr>
<td>17.825</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">Mv/n608_s1/F</td>
</tr>
<tr>
<td>17.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>Mv/addrRead1_2_s0/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>Mv/addrRead1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.321, 57.748%; route: 6.588, 40.815%; tC2Q: 0.232, 1.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.776</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>Mv/addrWrite3_17_s14/I1</td>
</tr>
<tr>
<td>17.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s14/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>Mv/addrWrite3_2_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>Mv/addrWrite3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.772, 54.600%; route: 7.062, 43.956%; tC2Q: 0.232, 1.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.776</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>Mv/addrWrite3_17_s14/I1</td>
</tr>
<tr>
<td>17.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s14/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>Mv/addrWrite3_8_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>Mv/addrWrite3_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.772, 54.600%; route: 7.062, 43.956%; tC2Q: 0.232, 1.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>17.180</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/n402_s4/I1</td>
</tr>
<tr>
<td>17.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">Mv/n402_s4/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/addrWrite3_7_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/addrWrite3_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.772, 54.601%; route: 7.062, 43.955%; tC2Q: 0.232, 1.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>17.194</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/n406_s4/I1</td>
</tr>
<tr>
<td>17.743</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">Mv/n406_s4/F</td>
</tr>
<tr>
<td>17.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/addrWrite3_3_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/addrWrite3_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.751, 54.491%; route: 7.076, 44.064%; tC2Q: 0.232, 1.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.776</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>Mv/addrWrite3_17_s14/I1</td>
</tr>
<tr>
<td>17.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s14/F</td>
</tr>
<tr>
<td>17.718</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>Mv/addrWrite3_10_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>Mv/addrWrite3_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.772, 54.709%; route: 7.030, 43.844%; tC2Q: 0.232, 1.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>16.776</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>Mv/addrWrite3_17_s14/I1</td>
</tr>
<tr>
<td>17.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s14/F</td>
</tr>
<tr>
<td>17.677</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>Mv/addrWrite3_5_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>Mv/addrWrite3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.772, 54.848%; route: 6.989, 43.701%; tC2Q: 0.232, 1.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>17.105</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/n400_s4/I1</td>
</tr>
<tr>
<td>17.654</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">Mv/n400_s4/F</td>
</tr>
<tr>
<td>17.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/addrWrite3_9_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/addrWrite3_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.751, 54.797%; route: 6.987, 43.750%; tC2Q: 0.232, 1.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>Mv/start_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">Mv/start_s0/Q</td>
</tr>
<tr>
<td>2.587</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>Mv/n303_s2/I1</td>
</tr>
<tr>
<td>3.142</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">Mv/n303_s2/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][A]</td>
<td>Mv/n300_s2/I3</td>
</tr>
<tr>
<td>4.081</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][A]</td>
<td style=" background: #97FFFF;">Mv/n300_s2/F</td>
</tr>
<tr>
<td>4.827</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>Mv/n297_s2/I3</td>
</tr>
<tr>
<td>5.382</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/n297_s2/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>Mv/n295_s2/I2</td>
</tr>
<tr>
<td>6.620</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n295_s2/F</td>
</tr>
<tr>
<td>6.624</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>Mv/n292_s2/I3</td>
</tr>
<tr>
<td>7.179</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">Mv/n292_s2/F</td>
</tr>
<tr>
<td>7.439</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td>Mv/n290_s2/I2</td>
</tr>
<tr>
<td>7.810</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[2][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s2/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>Mv/n290_s1/I1</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">Mv/n290_s1/F</td>
</tr>
<tr>
<td>8.749</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>Mv/n366_s3/I3</td>
</tr>
<tr>
<td>9.120</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s3/F</td>
</tr>
<tr>
<td>9.533</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td>Mv/n366_s2/I2</td>
</tr>
<tr>
<td>10.050</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">Mv/n366_s2/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>Mv/n365_s2/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">Mv/n365_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>Mv/n362_s2/I3</td>
</tr>
<tr>
<td>11.650</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">Mv/n362_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>Mv/n361_s1/I1</td>
</tr>
<tr>
<td>12.529</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">Mv/n361_s1/F</td>
</tr>
<tr>
<td>13.025</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>Mv/addrWrite3_17_s10/I1</td>
</tr>
<tr>
<td>13.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s10/F</td>
</tr>
<tr>
<td>13.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>Mv/addrWrite3_17_s7/I3</td>
</tr>
<tr>
<td>14.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s7/F</td>
</tr>
<tr>
<td>14.489</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[3][B]</td>
<td>Mv/addrWrite3_17_s5/I0</td>
</tr>
<tr>
<td>15.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R29C22[3][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s5/F</td>
</tr>
<tr>
<td>15.942</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>Mv/addrWrite3_17_s12/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">Mv/addrWrite3_17_s12/F</td>
</tr>
<tr>
<td>17.163</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/n403_s4/I1</td>
</tr>
<tr>
<td>17.625</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">Mv/n403_s4/F</td>
</tr>
<tr>
<td>17.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/addrWrite3_6_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/addrWrite3_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.664, 54.349%; route: 7.045, 44.196%; tC2Q: 0.232, 1.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrWrite1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[0][A]</td>
<td>Mv/addrWrite1_5_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R27C21[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite1_5_s0/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_5/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5/CLKA</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 42.514%; tC2Q: 0.202, 57.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrRead1_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>Mv/addrRead1_3_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">Mv/addrRead1_3_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_8/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8/CLKB</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.152, 42.902%; tC2Q: 0.202, 57.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrWrite1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>Mv/addrWrite1_1_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R24C21[1][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite1_1_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_5/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5/CLKA</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.680%; tC2Q: 0.202, 44.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrRead1_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>Mv/addrRead1_13_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R26C21[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_13_s0/Q</td>
</tr>
<tr>
<td>1.867</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_5/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.179%; tC2Q: 0.202, 43.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrRead1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>Mv/addrRead1_0_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_0_s0/Q</td>
</tr>
<tr>
<td>1.867</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_5/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5/CLKB</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.179%; tC2Q: 0.202, 43.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrWrite1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C21[2][A]</td>
<td>Mv/addrWrite1_4_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R25C21[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite1_4_s0/Q</td>
</tr>
<tr>
<td>1.877</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_5/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5/CLKA</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>Mv/your_instance_name1/sdpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.107%; tC2Q: 0.202, 42.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrRead1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>Mv/addrRead1_6_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_6_s0/Q</td>
</tr>
<tr>
<td>1.880</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_8/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8/CLKB</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.329%; tC2Q: 0.202, 42.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrRead1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>Mv/addrRead1_2_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_2_s0/Q</td>
</tr>
<tr>
<td>1.882</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_8/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8/CLKB</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.548%; tC2Q: 0.202, 42.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/addrRead1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>Mv/addrRead1_8_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>49</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">Mv/addrRead1_8_s0/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">Mv/your_instance_name1/sdpb_inst_8/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8/CLKB</td>
</tr>
<tr>
<td>1.524</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>Mv/your_instance_name1/sdpb_inst_8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.760%; tC2Q: 0.202, 42.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>Mv/temp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>Mv/n60_s2/I0</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">Mv/n60_s2/F</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>Mv/temp_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[1][A]</td>
<td>Mv/temp_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>Mv/temp_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_9_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>Mv/n51_s/I1</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">Mv/n51_s/SUM</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>Mv/temp_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>Mv/temp_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>Mv/temp_counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_13_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>Mv/n47_s/I1</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">Mv/n47_s/SUM</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>Mv/temp_counter_13_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>Mv/temp_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>Mv/temp_counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_19_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td>Mv/n41_s/I1</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">Mv/n41_s/SUM</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>Mv/temp_counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>Mv/temp_counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>Mv/temp_counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_21_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td>Mv/n39_s/I1</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">Mv/n39_s/SUM</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>Mv/temp_counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>Mv/temp_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>Mv/temp_counter_25_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_25_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td>Mv/n35_s/I1</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">Mv/n35_s/SUM</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>Mv/temp_counter_25_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>Mv/temp_counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>Mv/temp_counter_27_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_27_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td>Mv/n33_s/I1</td>
</tr>
<tr>
<td>1.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">Mv/n33_s/SUM</td>
</tr>
<tr>
<td>1.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>Mv/temp_counter_27_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>Mv/temp_counter_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>Mv/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R32C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_8_s1/Q</td>
</tr>
<tr>
<td>1.612</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>Mv/n182_s1/I2</td>
</tr>
<tr>
<td>1.844</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td style=" background: #97FFFF;">Mv/n182_s1/F</td>
</tr>
<tr>
<td>1.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>Mv/LineCount_8_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>Mv/LineCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>Mv/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>1.612</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>Mv/n214_s3/I3</td>
</tr>
<tr>
<td>1.844</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">Mv/n214_s3/F</td>
</tr>
<tr>
<td>1.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>Mv/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>Mv/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>Mv/temp_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.612</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[1][A]</td>
<td>Mv/n57_s/I1</td>
</tr>
<tr>
<td>1.844</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">Mv/n57_s/SUM</td>
</tr>
<tr>
<td>1.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>Mv/temp_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>Mv/temp_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>Mv/temp_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_7_s0/Q</td>
</tr>
<tr>
<td>1.612</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[0][A]</td>
<td>Mv/n53_s/I1</td>
</tr>
<tr>
<td>1.844</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">Mv/n53_s/SUM</td>
</tr>
<tr>
<td>1.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>Mv/temp_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>Mv/temp_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/temp_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>Mv/temp_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_15_s0/Q</td>
</tr>
<tr>
<td>1.612</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>Mv/n45_s/I1</td>
</tr>
<tr>
<td>1.844</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">Mv/n45_s/SUM</td>
</tr>
<tr>
<td>1.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>Mv/temp_counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>Mv/temp_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/LineCount_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R33C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_7_s3/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/n183_s5/I2</td>
</tr>
<tr>
<td>1.845</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" background: #97FFFF;">Mv/n183_s5/F</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>Mv/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>Mv/n226_s2/I0</td>
</tr>
<tr>
<td>1.845</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n226_s2/F</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>Mv/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>Mv/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/PixelCount_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/PixelCount_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>Mv/PixelCount_16_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_16_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>Mv/n210_s3/I2</td>
</tr>
<tr>
<td>1.845</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" background: #97FFFF;">Mv/n210_s3/F</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>Mv/PixelCount_16_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>Mv/PixelCount_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/PixelCount_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/PixelCount_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>Mv/PixelCount_17_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_17_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>Mv/n209_s1/I3</td>
</tr>
<tr>
<td>1.845</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">Mv/n209_s1/F</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">Mv/PixelCount_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>Mv/PixelCount_17_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>Mv/PixelCount_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[1][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[1][A]</td>
<td>Mv/LineCount_0_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29[1][A]</td>
<td>Mv/LineCount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>Mv/LineCount_1_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>Mv/LineCount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td>Mv/LineCount_4_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C31[2][B]</td>
<td>Mv/LineCount_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][B]</td>
<td>Mv/LineCount_10_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[2][B]</td>
<td>Mv/LineCount_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>Mv/LineCount_12_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>Mv/LineCount_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_13_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>Mv/LineCount_13_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>Mv/LineCount_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>Mv/LineCount_15_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>Mv/LineCount_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_16_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>Mv/LineCount_16_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>Mv/LineCount_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>Mv/addrWrite3_0_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>Mv/addrWrite3_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>Mv/addrWrite3_1_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>Mv/addrWrite3_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/addrWrite3_3_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/addrWrite3_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>Mv/addrWrite3_4_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>Mv/addrWrite3_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/addrWrite3_6_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/addrWrite3_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/addrWrite3_7_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/addrWrite3_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/addrWrite3_9_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/addrWrite3_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>Mv/addrWrite3_11_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>Mv/addrWrite3_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>Mv/addrWrite3_12_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>Mv/addrWrite3_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>Mv/addrWrite3_14_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>Mv/addrWrite3_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>Mv/addrWrite3_15_s3/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>Mv/addrWrite3_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_17_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_17_s13/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/addrWrite3_17_s13/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/addrWrite3_17_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>Mv/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>Mv/LineCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>Mv/LineCount_5_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>Mv/LineCount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.916</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>3.001</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.684</td>
<td>1.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>Mv/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>Mv/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 40.532%; route: 1.001, 59.468%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[1][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[1][A]</td>
<td>Mv/LineCount_0_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C29[1][A]</td>
<td>Mv/LineCount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>Mv/LineCount_1_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>Mv/LineCount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[2][B]</td>
<td>Mv/LineCount_4_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C31[2][B]</td>
<td>Mv/LineCount_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>Mv/LineCount_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_10_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][B]</td>
<td>Mv/LineCount_10_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C30[2][B]</td>
<td>Mv/LineCount_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>Mv/LineCount_12_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>Mv/LineCount_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_13_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>Mv/LineCount_13_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[0][B]</td>
<td>Mv/LineCount_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>Mv/LineCount_15_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C29[2][A]</td>
<td>Mv/LineCount_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_16_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>Mv/LineCount_16_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>Mv/LineCount_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>Mv/addrWrite3_0_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>Mv/addrWrite3_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>Mv/addrWrite3_1_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>Mv/addrWrite3_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/addrWrite3_3_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>Mv/addrWrite3_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>Mv/addrWrite3_4_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>Mv/addrWrite3_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/addrWrite3_6_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>Mv/addrWrite3_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/addrWrite3_7_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>Mv/addrWrite3_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/addrWrite3_9_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>Mv/addrWrite3_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>Mv/addrWrite3_11_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>Mv/addrWrite3_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>Mv/addrWrite3_12_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>Mv/addrWrite3_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>Mv/addrWrite3_14_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>Mv/addrWrite3_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>Mv/addrWrite3_15_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][B]</td>
<td>Mv/addrWrite3_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/addrWrite3_17_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td style=" font-weight:bold;">Mv/addrWrite3_17_s13/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/addrWrite3_17_s13/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>Mv/addrWrite3_17_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C30[0][B]</td>
<td>Mv/LineCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>Mv/LineCount_3_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>Mv/LineCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td style=" font-weight:bold;">Mv/LineCount_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>Mv/LineCount_5_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>Mv/LineCount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>Mv/temp_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Mv/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>Mv/temp_reset_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>120</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">Mv/temp_reset_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td style=" font-weight:bold;">Mv/LineCount_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>254</td>
<td>IOR45[A]</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>1.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>Mv/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C30[1][A]</td>
<td>Mv/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.036%; route: 0.731, 51.964%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/temp_counter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/temp_counter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/temp_counter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/temp_counter_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/temp_counter_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/temp_counter_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/temp_counter_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/temp_counter_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/temp_counter_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/temp_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/temp_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/temp_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/temp_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/temp_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/temp_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/addrWrite1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/addrWrite1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/addrWrite1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/LineCount_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/LineCount_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/LineCount_6_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/LineCount_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/LineCount_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/LineCount_8_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/your_instance_name3/sdpb_inst_14</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/your_instance_name3/sdpb_inst_14/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/your_instance_name3/sdpb_inst_14/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Mv/your_instance_name3/sdpb_inst_14</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>6.883</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>Mv/your_instance_name3/sdpb_inst_14/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>pixclk_ibuf/O</td>
</tr>
<tr>
<td>11.406</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>Mv/your_instance_name3/sdpb_inst_14/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>254</td>
<td>LCD_CLK_d</td>
<td>-15.474</td>
<td>1.362</td>
</tr>
<tr>
<td>120</td>
<td>temp_reset</td>
<td>7.691</td>
<td>1.327</td>
</tr>
<tr>
<td>84</td>
<td>endWrite</td>
<td>-3.996</td>
<td>1.549</td>
</tr>
<tr>
<td>53</td>
<td>addrRead1[14]</td>
<td>4.467</td>
<td>1.179</td>
</tr>
<tr>
<td>52</td>
<td>addrRead1[15]</td>
<td>4.394</td>
<td>1.250</td>
</tr>
<tr>
<td>51</td>
<td>addrRead1[0]</td>
<td>1.013</td>
<td>2.096</td>
</tr>
<tr>
<td>51</td>
<td>addrRead1[2]</td>
<td>2.657</td>
<td>1.927</td>
</tr>
<tr>
<td>51</td>
<td>addrRead1[16]</td>
<td>4.468</td>
<td>1.348</td>
</tr>
<tr>
<td>51</td>
<td>addrRead1[3]</td>
<td>1.762</td>
<td>2.007</td>
</tr>
<tr>
<td>50</td>
<td>addrRead1[17]</td>
<td>4.014</td>
<td>1.101</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R27C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R32C27</td>
<td>76.39%</td>
</tr>
<tr>
<td>R24C33</td>
<td>75.00%</td>
</tr>
<tr>
<td>R24C29</td>
<td>73.61%</td>
</tr>
<tr>
<td>R26C25</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C23</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
