# Changelog
All notable changes to this project will be documented in this file.

## [Unreleased]

### Added
- The `Dff` block can now have built-in synchronous reset.
- The `Dff` block can now have `set` and `clr` inputs for setting/resetting individual bits.
- The `Memory` block can now have an initialization value, synchronous and asynchronous reset for synchronous read ports.
- The `Memory` block can now have port transparency behavior different for each write port.

### Changed
- The `Memory` block has working bit enables for write ports.
- The `Memory` block can now have single bit write enables.

## [0.9.0] -- 2021-08-17

### Added
- A new simulation engine, using Web Workers, has been added. It is more responsible and can be much faster than the original one (25x measured improvement).

### Changed
- Architecture was changed to enable simulation engines running concurrently with the UI.
- Webpack updated to version 5.

## [0.8.0] -- 2021-07-21

### Added
- Circuit graph transformations, which make common circuits generated by Yosys more readable.
- MuxSparse, a new multiplexer cell for situations when only a few of possible options is defined.
- ElkJS layout engine, which is (in contrast to Dagre) aware of ports.

### Changed
- Gates can now have more than two inputs.

