// Seed: 2932010175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  ;
endmodule
module module_0 (
    output wand id_0,
    output logic id_1,
    input wand module_1,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input wire id_9,
    output supply0 id_10
);
  wire id_12, id_13;
  always @(-1'd0 or posedge id_13) id_1 = #id_14 -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
