// Seed: 3726705362
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wand  id_4;
  wire  id_5;
  wire  id_6;
  uwire id_7;
  assign id_4 = id_6;
  tri0 id_8 = 1;
  assign id_1 = "" != id_7;
  assign id_8 = 1;
  assign id_6 = id_8;
  assign id_2 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) begin
    id_5 = id_5;
    id_3 = 1;
    assign id_1 = id_2;
  end
  nand (id_3, id_1, id_5, id_2);
  module_0(
      id_1, id_3
  );
endmodule
