vsim work.keccak_core_PL_tb
# vsim work.keccak_core_PL_tb 
# Start time: 20:31:40 on Mar 22,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: I:/Keccak/TienSHA/keccak_core_PL.sv(33): (vopt-2241) Connection width does not match width of port 'en'. The port definition is at: I:/Keccak/TienSHA/pipeline_reg.sv(8).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.pipeline_transformation_round_sv_unit(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.keccak_core_PL_sv_unit(fast)
# Loading work.keccak_core_PL_tb(fast)
run -all
# ** Note: $stop    : I:/Keccak/TienSHA/keccak_core_PL.sv(92)
#    Time: 1475 ns  Iteration: 0  Instance: /keccak_core_PL_tb
# Break at I:/Keccak/TienSHA/keccak_core_PL.sv line 92
quit -sim
vsim work.keccak_core_PL_tb -vopt -voptargs=+acc
# End time: 20:32:14 on Mar 22,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim work.keccak_core_PL_tb -vopt -voptargs="+acc" 
# Start time: 20:32:14 on Mar 22,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.keccak_core_PL_sv_unit(fast)
# Loading work.keccak_core_PL_tb(fast)
# Loading work.keccak_core_PL(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.pipeline_reg(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.pipeline_transformation_round_sv_unit(fast)
# Loading work.pipeline_transformation_round(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: I:/Keccak/TienSHA/pipeline_reg.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /keccak_core_PL_tb/keccak_core_PL/pipeline_reg File: I:/Keccak/TienSHA/keccak_core_PL.sv Line: 33
add wave -position insertpoint sim:/keccak_core_PL_tb/keccak_core_PL/*
add wave -position insertpoint sim:/keccak_core_PL_tb/*
run -all
# ** Note: $stop    : I:/Keccak/TienSHA/keccak_core_PL.sv(92)
#    Time: 1475 ns  Iteration: 0  Instance: /keccak_core_PL_tb
# Break in Module keccak_core_PL_tb at I:/Keccak/TienSHA/keccak_core_PL.sv line 92
run -all
# Break key hit
# Break in Module sm_pi at I:/Keccak/TienSHA/sm_pi.sv line 53
run -continue
# Break key hit
# Break in Module sm_pi at I:/Keccak/TienSHA/sm_pi.sv line 53
run -all
# Break key hit
# Break in Module sm_chi at I:/Keccak/TienSHA/sm_chi.sv line 22
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
vsim -vopt -voptargs=+acc work.keccak_core_PL_tb
# End time: 20:36:07 on Mar 22,2023, Elapsed time: 0:03:53
# Errors: 0, Warnings: 3
# vsim -vopt -voptargs="+acc" work.keccak_core_PL_tb 
# Start time: 20:36:07 on Mar 22,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.keccak_core_PL_sv_unit(fast)
# Loading work.keccak_core_PL_tb(fast)
# Loading work.keccak_core_PL(fast)
# Loading work.buffer_in_2(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.pipeline_reg(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.pipeline_transformation_round_sv_unit(fast)
# Loading work.pipeline_transformation_round(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control_2(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: I:/Keccak/TienSHA/pipeline_reg.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /keccak_core_PL_tb/keccak_core_PL/pipeline_reg File: I:/Keccak/TienSHA/keccak_core_PL.sv Line: 33
add wave -position insertpoint sim:/keccak_core_PL_tb/keccak_core_PL/*
add wave -position insertpoint sim:/keccak_core_PL_tb/*
run -all
# ** Note: $stop    : I:/Keccak/TienSHA/keccak_core_PL.sv(121)
#    Time: 1790 ns  Iteration: 0  Instance: /keccak_core_PL_tb
# Break in Module keccak_core_PL_tb at I:/Keccak/TienSHA/keccak_core_PL.sv line 121
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# Break key hit
# Break in Module sm_theta at I:/Keccak/TienSHA/sm_theta.sv line 94
