<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>I/O Management and Board Development Support Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        @media(max-width:767px){
            .mv_coman_btn{
                margin-top: 1rem;
                width: 100% !important;
                display: inline-block !important;
            }
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><a href="">FPGA Design Software Resource Centers</a></li>
                <li><p class="mb-0">I/O Management and Board Development Support Center</p></li>
            </ol>
        </div>
    </nav>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">I/O Management and Board Development Support Center</h1>
            <p style="color: #fff;">Documentation, Training and Tools for early I/O planning and sign-off</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <section>
        <div style="padding: 2rem 0rem 1rem;">
            <div class="container">
                <p class="mb-2">The Intel® Quartus® Prime software has I/O management tools for early I/O planning and sign-off.&nbsp;</p>
                <p class="mb-2">While planning your I/O pins, prepare your Intel FPGA design for PCB integration.</p>
                <ul>
                    <li>Create "board-aware" board trace models in the Quartus Prime software to get I/O signal integrity metrics or generate IBIS/HSPICE models for simulation in third-party signal integrity simulation tools.&nbsp;</li>
                    <li>Export the I/O pin-outs to create custom schematic symbols for use in popular schematic capture tools.</li>
                </ul>
                <h3 style="font-weight: 300;">Table 1. I/O Management Documentation</h3>
                <div style="padding: 1rem 0rem;">
                    <table class="mv_product_table w-100 mb-4">
                        <thead>
                            <tr>
                                <th class="medium-column"><p><b>Resource</b></p>
                                </th>
                                <th class="small-column"><b>Software Edition</b></th>
                                <th class="medium-column"><p><b>Description</b></p>
                                </th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><p><a class="b_special_a1" href="">AN775: I/O Timing Information Generation Guidelines</a></p></td>
                                <td width="220">Pro and Standard</td>
                                <td width="448" class="medium-column"><p>I/O timing information is crucial for early analysis during PCB board design stages. Generate timing parameters to help you adjust the timing budget of your design, considering I/O standards and pin placement.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><a class="b_special_a1" href="">I/O Management</a></td>
                                <td width="220">Pro</td>
                                <td width="448" class="medium-column" rowspan="2" style="background-color: #fefefe;"><p>This chapter of the Intel Quartus Prime Pro Edition and Intel Quartus Prime Standard Edition Handbook discusses Intel FPGA I/O planning flow, detailing how and when to use the many I/O planning tools such as pin planner. It describes how to create top-level HDL files using pin planner's early I/O planning flow with custom megafunctions. It describes the methodology for I/O assignments and analysis, and discusses advanced I/O timing analysis with board trace models in Intel Quartus Prime Pro Edition and Intel Quartus Prime Standard Edition software.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td width="220"><a class="b_special_a1" href="">I/O Management</a></td>
                                <td width="300">Standard</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td width="220" class="medium-column"><a class="b_special_a1" href="">Simultaneous Switching Noise (SSN) Analysis and Optimization</a></td>
                                <td width="300">Standard</td>
                                <td width="448" class="medium-column" style="background-color: #fefefe;"><p>This chapter of the Intel Quartus Prime Standard Edition Handbook explains how to use the SSN analyzer and optimization tool in Intel Quartus Prime Standard Edition software 9.0 and later. It discusses the tool flow and explains what is required to perform an accurate SSN analysis in your Intel FPGA design. It also describes Intel Quartus Prime Standard Edition software SSN optimization techniques and settings.</p></td>
                            </tr>
                        </tbody>
                    </table>

                    <h3 class="mb-4" style="font-weight: 300;">Table 2. I/O Management Training and Demonstrations</h3>

                    <table class="mv_product_table w-100 mb-4">
                        <thead>
                            <tr>
                                <th class="medium-column"><p><b>Resource</b></p>
                                </th>
                                <th class="small-column"><b>Software Edition</b></th>
                                <th class="medium-column"><p><b>Description</b></p>
                                </th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><p><a class="b_special_a1" href="">Using the Intel® Quartus® Prime Standard Edition Software: An Introduction</a></p>
                                </td>
                                <td width="220">Standard</td>
                                <td width="448" class="medium-column"><p>You will learn how to use Intel® Quartus® Prime Standard Edition software to develop an Intel FPGA design. You will create a new project, perform user settings and assignments, compile, simulate and configure your device to see the design working in-system.</p>
                                    <ul>
                                        <li>80 Minute on-demand training course</li>
                                    </ul>
                                </td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><a class="b_special_a1" href="">Fast &amp; Easy I/O System Design with Interface Planner</a></td>
                                <td width="220">Pro</td>
                                <td width="448" class="medium-column" style="background-color: #fefefe;"><p>In this training, learn about Interface Planner, formerly known as BluePrint, an easy-to-use tool in the Intel® Quartus® Prime Pro Edition software that uses the power of the Fitter to create a legal floorplan in minutes. Make guaranteed legal resource location assignments interface-by-interface instead of pin-by-pin to shorten your I/O planning cycle.</p>
                                    <ul>
                                        <li>39 Minute on-demand training course</li>
                                    </ul>
                                </td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td width="300"><a class="b_special_a1" href="">I/O Assignment Analysis</a></td>
                                <td width="220">Not applicable</td>
                                <td width="448"><p>See a quick demonstration on Quartus II software's I/O assignment tools. You will learn how to use the Interface Planner features found in&nbsp; Intel Quartus Prime Pro Edition software.</p>
                                    <ul>
                                        <li>4 Minute demonstration</li>
                                    </ul>
                                </td>
                            </tr>
                        </tbody>
                    </table>

                    <h3 class="mb-4" style="font-weight: 300;">Table 3. PCB Design Documentation</h3>

                    <p>Available documentation for third-party PCB tools</p>

                    <table class="mv_product_table w-100 mb-4">
                        <thead>
                            <tr>
                                <th class="medium-column"><b>User Guide</b></th>
                                <th class="small-column"><b>Software Edition</b></th>
                                <th class="medium-column"><p><b>Description</b></p>
                                </th>
                                </th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><a class="b_special_a1" href="">Cadence Board Design Tools Support</a></td>
                                <td width="220">Pro</td>
                                <td width="448" class="medium-column" rowspan="2"><p>Describes support for optional third-party PCB design tools by Siemens EDA and Cadence*. Also includes information about signal integrity analysis and simulations with HSPICE and IBIS Models.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Cadence Board Design Tools Support</a></td>
                                <td class="small-column">Standard</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Siemens EDA PCB Design Tools Support</a></td>
                                <td class="small-column">Pro</td>
                                <td width="448" class="medium-column" rowspan="2"><p>The&nbsp;Mentor Graphics*&nbsp;I/O Designer software allows you to take advantage of the full FPGA symbol design, creation, editing, and back-annotation flow supported by the&nbsp;Mentor Graphics*&nbsp;tools.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Mentor Graphics* PCB Design Tools Support</a></td>
                                <td class="small-column">Standard</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Managing Device I/O Pins</a></td>
                                <td class="small-column">Pro</td>
                                <td width="448" class="medium-column" rowspan="2"><p>This chapter describes efficient planning and assignment of I/O pins in your target device. Consider I/O standards, pin placement rules, and your PCB characteristics early in the design phase.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Managing Device I/O Pins</a></td>
                                <td class="small-column">Standard</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide</a></td>
                                <td class="small-column">Not applicable</td>
                                <td width="448" class="medium-column">A brief overview of the device-specific PDN tool 2.0 tabs for all devices.</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">High-Speed Board Design Advisor for PDN</a></td>
                                <td class="small-column">Not applicable<br></td>
                                <td width="448" class="medium-column" style="background-color: #fefefe;"><p>This document contains a step-by-step tutorial and checklist of best-practice guidelines to design and review a power distribution network (PDN).</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">AN 224: High-Speed Board Layout Guidelines</a></td>
                                <td class="small-column">Not applicable</td>
                                <td width="448" class="medium-column"><p>Includes information and suggestions for designing and laying out high-speed boards with Intel FPGAs.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">External Memory Device Handbook, Chapter 5, High-Speed Board Designs</a></td>
                                <td class="small-column">Not applicable</td>
                                <td width="448" class="medium-column" style="background-color: #fefefe;"><p>Provides general information on high-speed board design.</p></td>
                            </tr>
                        </tbody>
                    </table>

                    <h3 class="mb-4" style="font-weight: 300;">Table 4. PCB Design Resource</h3>

                    <table class="mv_product_table w-100 mb-4">
                        <thead>
                            <tr>
                                <th class="medium-column"><b>Resource</b></th>
                                <th class="small-column"><b>Software Edition</b></th>
                                <th class="medium-column"><p><b>Description</b></p>
                                </th>
                                </th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><p><a class="b_special_a1" href="">Power Distribution Network (PDN) Tool</a></p>
                                </td>
                                <td width="220">Not applicable</td>
                                <td width="458" class="medium-column"><p>The easy-to-use power distribution network (PDN) design tool is a graphical tool used with all Intel® FPGAs to optimize the board-level PDN. The purpose of the board-level PDN is to distribute power and return currents from the voltage regulating module (VRM) to the FPGA power supplies, and support optimal transceiver signal integrity and FPGA performance.</p>
                                </td>
                            </tr>
                        </tbody>
                    </table>

                    <h3 class="mb-4" style="font-weight: 300;">Table 5. Board-Level Signal Integrity Resources</h3>
                    <p>Available resources for board-level signal integrity analysis</p>

                    <table class="mv_product_table w-100 mb-4">
                        <thead>
                            <tr>
                                <th class="medium-column"><b>Resource</b></th>
                                <th class="small-column"><b>Software Edition</b></th>
                                <th class="medium-column"><p><b>Description</b></p>
                                </th>
                                </th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td width="300" class="medium-column"><a class="b_special_a1" href="">Signal Integrity Analysis with Third-Party Tools</a></td>
                                <td width="220">Pro</td>
                                <td width="448" class="medium-column" rowspan="2"><p>With the ever-increasing operating speed of interfaces in traditional FPGA design, the timing and signal integrity margins between the FPGA and other devices on the board must be within specification and tolerance before building a PCB.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">Signal Integrity Analysis with Third-Party Tools</a></td>
                                <td class="small-column">Standard</td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td width="199" class="medium-column"><a class="b_special_a1" href="">I/O Model Selection: IBIS or HSPICE</a></td>
                                <td class="small-column">Pro</td>
                                <td width="448" class="medium-column" rowspan="2"><p>The&nbsp;Intel® Quartus® Prime&nbsp;software can export two different types of I/O models that are useful for different simulation situations, IBIS models and HSPICE models.</p></td>
                            </tr>
                            <tr class="data" data-category-id="">
                                <td class="medium-column"><a class="b_special_a1" href="">I/O Model Selection: IBIS or HSPICE</a></td>
                                <td class="small-column">Standard</td>
                            </tr>
                        </tbody>
                    </table>

                    <h3 class="mb-4" style="font-weight: 300;">Table 6. Signal Integrity Analysis</h3>
                    <p>Training course for signal integrity analysis</p>
                    <table class="mv_product_table w-100 mb-4">
                        <thead>
                            <tr>
                                <th class="medium-column"><b>Resource</b></th>
                                <th class="small-column"><b>Software Edition</b></th>
                                <th class="medium-column"><p><b>Description</b></p>
                                </th>
                                </th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr class="data" data-category-id="">
                                <td width="300"><a class="b_special_a1" href="">SerDes Channel Simulation with IBIS-AMI Models</a></td>
                                <td width="220">Pro and Standard</td>
                                <td width="448"><p>In this training, you will learn about the need for accurate signal integrity simulation &amp; analysis when designing high-speed PCBs using Intel® FPGA transceivers.&nbsp;</p>
                                   <ul>
                                        <li>14 Minute on-demand training course</li>
                                   </ul>
                                </td>
                            </tr>
                        </tbody>
                    </table>
                </div>
            </div>
        </div>
    </section>

    <section>
        <div style="padding: 0rem 0rem 1rem;">
            <div class="container">
                <h3 style="font-weight: 300;">Related Links</h3>
                <ul>
                    <li><a class="b_special_a1" href="">Intel® FPGA Design Examples</a></li>
                    <li><a class="b_special_a1" href="">Pin-Out Files for Intel® FPGAs</a></li>
                    <li><a class="b_special_a1" href="">FPGA Documentation Index</a></li>
                    <li><a class="b_special_a1" href="">BSDL Support</a></li>
                    <li><a class="b_special_a1" href="">Intel® FPGA Schematic Symbols</a></li>
                    <li><a class="b_special_a1" href="">Signal and Power Integrity Support Center</a></li>
                    <li><a class="b_special_a1" href="">FPGA Intel Community</a></li>
                    <li><a class="b_special_a1" href="">Intel® Quartus® Prime Software</a></li>
                </ul>
            </div>
        </div>
    </section>

        <!--------------------------------- Still Have Questions ----------------------------->
        <section>
            <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
                <div class="container">
                    <div class="d-flex justify-content-center align-items-center">
                        <div>
                            <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                        </div>
                        <div>
                            <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                        </div>
                    </div>
                    <p>Get answers for the most common design issues.</p>
                    <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
                </div>
            </div>
        </section>
        <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>