<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lsu—el2_lsu_bus_buffer.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    29-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ffba00;">
        36.6%
    </td>
    <td class="headerCovSummaryEntry">
        89
    </td>
    <td class="headerCovSummaryEntry">
        243
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    axi_nmi_pin_assertion
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #6bff00;">
        79.0%
    </td>
    <td class="headerCovSummaryEntry">
        124
    </td>
    <td class="headerCovSummaryEntry">
        157
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : // $Id$</span>
<span id="L18"><span class="lineNum">      18</span>              : //</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : // Owner:</span>
<span id="L21"><span class="lineNum">      21</span>              : // Function: lsu interface with interface queue</span>
<span id="L22"><span class="lineNum">      22</span>              : // Comments:</span>
<span id="L23"><span class="lineNum">      23</span>              : //</span>
<span id="L24"><span class="lineNum">      24</span>              : //********************************************************************************</span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              : module el2_lsu_bus_buffer</span>
<span id="L27"><span class="lineNum">      27</span>              : import el2_pkg::*;</span>
<span id="L28"><span class="lineNum">      28</span>              : #(</span>
<span id="L29"><span class="lineNum">      29</span>              : `include "el2_param.vh"</span>
<span id="L30"><span class="lineNum">      30</span>              :  )(</span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC tlaBgGNC">         688 :    input logic                          clk,                                // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          clk_override,                       // Override non-functional clock gating</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic                          rst_l,                              // reset, active low</span></span>
<span id="L34"><span class="lineNum">      34</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L35"><span class="lineNum">      35</span>              :    /*verilator coverage_off*/</span>
<span id="L36"><span class="lineNum">      36</span>              :    input logic                          scan_mode,                          // scan mode</span>
<span id="L37"><span class="lineNum">      37</span>              :    /*verilator coverage_on*/</span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          dec_tlu_external_ldfwd_disable,     // disable load to load forwarding for externals</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 :    input logic                          dec_tlu_wb_coalescing_disable,      // disable write buffer coalescing</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic                          dec_tlu_sideeffect_posted_disable,  // Don't block the sideeffect load store to the bus</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          dec_tlu_force_halt,</span></span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              :    // various clocks needed for the bus reads and writes</span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC tlaBgGNC">          24 :    input logic                          lsu_bus_obuf_c1_clken,</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">          10 :    input logic                          lsu_busm_clken,</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaGNC">         688 :    input logic                          lsu_c2_r_clk,</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaGNC">         688 :    input logic                          lsu_bus_ibuf_c1_clk,</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          lsu_bus_obuf_c1_clk,</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC tlaBgGNC">         688 :    input logic                          lsu_bus_buf_c1_clk,</span></span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaGNC">         688 :    input logic                          lsu_free_c2_clk,</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          lsu_busm_clk,</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span>              : </span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC tlaBgGNC">          12 :    input logic                          dec_lsu_valid_raw_d,            // Raw valid for address computation</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaGNC">           8 :    input el2_lsu_pkt_t                 lsu_pkt_m,                      // lsu packet flowing down the pipe</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC">           8 :    input el2_lsu_pkt_t                 lsu_pkt_r,                      // lsu packet flowing down the pipe</span></span>
<span id="L57"><span class="lineNum">      57</span>              : </span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [31:0]                   lsu_addr_m,                     // lsu address flowing down the pipe</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :    input logic [31:0]                   end_addr_m,                     // lsu address flowing down the pipe</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaUNC">           0 :    input logic [31:0]                   lsu_addr_r,                     // lsu address flowing down the pipe</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :    input logic [31:0]                   end_addr_r,                     // lsu address flowing down the pipe</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC tlaBgGNC">           4 :    input logic [31:0]                   store_data_r,                   // store data flowing down the pipe</span></span>
<span id="L63"><span class="lineNum">      63</span>              : </span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          no_word_merge_r,                // r store doesn't need to wait in ibuf since it will not coalesce</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    input logic                          no_dword_merge_r,               // r store doesn't need to wait in ibuf since it will not coalesce</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC tlaBgGNC">          12 :    input logic                          lsu_busreq_m,                   // bus request is in m</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaGNC">          12 :    output logic                         lsu_busreq_r,                   // bus request is in r</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          ld_full_hit_m,                  // load can get all its byte from a write buffer entry</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaGNC tlaBgGNC">          20 :    input logic                          flush_m_up,                     // flush</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          flush_r,                        // flush</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC tlaBgGNC">          12 :    input logic                          lsu_commit_r,                   // lsu instruction in r commits</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">          12 :    input logic                          is_sideeffects_r,               // lsu attribute is side_effects</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                          ldst_dual_d,                    // load/store is unaligned at 32 bit boundary</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC">           0 :    input logic                          ldst_dual_m,                    // load/store is unaligned at 32 bit boundary</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC">           0 :    input logic                          ldst_dual_r,                    // load/store is unaligned at 32 bit boundary</span></span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    input logic [7:0]                    ldst_byteen_ext_m,              // HI and LO signals</span></span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC tlaBgGNC">          12 :    output logic                         lsu_bus_buffer_pend_any,          // bus buffer has a pending bus entry</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                         lsu_bus_buffer_full_any,          // bus buffer is full</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC tlaBgGNC">          12 :    output logic                         lsu_bus_buffer_empty_any,         // bus buffer is empty</span></span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [3:0]                   ld_byte_hit_buf_lo, ld_byte_hit_buf_hi,    // Byte enables for forwarding data</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC">           0 :    output logic [31:0]                  ld_fwddata_buf_lo, ld_fwddata_buf_hi,      // load forwarding data</span></span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaUNC">           0 :    output logic                         lsu_imprecise_error_load_any,     // imprecise load bus error</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaUNC">           0 :    output logic                         lsu_imprecise_error_store_any,    // imprecise store bus error</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaUNC">           0 :    output logic [31:0]                  lsu_imprecise_error_addr_any,     // address of the imprecise error</span></span>
<span id="L89"><span class="lineNum">      89</span>              : </span>
<span id="L90"><span class="lineNum">      90</span>              :    // Non-blocking loads</span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaUNC">           0 :    output logic                               lsu_nonblock_load_valid_m,     // there is an external load -&gt; put in the cam</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC">           0 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_tag_m,       // the tag of the external non block load</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :    output logic                               lsu_nonblock_load_inv_r,       // invalidate signal for the cam entry for non block loads</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaUNC">           0 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_inv_tag_r,   // tag of the enrty which needs to be invalidated</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC">           0 :    output logic                               lsu_nonblock_load_data_valid,  // the non block is valid - sending information back to the cam</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaUNC">           0 :    output logic                               lsu_nonblock_load_data_error,  // non block load has an error</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC">           0 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_data_tag,    // the tag of the non block load sending the data/error</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :    output logic [31:0]                        lsu_nonblock_load_data,        // Data of the non block load</span></span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              :    // PMU events</span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC tlaBgGNC">          10 :    output logic                         lsu_pmu_bus_trxn,</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                         lsu_pmu_bus_misaligned,</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaUNC">           0 :    output logic                         lsu_pmu_bus_error,</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :    output logic                         lsu_pmu_bus_busy,</span></span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              :    // AXI Write Channels</span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC tlaBgGNC">          10 :    output logic                            lsu_axi_awvalid,</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaGNC">          10 :    input  logic                            lsu_axi_awready,</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_awid,</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaUNC">           0 :    output logic [31:0]                     lsu_axi_awaddr,</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [3:0]                      lsu_axi_awregion,</span></span>
<span id="L112"><span class="lineNum">     112</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L113"><span class="lineNum">     113</span>              :    /*verilator coverage_off*/</span>
<span id="L114"><span class="lineNum">     114</span>              :    output logic [7:0]                      lsu_axi_awlen,</span>
<span id="L115"><span class="lineNum">     115</span>              :    /*verilator coverage_on*/</span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_awsize,</span></span>
<span id="L117"><span class="lineNum">     117</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L118"><span class="lineNum">     118</span>              :    /*verilator coverage_off*/</span>
<span id="L119"><span class="lineNum">     119</span>              :    output logic [1:0]                      lsu_axi_awburst,</span>
<span id="L120"><span class="lineNum">     120</span>              :    output logic                            lsu_axi_awlock,</span>
<span id="L121"><span class="lineNum">     121</span>              :    /*verilator coverage_on*/</span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [3:0]                      lsu_axi_awcache,</span></span>
<span id="L123"><span class="lineNum">     123</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L124"><span class="lineNum">     124</span>              :    /*verilator coverage_off*/</span>
<span id="L125"><span class="lineNum">     125</span>              :    output logic [2:0]                      lsu_axi_awprot,</span>
<span id="L126"><span class="lineNum">     126</span>              :    output logic [3:0]                      lsu_axi_awqos,</span>
<span id="L127"><span class="lineNum">     127</span>              :    /*verilator coverage_on*/</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaGNC">          10 :    output logic                            lsu_axi_wvalid,</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaGNC">          10 :    input  logic                            lsu_axi_wready,</span></span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaGNC">           4 :    output logic [63:0]                     lsu_axi_wdata,</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [7:0]                      lsu_axi_wstrb,</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic                            lsu_axi_wlast,</span></span>
<span id="L134"><span class="lineNum">     134</span>              : </span>
<span id="L135"><span class="lineNum">     135</span> <span class="tlaGNC">           8 :    input  logic                            lsu_axi_bvalid,</span></span>
<span id="L136"><span class="lineNum">     136</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L137"><span class="lineNum">     137</span>              :    /*verilator coverage_off*/</span>
<span id="L138"><span class="lineNum">     138</span>              :    output logic                            lsu_axi_bready,</span>
<span id="L139"><span class="lineNum">     139</span>              :    /*verilator coverage_on*/</span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]                      lsu_axi_bresp,</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_bid,</span></span>
<span id="L142"><span class="lineNum">     142</span>              : </span>
<span id="L143"><span class="lineNum">     143</span>              :    // AXI Read Channels</span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC">           0 :    output logic                            lsu_axi_arvalid,</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC tlaBgGNC">           2 :    input  logic                            lsu_axi_arready,</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_arid,</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaUNC">           0 :    output logic [31:0]                     lsu_axi_araddr,</span></span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaGNC tlaBgGNC">           2 :    output logic [3:0]                      lsu_axi_arregion,</span></span>
<span id="L149"><span class="lineNum">     149</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L150"><span class="lineNum">     150</span>              :    /*verilator coverage_off*/</span>
<span id="L151"><span class="lineNum">     151</span>              :    output logic [7:0]                      lsu_axi_arlen,</span>
<span id="L152"><span class="lineNum">     152</span>              :    /*verilator coverage_on*/</span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]                      lsu_axi_arsize,</span></span>
<span id="L154"><span class="lineNum">     154</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L155"><span class="lineNum">     155</span>              :    /*verilator coverage_off*/</span>
<span id="L156"><span class="lineNum">     156</span>              :    output logic [1:0]                      lsu_axi_arburst,</span>
<span id="L157"><span class="lineNum">     157</span>              :    output logic                            lsu_axi_arlock,</span>
<span id="L158"><span class="lineNum">     158</span>              :    /*verilator coverage_on*/</span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaGNC tlaBgGNC">           4 :    output logic [3:0]                      lsu_axi_arcache,</span></span>
<span id="L160"><span class="lineNum">     160</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L161"><span class="lineNum">     161</span>              :    /*verilator coverage_off*/</span>
<span id="L162"><span class="lineNum">     162</span>              :    output logic [2:0]                      lsu_axi_arprot,</span>
<span id="L163"><span class="lineNum">     163</span>              :    output logic [3:0]                      lsu_axi_arqos,</span>
<span id="L164"><span class="lineNum">     164</span>              :    /*verilator coverage_on*/</span>
<span id="L165"><span class="lineNum">     165</span>              : </span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                            lsu_axi_rvalid,</span></span>
<span id="L167"><span class="lineNum">     167</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L168"><span class="lineNum">     168</span>              :    /*verilator coverage_off*/</span>
<span id="L169"><span class="lineNum">     169</span>              :    output logic                            lsu_axi_rready,</span>
<span id="L170"><span class="lineNum">     170</span>              :    /*verilator coverage_on*/</span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC">           0 :    input  logic [pt.LSU_BUS_TAG-1:0]       lsu_axi_rid,</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :    input  logic [63:0]                     lsu_axi_rdata,</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaUNC">           0 :    input  logic [1:0]                      lsu_axi_rresp,</span></span>
<span id="L174"><span class="lineNum">     174</span>              : </span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic                             lsu_bus_clk_en,</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaGNC">           2 :    input logic                             lsu_bus_clk_en_q</span></span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span>              : );</span>
<span id="L179"><span class="lineNum">     179</span>              : </span>
<span id="L180"><span class="lineNum">     180</span>              :    // For Ld: IDLE -&gt; START_WAIT -&gt; CMD -&gt; RESP -&gt; DONE_PARTIAL(?) -&gt; DONE_WAIT(?) -&gt; DONE -&gt; IDLE</span>
<span id="L181"><span class="lineNum">     181</span>              :    // For St: IDLE -&gt; START_WAIT -&gt; CMD -&gt; RESP(?) -&gt; IDLE</span>
<span id="L182"><span class="lineNum">     182</span>              :    typedef enum logic [2:0] {IDLE=3'b000, START_WAIT=3'b001, CMD=3'b010, RESP=3'b011, DONE_PARTIAL=3'b100, DONE_WAIT=3'b101, DONE=3'b110} state_t;</span>
<span id="L183"><span class="lineNum">     183</span>              : </span>
<span id="L184"><span class="lineNum">     184</span>              :    localparam DEPTH     = pt.LSU_NUM_NBLOAD;</span>
<span id="L185"><span class="lineNum">     185</span>              :    localparam DEPTH_LOG2 = pt.LSU_NUM_NBLOAD_WIDTH;</span>
<span id="L186"><span class="lineNum">     186</span>              :    localparam TIMER     = 8;   // This can be only power of 2</span>
<span id="L187"><span class="lineNum">     187</span>              :    localparam TIMER_MAX = TIMER - 1;  // Maximum value of timer</span>
<span id="L188"><span class="lineNum">     188</span>              :    localparam TIMER_LOG2 = (TIMER &lt; 2) ? 1 : $clog2(TIMER);</span>
<span id="L189"><span class="lineNum">     189</span>              : </span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC">           2 :    logic [3:0]                          ldst_byteen_hi_m, ldst_byteen_lo_m;</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [DEPTH-1:0]                    ld_addr_hitvec_lo, ld_addr_hitvec_hi;</span></span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC">           0 :    logic [3:0][DEPTH-1:0]               ld_byte_hitvec_lo, ld_byte_hitvec_hi;</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC">           0 :    logic [3:0][DEPTH-1:0]               ld_byte_hitvecfn_lo, ld_byte_hitvecfn_hi;</span></span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :    logic                                ld_addr_ibuf_hit_lo, ld_addr_ibuf_hit_hi;</span></span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaUNC">           0 :    logic [3:0]                          ld_byte_ibuf_hit_lo, ld_byte_ibuf_hit_hi;</span></span>
<span id="L197"><span class="lineNum">     197</span>              : </span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaGNC tlaBgGNC">           2 :    logic [3:0]                          ldst_byteen_r;</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC">           2 :    logic [3:0]                          ldst_byteen_hi_r, ldst_byteen_lo_r;</span></span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaGNC">           4 :    logic [31:0]                         store_data_hi_r, store_data_lo_r;</span></span>
<span id="L201"><span class="lineNum">     201</span> <span class="tlaGNC">           2 :    logic                                is_aligned_r;                   // Aligned load/store</span></span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaGNC">           2 :    logic                                ldst_samedw_r;</span></span>
<span id="L203"><span class="lineNum">     203</span>              : </span>
<span id="L204"><span class="lineNum">     204</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                                lsu_nonblock_load_valid_r;</span></span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC">           0 :    logic [31:0]                         lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo, lsu_nonblock_data_unalgn;</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaUNC">           0 :    logic [1:0]                          lsu_nonblock_addr_offset;</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaGNC tlaBgGNC">           4 :    logic [1:0]                          lsu_nonblock_sz;</span></span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                                lsu_nonblock_unsign;</span></span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaUNC">           0 :    logic                                lsu_nonblock_load_data_ready;</span></span>
<span id="L210"><span class="lineNum">     210</span>              : </span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaUNC">           0 :    logic [DEPTH-1:0]                    CmdPtr0Dec, CmdPtr1Dec;</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaUNC">           0 :    logic [DEPTH-1:0]                    RspPtrDec;</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]               CmdPtr0, CmdPtr1;</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]               RspPtr;</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]               WrPtr0_m, WrPtr0_r;</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]               WrPtr1_m, WrPtr1_r;</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaUNC">           0 :    logic                                found_wrptr0, found_wrptr1, found_cmdptr0, found_cmdptr1;</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC">           0 :    logic [3:0]                          buf_numvld_any, buf_numvld_wrcmd_any, buf_numvld_cmd_any, buf_numvld_pend_any;</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC">           0 :    logic                                any_done_wait_state;</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaGNC tlaBgGNC">          10 :    logic                                bus_sideeffect_pend;</span></span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                                bus_coalescing_disable;</span></span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :    logic                                bus_addr_match_pending;</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaGNC tlaBgGNC">          10 :    logic                                bus_cmd_sent, bus_cmd_ready;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaGNC">          10 :    logic                                bus_wcmd_sent, bus_wdata_sent;</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaGNC">           8 :    logic                                bus_rsp_read, bus_rsp_write;</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]           bus_rsp_read_tag, bus_rsp_write_tag;</span></span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaUNC">           0 :    logic                                bus_rsp_read_error, bus_rsp_write_error;</span></span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC">           0 :    logic [63:0]                         bus_rsp_rdata;</span></span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              :    // Bus buffer signals</span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaUNC">           0 :    state_t [DEPTH-1:0]                  buf_state;</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][1:0]             buf_sz;</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][31:0]            buf_addr;</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][3:0]             buf_byteen;</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_sideeffect;</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_write;</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_unsign;</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_dual;</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_samedw;</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_nomerge;</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_dualhi;</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH_LOG2-1:0]  buf_dualtag;</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_ldfwd;</span></span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH_LOG2-1:0]  buf_ldfwdtag;</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_error;</span></span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][31:0]            buf_data;</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_age, buf_age_younger;</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_rspage, buf_rsp_pickage;</span></span>
<span id="L250"><span class="lineNum">     250</span>              : </span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaUNC">           0 :    state_t [DEPTH-1:0]                  buf_nxtstate;</span></span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_rst;</span></span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_state_en;</span></span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_cmd_state_bus_en;</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_resp_state_bus_en;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_state_bus_en;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_dual_in;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC tlaBgGNC">           2 :    logic   [DEPTH-1:0]                  buf_samedw_in;</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   [DEPTH-1:0]                  buf_nomerge_in;</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC tlaBgGNC">          12 :    logic   [DEPTH-1:0]                  buf_sideeffect_in;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   [DEPTH-1:0]                  buf_unsign_in;</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaGNC tlaBgGNC">           8 :    logic   [DEPTH-1:0][1:0]             buf_sz_in;</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaGNC">          12 :    logic   [DEPTH-1:0]                  buf_write_in;</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   [DEPTH-1:0]                  buf_wr_en;</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_dualhi_in;</span></span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH_LOG2-1:0]  buf_dualtag_in;</span></span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_ldfwd_en;</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_ldfwd_in;</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH_LOG2-1:0]  buf_ldfwdtag_in;</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaGNC tlaBgGNC">           2 :    logic   [DEPTH-1:0][3:0]             buf_byteen_in;</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   [DEPTH-1:0][31:0]            buf_addr_in;</span></span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaGNC tlaBgGNC">           4 :    logic   [DEPTH-1:0][31:0]            buf_data_in;</span></span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   [DEPTH-1:0]                  buf_error_en;</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0]                  buf_data_en;</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_age_in;</span></span>
<span id="L276"><span class="lineNum">     276</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_ageQ;</span></span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_rspage_set;</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_rspage_in;</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaUNC">           0 :    logic   [DEPTH-1:0][DEPTH-1:0]       buf_rspageQ;</span></span>
<span id="L280"><span class="lineNum">     280</span>              : </span>
<span id="L281"><span class="lineNum">     281</span>              :    // Input buffer signals</span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaGNC tlaBgGNC">          12 :    logic                               ibuf_valid;</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               ibuf_dual;</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaGNC tlaBgGNC">           2 :    logic                               ibuf_samedw;</span></span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               ibuf_nomerge;</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]              ibuf_tag;</span></span>
<span id="L287"><span class="lineNum">     287</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]              ibuf_dualtag;</span></span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaGNC tlaBgGNC">           2 :    logic                               ibuf_sideeffect;</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               ibuf_unsign;</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC tlaBgGNC">           2 :    logic                               ibuf_write;</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC">           4 :    logic [1:0]                         ibuf_sz;</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">           2 :    logic [3:0]                         ibuf_byteen;</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]                        ibuf_addr;</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaGNC tlaBgGNC">           4 :    logic [31:0]                        ibuf_data;</span></span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaGNC">          12 :    logic [TIMER_LOG2-1:0]              ibuf_timer;</span></span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               ibuf_byp;</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaGNC tlaBgGNC">          12 :    logic                               ibuf_wr_en;</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaGNC">          12 :    logic                               ibuf_rst;</span></span>
<span id="L300"><span class="lineNum">     300</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               ibuf_force_drain;</span></span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaGNC tlaBgGNC">          12 :    logic                               ibuf_drain_vld;</span></span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [DEPTH-1:0]                   ibuf_drainvec_vld;</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]              ibuf_tag_in;</span></span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaUNC">           0 :    logic [DEPTH_LOG2-1:0]              ibuf_dualtag_in;</span></span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaGNC tlaBgGNC">           8 :    logic [1:0]                         ibuf_sz_in;</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]                        ibuf_addr_in;</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC tlaBgGNC">           2 :    logic [3:0]                         ibuf_byteen_in;</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">           4 :    logic [31:0]                        ibuf_data_in;</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC">          12 :    logic [TIMER_LOG2-1:0]              ibuf_timer_in;</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">           2 :    logic [3:0]                         ibuf_byteen_out;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">           4 :    logic [31:0]                        ibuf_data_out;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaGNC">           2 :    logic                               ibuf_merge_en, ibuf_merge_in;</span></span>
<span id="L313"><span class="lineNum">     313</span>              : </span>
<span id="L314"><span class="lineNum">     314</span>              :    // Output buffer signals</span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaGNC">          10 :    logic                               obuf_valid;</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaGNC">           2 :    logic                               obuf_write;</span></span>
<span id="L317"><span class="lineNum">     317</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               obuf_nosend;</span></span>
<span id="L318"><span class="lineNum">     318</span> <span class="tlaUNC">           0 :    logic                               obuf_rdrsp_pend;</span></span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaGNC tlaBgGNC">           2 :    logic                               obuf_sideeffect;</span></span>
<span id="L320"><span class="lineNum">     320</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]                        obuf_addr;</span></span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaGNC tlaBgGNC">           4 :    logic [63:0]                        obuf_data;</span></span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaGNC">           4 :    logic [1:0]                         obuf_sz;</span></span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [7:0]                         obuf_byteen;</span></span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaUNC">           0 :    logic                               obuf_merge;</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaUNC">           0 :    logic                               obuf_cmd_done, obuf_data_done;</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          obuf_tag0;</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          obuf_tag1;</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          obuf_rdrsp_tag;</span></span>
<span id="L329"><span class="lineNum">     329</span>              : </span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaUNC">           0 :    logic                               ibuf_buf_byp;</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC">           0 :    logic                               obuf_force_wr_en;</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaUNC">           0 :    logic                               obuf_wr_wait;</span></span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaGNC tlaBgGNC">          10 :    logic                               obuf_wr_en, obuf_wr_enQ;</span></span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaGNC">          10 :    logic                               obuf_rst;</span></span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaGNC">           2 :    logic                               obuf_write_in;</span></span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               obuf_nosend_in;</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC tlaBgGNC">           2 :    logic                               obuf_rdrsp_pend_en;</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                               obuf_rdrsp_pend_in;</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC tlaBgGNC">           2 :    logic                               obuf_sideeffect_in;</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">           2 :    logic                               obuf_aligned_in;</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [31:0]                        obuf_addr_in;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC tlaBgGNC">           4 :    logic [63:0]                        obuf_data_in;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">           4 :    logic [1:0]                         obuf_sz_in;</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [7:0]                         obuf_byteen_in;</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaUNC">           0 :    logic                               obuf_merge_in;</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaUNC">           0 :    logic                               obuf_cmd_done_in, obuf_data_done_in;</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          obuf_tag0_in;</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          obuf_tag1_in;</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          obuf_rdrsp_tag_in;</span></span>
<span id="L350"><span class="lineNum">     350</span>              : </span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaUNC">           0 :    logic                               obuf_merge_en;</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaUNC">           0 :    logic [TIMER_LOG2-1:0]              obuf_wr_timer, obuf_wr_timer_in;</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaUNC">           0 :    logic [7:0]                         obuf_byteen0_in, obuf_byteen1_in;</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC tlaBgGNC">           4 :    logic [63:0]                        obuf_data0_in, obuf_data1_in;</span></span>
<span id="L355"><span class="lineNum">     355</span>              : </span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaGNC">           8 :    logic                               lsu_axi_awvalid_q, lsu_axi_awready_q;</span></span>
<span id="L357"><span class="lineNum">     357</span> <span class="tlaGNC">           8 :    logic                               lsu_axi_wvalid_q, lsu_axi_wready_q;</span></span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">           2 :    logic                               lsu_axi_arvalid_q, lsu_axi_arready_q;</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">           2 :    logic                               lsu_axi_bvalid_q, lsu_axi_bready_q;</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaGNC">           2 :    logic                               lsu_axi_rvalid_q, lsu_axi_rready_q;</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          lsu_axi_bid_q, lsu_axi_rid_q;</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC">           0 :    logic [1:0]                         lsu_axi_bresp_q, lsu_axi_rresp_q;</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC">           0 :    logic [pt.LSU_BUS_TAG-1:0]          lsu_imprecise_error_store_tag;</span></span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC">           0 :    logic [63:0]                        lsu_axi_rdata_q;</span></span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span>              :    //------------------------------------------------------------------------------</span>
<span id="L367"><span class="lineNum">     367</span>              :    // Load forwarding logic start</span>
<span id="L368"><span class="lineNum">     368</span>              :    //------------------------------------------------------------------------------</span>
<span id="L369"><span class="lineNum">     369</span>              : </span>
<span id="L370"><span class="lineNum">     370</span>              :    // Function to do 8 to 3 bit encoding</span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC tlaBgGNC">        2204 :    function automatic logic [2:0] f_Enc8to3;</span></span>
<span id="L372"><span class="lineNum">     372</span>              :       input logic [7:0] Dec_value;</span>
<span id="L373"><span class="lineNum">     373</span>              : </span>
<span id="L374"><span class="lineNum">     374</span>              :       logic [2:0]       Enc_value;</span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaGNC">        2204 :       Enc_value[0] = Dec_value[1] | Dec_value[3] | Dec_value[5] | Dec_value[7];</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaGNC">        2204 :       Enc_value[1] = Dec_value[2] | Dec_value[3] | Dec_value[6] | Dec_value[7];</span></span>
<span id="L377"><span class="lineNum">     377</span> <span class="tlaGNC">        2204 :       Enc_value[2] = Dec_value[4] | Dec_value[5] | Dec_value[6] | Dec_value[7];</span></span>
<span id="L378"><span class="lineNum">     378</span>              : </span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaGNC">        2204 :       return Enc_value[2:0];</span></span>
<span id="L380"><span class="lineNum">     380</span>              :    endfunction // f_Enc8to3</span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span>              :    // Buffer hit logic for bus load forwarding</span>
<span id="L383"><span class="lineNum">     383</span>              :    assign ldst_byteen_hi_m[3:0]   = ldst_byteen_ext_m[7:4];</span>
<span id="L384"><span class="lineNum">     384</span>              :    assign ldst_byteen_lo_m[3:0]   = ldst_byteen_ext_m[3:0];</span>
<span id="L385"><span class="lineNum">     385</span>              :    for (genvar i=0; i&lt;DEPTH; i++) begin</span>
<span id="L386"><span class="lineNum">     386</span>              :       assign ld_addr_hitvec_lo[i] = (lsu_addr_m[31:2] == buf_addr[i][31:2]) &amp; buf_write[i] &amp; (buf_state[i] != IDLE) &amp; lsu_busreq_m;</span>
<span id="L387"><span class="lineNum">     387</span>              :       assign ld_addr_hitvec_hi[i] = (end_addr_m[31:2] == buf_addr[i][31:2]) &amp; buf_write[i] &amp; (buf_state[i] != IDLE) &amp; lsu_busreq_m;</span>
<span id="L388"><span class="lineNum">     388</span>              :    end</span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span>              :    for (genvar j=0; j&lt;4; j++) begin</span>
<span id="L391"><span class="lineNum">     391</span>              :      assign ld_byte_hit_buf_lo[j] = |(ld_byte_hitvecfn_lo[j]) | ld_byte_ibuf_hit_lo[j];</span>
<span id="L392"><span class="lineNum">     392</span>              :      assign ld_byte_hit_buf_hi[j] = |(ld_byte_hitvecfn_hi[j]) | ld_byte_ibuf_hit_hi[j];</span>
<span id="L393"><span class="lineNum">     393</span>              :      for (genvar i=0; i&lt;DEPTH; i++) begin</span>
<span id="L394"><span class="lineNum">     394</span>              :          assign ld_byte_hitvec_lo[j][i] = ld_addr_hitvec_lo[i] &amp; buf_byteen[i][j] &amp; ldst_byteen_lo_m[j];</span>
<span id="L395"><span class="lineNum">     395</span>              :          assign ld_byte_hitvec_hi[j][i] = ld_addr_hitvec_hi[i] &amp; buf_byteen[i][j] &amp; ldst_byteen_hi_m[j];</span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span>              :          assign ld_byte_hitvecfn_lo[j][i] = ld_byte_hitvec_lo[j][i] &amp; ~(|(ld_byte_hitvec_lo[j] &amp; buf_age_younger[i])) &amp; ~ld_byte_ibuf_hit_lo[j];  // Kill the byte enable if younger entry exists or byte exists in ibuf</span>
<span id="L398"><span class="lineNum">     398</span>              :          assign ld_byte_hitvecfn_hi[j][i] = ld_byte_hitvec_hi[j][i] &amp; ~(|(ld_byte_hitvec_hi[j] &amp; buf_age_younger[i])) &amp; ~ld_byte_ibuf_hit_hi[j];  // Kill the byte enable if younger entry exists or byte exists in ibuf</span>
<span id="L399"><span class="lineNum">     399</span>              :       end</span>
<span id="L400"><span class="lineNum">     400</span>              :    end</span>
<span id="L401"><span class="lineNum">     401</span>              : </span>
<span id="L402"><span class="lineNum">     402</span>              :    // Hit in the ibuf</span>
<span id="L403"><span class="lineNum">     403</span>              :    assign ld_addr_ibuf_hit_lo = (lsu_addr_m[31:2] == ibuf_addr[31:2]) &amp; ibuf_write &amp; ibuf_valid &amp; lsu_busreq_m;</span>
<span id="L404"><span class="lineNum">     404</span>              :    assign ld_addr_ibuf_hit_hi = (end_addr_m[31:2] == ibuf_addr[31:2]) &amp; ibuf_write &amp; ibuf_valid &amp; lsu_busreq_m;</span>
<span id="L405"><span class="lineNum">     405</span>              : </span>
<span id="L406"><span class="lineNum">     406</span>              :    for (genvar i=0; i&lt;4; i++) begin</span>
<span id="L407"><span class="lineNum">     407</span>              :       assign ld_byte_ibuf_hit_lo[i] = ld_addr_ibuf_hit_lo &amp; ibuf_byteen[i] &amp; ldst_byteen_lo_m[i];</span>
<span id="L408"><span class="lineNum">     408</span>              :       assign ld_byte_ibuf_hit_hi[i] = ld_addr_ibuf_hit_hi &amp; ibuf_byteen[i] &amp; ldst_byteen_hi_m[i];</span>
<span id="L409"><span class="lineNum">     409</span>              :    end</span>
<span id="L410"><span class="lineNum">     410</span>              : </span>
<span id="L411"><span class="lineNum">     411</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC">           2 :       ld_fwddata_buf_lo[31:0] = {{8{ld_byte_ibuf_hit_lo[3]}},{8{ld_byte_ibuf_hit_lo[2]}},{8{ld_byte_ibuf_hit_lo[1]}},{8{ld_byte_ibuf_hit_lo[0]}}} &amp; ibuf_data[31:0];</span></span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC">           2 :       ld_fwddata_buf_hi[31:0] = {{8{ld_byte_ibuf_hit_hi[3]}},{8{ld_byte_ibuf_hit_hi[2]}},{8{ld_byte_ibuf_hit_hi[1]}},{8{ld_byte_ibuf_hit_hi[0]}}} &amp; ibuf_data[31:0];</span></span>
<span id="L414"><span class="lineNum">     414</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_lo[7:0]   |= {8{ld_byte_hitvecfn_lo[0][i]}} &amp; buf_data[i][7:0];</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_lo[15:8]  |= {8{ld_byte_hitvecfn_lo[1][i]}} &amp; buf_data[i][15:8];</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_lo[23:16] |= {8{ld_byte_hitvecfn_lo[2][i]}} &amp; buf_data[i][23:16];</span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_lo[31:24] |= {8{ld_byte_hitvecfn_lo[3][i]}} &amp; buf_data[i][31:24];</span></span>
<span id="L419"><span class="lineNum">     419</span>              : </span>
<span id="L420"><span class="lineNum">     420</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_hi[7:0]   |= {8{ld_byte_hitvecfn_hi[0][i]}} &amp; buf_data[i][7:0];</span></span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_hi[15:8]  |= {8{ld_byte_hitvecfn_hi[1][i]}} &amp; buf_data[i][15:8];</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_hi[23:16] |= {8{ld_byte_hitvecfn_hi[2][i]}} &amp; buf_data[i][23:16];</span></span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaGNC">           8 :          ld_fwddata_buf_hi[31:24] |= {8{ld_byte_hitvecfn_hi[3][i]}} &amp; buf_data[i][31:24];</span></span>
<span id="L424"><span class="lineNum">     424</span>              :       end</span>
<span id="L425"><span class="lineNum">     425</span>              :    end</span>
<span id="L426"><span class="lineNum">     426</span>              : </span>
<span id="L427"><span class="lineNum">     427</span>              :    //------------------------------------------------------------------------------</span>
<span id="L428"><span class="lineNum">     428</span>              :    // Load forwarding logic end</span>
<span id="L429"><span class="lineNum">     429</span>              :    //------------------------------------------------------------------------------</span>
<span id="L430"><span class="lineNum">     430</span>              : </span>
<span id="L431"><span class="lineNum">     431</span>              :    assign bus_coalescing_disable = dec_tlu_wb_coalescing_disable | pt.BUILD_AHB_LITE;</span>
<span id="L432"><span class="lineNum">     432</span>              : </span>
<span id="L433"><span class="lineNum">     433</span>              :    // Get the hi/lo byte enable</span>
<span id="L434"><span class="lineNum">     434</span>              :    assign ldst_byteen_r[3:0] = ({4{lsu_pkt_r.by}}   &amp; 4'b0001) |</span>
<span id="L435"><span class="lineNum">     435</span>              :                                  ({4{lsu_pkt_r.half}} &amp; 4'b0011) |</span>
<span id="L436"><span class="lineNum">     436</span>              :                                  ({4{lsu_pkt_r.word}} &amp; 4'b1111);</span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              :    assign {ldst_byteen_hi_r[3:0], ldst_byteen_lo_r[3:0]} = {4'b0,ldst_byteen_r[3:0]} &lt;&lt; lsu_addr_r[1:0];</span>
<span id="L439"><span class="lineNum">     439</span>              :    assign {store_data_hi_r[31:0], store_data_lo_r[31:0]} = {32'b0,store_data_r[31:0]} &lt;&lt; 8*lsu_addr_r[1:0];</span>
<span id="L440"><span class="lineNum">     440</span>              :    assign ldst_samedw_r    = (lsu_addr_r[3] == end_addr_r[3]);</span>
<span id="L441"><span class="lineNum">     441</span>              :    assign is_aligned_r    = (lsu_pkt_r.word &amp; (lsu_addr_r[1:0] == 2'b0)) |</span>
<span id="L442"><span class="lineNum">     442</span>              :                             (lsu_pkt_r.half &amp; (lsu_addr_r[0] == 1'b0))   |</span>
<span id="L443"><span class="lineNum">     443</span>              :                             lsu_pkt_r.by;</span>
<span id="L444"><span class="lineNum">     444</span>              : </span>
<span id="L445"><span class="lineNum">     445</span>              :    //------------------------------------------------------------------------------</span>
<span id="L446"><span class="lineNum">     446</span>              :    // Input buffer logic starts here</span>
<span id="L447"><span class="lineNum">     447</span>              :    //------------------------------------------------------------------------------</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              :    assign ibuf_byp = lsu_busreq_r &amp; (lsu_pkt_r.load | no_word_merge_r) &amp; ~ibuf_valid;</span>
<span id="L450"><span class="lineNum">     450</span>              :    assign ibuf_wr_en = lsu_busreq_r &amp; lsu_commit_r &amp; ~ibuf_byp;</span>
<span id="L451"><span class="lineNum">     451</span>              :    assign ibuf_rst   = (ibuf_drain_vld &amp; ~ibuf_wr_en) | dec_tlu_force_halt;</span>
<span id="L452"><span class="lineNum">     452</span>              :    assign ibuf_force_drain = lsu_busreq_m &amp; ~lsu_busreq_r &amp; ibuf_valid &amp; (lsu_pkt_m.load | (ibuf_addr[31:2] != lsu_addr_m[31:2]));  // Move the ibuf to buf if there is a non-colaescable ld/st in m but nothing in r</span>
<span id="L453"><span class="lineNum">     453</span>              :    assign ibuf_drain_vld = ibuf_valid &amp; (((ibuf_wr_en | (ibuf_timer == TIMER_MAX)) &amp; ~(ibuf_merge_en &amp; ibuf_merge_in)) | ibuf_byp | ibuf_force_drain | ibuf_sideeffect | ~ibuf_write | bus_coalescing_disable);</span>
<span id="L454"><span class="lineNum">     454</span>              :    assign ibuf_tag_in[DEPTH_LOG2-1:0] = (ibuf_merge_en &amp; ibuf_merge_in) ? ibuf_tag[DEPTH_LOG2-1:0] : (ldst_dual_r ? WrPtr1_r : WrPtr0_r);</span>
<span id="L455"><span class="lineNum">     455</span>              :    assign ibuf_dualtag_in[DEPTH_LOG2-1:0] = WrPtr0_r;</span>
<span id="L456"><span class="lineNum">     456</span>              :    assign ibuf_sz_in[1:0]   = {lsu_pkt_r.word, lsu_pkt_r.half};</span>
<span id="L457"><span class="lineNum">     457</span>              :    assign ibuf_addr_in[31:0] = ldst_dual_r ? end_addr_r[31:0] : lsu_addr_r[31:0];</span>
<span id="L458"><span class="lineNum">     458</span>              :    assign ibuf_byteen_in[3:0] = (ibuf_merge_en &amp; ibuf_merge_in) ? (ibuf_byteen[3:0] | ldst_byteen_lo_r[3:0]) : (ldst_dual_r ? ldst_byteen_hi_r[3:0] : ldst_byteen_lo_r[3:0]);</span>
<span id="L459"><span class="lineNum">     459</span>              :    for (genvar i=0; i&lt;4; i++) begin</span>
<span id="L460"><span class="lineNum">     460</span>              :       assign ibuf_data_in[(8*i)+7:(8*i)] = (ibuf_merge_en &amp; ibuf_merge_in) ? (ldst_byteen_lo_r[i] ? store_data_lo_r[(8*i)+7:(8*i)] : ibuf_data[(8*i)+7:(8*i)]) :</span>
<span id="L461"><span class="lineNum">     461</span>              :                                                                              (ldst_dual_r ? store_data_hi_r[(8*i)+7:(8*i)] : store_data_lo_r[(8*i)+7:(8*i)]);</span>
<span id="L462"><span class="lineNum">     462</span>              :    end</span>
<span id="L463"><span class="lineNum">     463</span>              :    assign ibuf_timer_in = ibuf_wr_en ? '0 : (ibuf_timer &lt; TIMER_MAX) ? (ibuf_timer + 1'b1) : ibuf_timer;</span>
<span id="L464"><span class="lineNum">     464</span>              : </span>
<span id="L465"><span class="lineNum">     465</span>              : </span>
<span id="L466"><span class="lineNum">     466</span>              :    assign ibuf_merge_en = lsu_busreq_r &amp; lsu_commit_r &amp; lsu_pkt_r.store &amp; ibuf_valid &amp; ibuf_write &amp; (lsu_addr_r[31:2] == ibuf_addr[31:2]) &amp; ~is_sideeffects_r &amp; ~bus_coalescing_disable;</span>
<span id="L467"><span class="lineNum">     467</span>              :    assign ibuf_merge_in = ~ldst_dual_r;   // If it's a unaligned store, merge needs to happen on the way out of ibuf</span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span>              :    // ibuf signals going to bus buffer after merging</span>
<span id="L470"><span class="lineNum">     470</span>              :    for (genvar i=0; i&lt;4; i++) begin</span>
<span id="L471"><span class="lineNum">     471</span>              :       assign ibuf_byteen_out[i] = (ibuf_merge_en &amp; ~ibuf_merge_in) ? (ibuf_byteen[i] | ldst_byteen_lo_r[i]) : ibuf_byteen[i];</span>
<span id="L472"><span class="lineNum">     472</span>              :       assign ibuf_data_out[(8*i)+7:(8*i)] = (ibuf_merge_en &amp; ~ibuf_merge_in) ? (ldst_byteen_lo_r[i] ? store_data_lo_r[(8*i)+7:(8*i)] : ibuf_data[(8*i)+7:(8*i)]) :</span>
<span id="L473"><span class="lineNum">     473</span>              :                                                                                                         ibuf_data[(8*i)+7:(8*i)];</span>
<span id="L474"><span class="lineNum">     474</span>              :    end</span>
<span id="L475"><span class="lineNum">     475</span>              : </span>
<span id="L476"><span class="lineNum">     476</span>              :    rvdffsc #(.WIDTH(1))              ibuf_valid_ff     (.din(1'b1),                      .dout(ibuf_valid),      .en(ibuf_wr_en), .clear(ibuf_rst), .clk(lsu_free_c2_clk), .*);</span>
<span id="L477"><span class="lineNum">     477</span>              :    rvdffs  #(.WIDTH(DEPTH_LOG2))     ibuf_tagff        (.din(ibuf_tag_in),               .dout(ibuf_tag),        .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L478"><span class="lineNum">     478</span>              :    rvdffs  #(.WIDTH(DEPTH_LOG2))     ibuf_dualtagff    (.din(ibuf_dualtag_in),           .dout(ibuf_dualtag),    .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L479"><span class="lineNum">     479</span>              :    rvdffs  #(.WIDTH(1))              ibuf_dualff       (.din(ldst_dual_r),               .dout(ibuf_dual),       .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L480"><span class="lineNum">     480</span>              :    rvdffs  #(.WIDTH(1))              ibuf_samedwff     (.din(ldst_samedw_r),             .dout(ibuf_samedw),     .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L481"><span class="lineNum">     481</span>              :    rvdffs  #(.WIDTH(1))              ibuf_nomergeff    (.din(no_dword_merge_r),          .dout(ibuf_nomerge),    .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L482"><span class="lineNum">     482</span>              :    rvdffs  #(.WIDTH(1))              ibuf_sideeffectff (.din(is_sideeffects_r),          .dout(ibuf_sideeffect), .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L483"><span class="lineNum">     483</span>              :    rvdffs  #(.WIDTH(1))              ibuf_unsignff     (.din(lsu_pkt_r.unsign),          .dout(ibuf_unsign),     .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L484"><span class="lineNum">     484</span>              :    rvdffs  #(.WIDTH(1))              ibuf_writeff      (.din(lsu_pkt_r.store),           .dout(ibuf_write),      .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L485"><span class="lineNum">     485</span>              :    rvdffs  #(.WIDTH(2))              ibuf_szff         (.din(ibuf_sz_in[1:0]),           .dout(ibuf_sz),         .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L486"><span class="lineNum">     486</span>              :    rvdffe  #(.WIDTH(32))             ibuf_addrff       (.din(ibuf_addr_in[31:0]),        .dout(ibuf_addr),       .en(ibuf_wr_en),                                              .*);</span>
<span id="L487"><span class="lineNum">     487</span>              :    rvdffs  #(.WIDTH(4))              ibuf_byteenff     (.din(ibuf_byteen_in[3:0]),       .dout(ibuf_byteen),     .en(ibuf_wr_en),                   .clk(lsu_bus_ibuf_c1_clk), .*);</span>
<span id="L488"><span class="lineNum">     488</span>              :    rvdffe  #(.WIDTH(32))             ibuf_dataff       (.din(ibuf_data_in[31:0]),        .dout(ibuf_data),       .en(ibuf_wr_en),                                              .*);</span>
<span id="L489"><span class="lineNum">     489</span>              :    rvdff   #(.WIDTH(TIMER_LOG2))     ibuf_timerff      (.din(ibuf_timer_in),             .dout(ibuf_timer),                                         .clk(lsu_free_c2_clk),     .*);</span>
<span id="L490"><span class="lineNum">     490</span>              : </span>
<span id="L491"><span class="lineNum">     491</span>              : </span>
<span id="L492"><span class="lineNum">     492</span>              :    //------------------------------------------------------------------------------</span>
<span id="L493"><span class="lineNum">     493</span>              :    // Input buffer logic ends here</span>
<span id="L494"><span class="lineNum">     494</span>              :    //------------------------------------------------------------------------------</span>
<span id="L495"><span class="lineNum">     495</span>              : </span>
<span id="L496"><span class="lineNum">     496</span>              : </span>
<span id="L497"><span class="lineNum">     497</span>              :    //------------------------------------------------------------------------------</span>
<span id="L498"><span class="lineNum">     498</span>              :    // Output buffer logic starts here</span>
<span id="L499"><span class="lineNum">     499</span>              :    //------------------------------------------------------------------------------</span>
<span id="L500"><span class="lineNum">     500</span>              : </span>
<span id="L501"><span class="lineNum">     501</span>              :    assign obuf_wr_wait = (buf_numvld_wrcmd_any[3:0] == 4'b1) &amp; (buf_numvld_cmd_any[3:0] == 4'b1) &amp; (obuf_wr_timer != TIMER_MAX) &amp;</span>
<span id="L502"><span class="lineNum">     502</span>              :                          ~bus_coalescing_disable &amp; ~buf_nomerge[CmdPtr0] &amp; ~buf_sideeffect[CmdPtr0] &amp; ~obuf_force_wr_en;</span>
<span id="L503"><span class="lineNum">     503</span>              :    assign obuf_wr_timer_in = obuf_wr_en ? 3'b0: (((buf_numvld_cmd_any &gt; 4'b0) &amp; (obuf_wr_timer &lt; TIMER_MAX)) ? (obuf_wr_timer + 1'b1) : obuf_wr_timer);</span>
<span id="L504"><span class="lineNum">     504</span>              :    assign obuf_force_wr_en = lsu_busreq_m &amp; ~lsu_busreq_r &amp; ~ibuf_valid &amp; (buf_numvld_cmd_any[3:0] == 4'b1) &amp; (lsu_addr_m[31:2] != buf_addr[CmdPtr0][31:2]);   // Entry in m can't merge with entry going to obuf and there is no entry in between</span>
<span id="L505"><span class="lineNum">     505</span>              :    assign ibuf_buf_byp = ibuf_byp &amp; (buf_numvld_pend_any[3:0] == 4'b0) &amp; (~lsu_pkt_r.store | no_dword_merge_r);</span>
<span id="L506"><span class="lineNum">     506</span>              : </span>
<span id="L507"><span class="lineNum">     507</span>              :    assign obuf_wr_en = ((ibuf_buf_byp &amp; lsu_commit_r &amp; ~(is_sideeffects_r &amp; bus_sideeffect_pend)) |</span>
<span id="L508"><span class="lineNum">     508</span>              :                         ((buf_state[CmdPtr0] == CMD) &amp; found_cmdptr0 &amp; ~buf_cmd_state_bus_en[CmdPtr0] &amp; ~(buf_sideeffect[CmdPtr0] &amp; bus_sideeffect_pend) &amp;</span>
<span id="L509"><span class="lineNum">     509</span>              :                          (~(buf_dual[CmdPtr0] &amp; buf_samedw[CmdPtr0] &amp; ~buf_write[CmdPtr0]) | found_cmdptr1 | buf_nomerge[CmdPtr0] | obuf_force_wr_en))) &amp;</span>
<span id="L510"><span class="lineNum">     510</span>              :                        (bus_cmd_ready | ~obuf_valid | obuf_nosend) &amp; ~obuf_wr_wait  &amp; ~bus_addr_match_pending &amp; lsu_bus_clk_en;</span>
<span id="L511"><span class="lineNum">     511</span>              : </span>
<span id="L512"><span class="lineNum">     512</span>              :    assign obuf_rst   = ((bus_cmd_sent | (obuf_valid &amp; obuf_nosend)) &amp; ~obuf_wr_en &amp; lsu_bus_clk_en) | dec_tlu_force_halt;</span>
<span id="L513"><span class="lineNum">     513</span>              : </span>
<span id="L514"><span class="lineNum">     514</span>              :    assign obuf_write_in      = ibuf_buf_byp ? lsu_pkt_r.store : buf_write[CmdPtr0];</span>
<span id="L515"><span class="lineNum">     515</span>              :    assign obuf_sideeffect_in = ibuf_buf_byp ? is_sideeffects_r : buf_sideeffect[CmdPtr0];</span>
<span id="L516"><span class="lineNum">     516</span>              :    assign obuf_addr_in[31:0] = ibuf_buf_byp ? lsu_addr_r[31:0] : buf_addr[CmdPtr0];</span>
<span id="L517"><span class="lineNum">     517</span>              :    assign obuf_sz_in[1:0]    = ibuf_buf_byp ? {lsu_pkt_r.word, lsu_pkt_r.half} : buf_sz[CmdPtr0];</span>
<span id="L518"><span class="lineNum">     518</span>              :    assign obuf_merge_in      = obuf_merge_en;</span>
<span id="L519"><span class="lineNum">     519</span>              :    assign obuf_tag0_in[pt.LSU_BUS_TAG-1:0] = ibuf_buf_byp ? (pt.LSU_BUS_TAG)'(WrPtr0_r) : (pt.LSU_BUS_TAG)'(CmdPtr0);</span>
<span id="L520"><span class="lineNum">     520</span>              :    assign obuf_tag1_in[pt.LSU_BUS_TAG-1:0] = ibuf_buf_byp ? (pt.LSU_BUS_TAG)'(WrPtr1_r) : (pt.LSU_BUS_TAG)'(CmdPtr1);</span>
<span id="L521"><span class="lineNum">     521</span>              : </span>
<span id="L522"><span class="lineNum">     522</span>              :    assign obuf_cmd_done_in    = ~(obuf_wr_en | obuf_rst) &amp; (obuf_cmd_done | bus_wcmd_sent);</span>
<span id="L523"><span class="lineNum">     523</span>              :    assign obuf_data_done_in   = ~(obuf_wr_en | obuf_rst) &amp; (obuf_data_done | bus_wdata_sent);</span>
<span id="L524"><span class="lineNum">     524</span>              : </span>
<span id="L525"><span class="lineNum">     525</span>              :    assign obuf_aligned_in    = ibuf_buf_byp ? is_aligned_r : ((obuf_sz_in[1:0] == 2'b0) |</span>
<span id="L526"><span class="lineNum">     526</span>              :                                                               (obuf_sz_in[0] &amp; ~obuf_addr_in[0]) |</span>
<span id="L527"><span class="lineNum">     527</span>              :                                                               (obuf_sz_in[1] &amp; ~(|obuf_addr_in[1:0])));</span>
<span id="L528"><span class="lineNum">     528</span>              : </span>
<span id="L529"><span class="lineNum">     529</span>              :    assign obuf_rdrsp_pend_in  = ((~(obuf_wr_en &amp; ~obuf_nosend_in) &amp; obuf_rdrsp_pend &amp; ~(bus_rsp_read &amp; (bus_rsp_read_tag == obuf_rdrsp_tag))) | (bus_cmd_sent &amp; ~obuf_write)) &amp; ~dec_tlu_force_halt;</span>
<span id="L530"><span class="lineNum">     530</span>              :    assign obuf_rdrsp_pend_en  = lsu_bus_clk_en | dec_tlu_force_halt;</span>
<span id="L531"><span class="lineNum">     531</span>              :    assign obuf_rdrsp_tag_in[pt.LSU_BUS_TAG-1:0] = (bus_cmd_sent &amp; ~obuf_write) ? obuf_tag0[pt.LSU_BUS_TAG-1:0] : obuf_rdrsp_tag[pt.LSU_BUS_TAG-1:0];</span>
<span id="L532"><span class="lineNum">     532</span>              :    // No ld to ld fwd for aligned</span>
<span id="L533"><span class="lineNum">     533</span>              :    assign obuf_nosend_in      = (obuf_addr_in[31:3] == obuf_addr[31:3]) &amp; obuf_aligned_in &amp; ~obuf_sideeffect &amp; ~obuf_write &amp; ~obuf_write_in &amp; ~dec_tlu_external_ldfwd_disable &amp;</span>
<span id="L534"><span class="lineNum">     534</span>              :                                 ((obuf_valid &amp; ~obuf_nosend) | (obuf_rdrsp_pend &amp; ~(bus_rsp_read &amp; (bus_rsp_read_tag == obuf_rdrsp_tag))));</span>
<span id="L535"><span class="lineNum">     535</span>              : </span>
<span id="L536"><span class="lineNum">     536</span>              :    assign obuf_byteen0_in[7:0] = ibuf_buf_byp ? (lsu_addr_r[2] ? {ldst_byteen_lo_r[3:0],4'b0} : {4'b0,ldst_byteen_lo_r[3:0]}) :</span>
<span id="L537"><span class="lineNum">     537</span>              :                                                 (buf_addr[CmdPtr0][2] ? {buf_byteen[CmdPtr0],4'b0} : {4'b0,buf_byteen[CmdPtr0]});</span>
<span id="L538"><span class="lineNum">     538</span>              :    assign obuf_byteen1_in[7:0] = ibuf_buf_byp ? (end_addr_r[2] ? {ldst_byteen_hi_r[3:0],4'b0} : {4'b0,ldst_byteen_hi_r[3:0]}) :</span>
<span id="L539"><span class="lineNum">     539</span>              :                                                 (buf_addr[CmdPtr1][2] ? {buf_byteen[CmdPtr1],4'b0} : {4'b0,buf_byteen[CmdPtr1]});</span>
<span id="L540"><span class="lineNum">     540</span>              :    assign obuf_data0_in[63:0]  = ibuf_buf_byp ? (lsu_addr_r[2] ? {store_data_lo_r[31:0],32'b0} : {32'b0,store_data_lo_r[31:0]}) :</span>
<span id="L541"><span class="lineNum">     541</span>              :                                                 (buf_addr[CmdPtr0][2] ? {buf_data[CmdPtr0],32'b0} : {32'b0,buf_data[CmdPtr0]});</span>
<span id="L542"><span class="lineNum">     542</span>              :    assign obuf_data1_in[63:0]  = ibuf_buf_byp ? (end_addr_r[2] ? {store_data_hi_r[31:0],32'b0} :{32'b0,store_data_hi_r[31:0]}) :</span>
<span id="L543"><span class="lineNum">     543</span>              :                                                 (buf_addr[CmdPtr1][2] ? {buf_data[CmdPtr1],32'b0} : {32'b0,buf_data[CmdPtr1]});</span>
<span id="L544"><span class="lineNum">     544</span>              : </span>
<span id="L545"><span class="lineNum">     545</span>              :    for (genvar i=0 ;i&lt;8; i++) begin</span>
<span id="L546"><span class="lineNum">     546</span>              :       assign obuf_byteen_in[i] = obuf_byteen0_in[i] | (obuf_merge_en &amp; obuf_byteen1_in[i]);</span>
<span id="L547"><span class="lineNum">     547</span>              :       assign obuf_data_in[(8*i)+7:(8*i)] = (obuf_merge_en &amp; obuf_byteen1_in[i]) ? obuf_data1_in[(8*i)+7:(8*i)] : obuf_data0_in[(8*i)+7:(8*i)];</span>
<span id="L548"><span class="lineNum">     548</span>              :    end</span>
<span id="L549"><span class="lineNum">     549</span>              : </span>
<span id="L550"><span class="lineNum">     550</span>              :    // No store obuf merging for AXI since all stores are sent non-posted. Can't track the second id right now</span>
<span id="L551"><span class="lineNum">     551</span>              :    assign obuf_merge_en = ((CmdPtr0 != CmdPtr1) &amp; found_cmdptr0 &amp; found_cmdptr1 &amp; (buf_state[CmdPtr0] == CMD) &amp; (buf_state[CmdPtr1] == CMD) &amp;</span>
<span id="L552"><span class="lineNum">     552</span>              :                            ~buf_cmd_state_bus_en[CmdPtr0] &amp; ~buf_sideeffect[CmdPtr0] &amp;</span>
<span id="L553"><span class="lineNum">     553</span>              :                            (~buf_write[CmdPtr0] &amp; buf_dual[CmdPtr0] &amp; ~buf_dualhi[CmdPtr0] &amp; buf_samedw[CmdPtr0])) |  // CmdPtr0/CmdPtr1 are for same load which is within a DW</span>
<span id="L554"><span class="lineNum">     554</span>              :                           (ibuf_buf_byp &amp; ldst_samedw_r &amp; ldst_dual_r);</span>
<span id="L555"><span class="lineNum">     555</span>              : </span>
<span id="L556"><span class="lineNum">     556</span>              : </span>
<span id="L557"><span class="lineNum">     557</span>              :    rvdff_fpga  #(.WIDTH(1))              obuf_wren_ff      (.din(obuf_wr_en),                  .dout(obuf_wr_enQ),                                        .clk(lsu_busm_clk),        .clken(lsu_busm_clken), .rawclk(clk),        .*);</span>
<span id="L558"><span class="lineNum">     558</span>              :    rvdffsc     #(.WIDTH(1))              obuf_valid_ff     (.din(1'b1),                        .dout(obuf_valid),      .en(obuf_wr_en), .clear(obuf_rst), .clk(lsu_free_c2_clk),                                                  .*);</span>
<span id="L559"><span class="lineNum">     559</span>              :    rvdffs      #(.WIDTH(1))              obuf_nosend_ff    (.din(obuf_nosend_in),              .dout(obuf_nosend),     .en(obuf_wr_en),                   .clk(lsu_free_c2_clk),                                                  .*);</span>
<span id="L560"><span class="lineNum">     560</span>              :    rvdffs      #(.WIDTH(1))              obuf_rdrsp_pend_ff(.din(obuf_rdrsp_pend_in),          .dout(obuf_rdrsp_pend), .en(obuf_rdrsp_pend_en),           .clk(lsu_free_c2_clk),                                                  .*);</span>
<span id="L561"><span class="lineNum">     561</span>              :    rvdff_fpga  #(.WIDTH(1))              obuf_cmd_done_ff  (.din(obuf_cmd_done_in),            .dout(obuf_cmd_done),                                      .clk(lsu_busm_clk),        .clken(lsu_busm_clken),        .rawclk(clk), .*);</span>
<span id="L562"><span class="lineNum">     562</span>              :    rvdff_fpga  #(.WIDTH(1))              obuf_data_done_ff (.din(obuf_data_done_in),           .dout(obuf_data_done),                                     .clk(lsu_busm_clk),        .clken(lsu_busm_clken),        .rawclk(clk), .*);</span>
<span id="L563"><span class="lineNum">     563</span>              :    rvdff_fpga  #(.WIDTH(pt.LSU_BUS_TAG)) obuf_rdrsp_tagff  (.din(obuf_rdrsp_tag_in),           .dout(obuf_rdrsp_tag),                                     .clk(lsu_busm_clk),        .clken(lsu_busm_clken),        .rawclk(clk), .*);</span>
<span id="L564"><span class="lineNum">     564</span>              :    rvdffs_fpga #(.WIDTH(pt.LSU_BUS_TAG)) obuf_tag0ff       (.din(obuf_tag0_in),                .dout(obuf_tag0),       .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L565"><span class="lineNum">     565</span>              :    rvdffs_fpga #(.WIDTH(pt.LSU_BUS_TAG)) obuf_tag1ff       (.din(obuf_tag1_in),                .dout(obuf_tag1),       .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L566"><span class="lineNum">     566</span>              :    rvdffs_fpga #(.WIDTH(1))              obuf_mergeff      (.din(obuf_merge_in),               .dout(obuf_merge),      .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L567"><span class="lineNum">     567</span>              :    rvdffs_fpga #(.WIDTH(1))              obuf_writeff      (.din(obuf_write_in),               .dout(obuf_write),      .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L568"><span class="lineNum">     568</span>              :    rvdffs_fpga #(.WIDTH(1))              obuf_sideeffectff (.din(obuf_sideeffect_in),          .dout(obuf_sideeffect), .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L569"><span class="lineNum">     569</span>              :    rvdffs_fpga #(.WIDTH(2))              obuf_szff         (.din(obuf_sz_in[1:0]),             .dout(obuf_sz),         .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L570"><span class="lineNum">     570</span>              :    rvdffs_fpga #(.WIDTH(8))              obuf_byteenff     (.din(obuf_byteen_in[7:0]),         .dout(obuf_byteen),     .en(obuf_wr_en),                   .clk(lsu_bus_obuf_c1_clk), .clken(lsu_bus_obuf_c1_clken), .rawclk(clk), .*);</span>
<span id="L571"><span class="lineNum">     571</span>              :    rvdffe     #(.WIDTH(32))              obuf_addrff       (.din(obuf_addr_in[31:0]),          .dout(obuf_addr),       .en(obuf_wr_en),                                                                                           .*);</span>
<span id="L572"><span class="lineNum">     572</span>              :    rvdffe     #(.WIDTH(64))              obuf_dataff       (.din(obuf_data_in[63:0]),          .dout(obuf_data),       .en(obuf_wr_en),                                                                                           .*);</span>
<span id="L573"><span class="lineNum">     573</span>              :    rvdff_fpga #(.WIDTH(TIMER_LOG2))      obuf_timerff      (.din(obuf_wr_timer_in),            .dout(obuf_wr_timer),                                      .clk(lsu_busm_clk),        .clken(lsu_busm_clken), .rawclk(clk),        .*);</span>
<span id="L574"><span class="lineNum">     574</span>              : </span>
<span id="L575"><span class="lineNum">     575</span>              : </span>
<span id="L576"><span class="lineNum">     576</span>              :    //------------------------------------------------------------------------------</span>
<span id="L577"><span class="lineNum">     577</span>              :    // Output buffer logic ends here</span>
<span id="L578"><span class="lineNum">     578</span>              :    //------------------------------------------------------------------------------</span>
<span id="L579"><span class="lineNum">     579</span>              : </span>
<span id="L580"><span class="lineNum">     580</span>              :    // Find the entry to allocate and entry to send</span>
<span id="L581"><span class="lineNum">     581</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L582"><span class="lineNum">     582</span> <span class="tlaGNC">           2 :       WrPtr0_m[DEPTH_LOG2-1:0] = '0;</span></span>
<span id="L583"><span class="lineNum">     583</span> <span class="tlaGNC">           2 :       WrPtr1_m[DEPTH_LOG2-1:0] = '0;</span></span>
<span id="L584"><span class="lineNum">     584</span> <span class="tlaGNC">           2 :       found_wrptr0  = '0;</span></span>
<span id="L585"><span class="lineNum">     585</span> <span class="tlaGNC">           2 :       found_wrptr1  = '0;</span></span>
<span id="L586"><span class="lineNum">     586</span>              : </span>
<span id="L587"><span class="lineNum">     587</span>              :       // Find first write pointer</span>
<span id="L588"><span class="lineNum">     588</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L589"><span class="lineNum">     589</span> <span class="tlaGNC">           2 :          if (~found_wrptr0) begin</span></span>
<span id="L590"><span class="lineNum">     590</span> <span class="tlaGNC">           2 :             WrPtr0_m[DEPTH_LOG2-1:0] = DEPTH_LOG2'(i);</span></span>
<span id="L591"><span class="lineNum">     591</span> <span class="tlaGNC">           2 :             found_wrptr0 = (buf_state[i] == IDLE) &amp; ~((ibuf_valid &amp; (ibuf_tag == i))                                               |</span></span>
<span id="L592"><span class="lineNum">     592</span> <span class="tlaGNC">           2 :                                                       (lsu_busreq_r &amp; ((WrPtr0_r == i) | (ldst_dual_r &amp; (WrPtr1_r == i)))));</span></span>
<span id="L593"><span class="lineNum">     593</span>              :          end</span>
<span id="L594"><span class="lineNum">     594</span>              :       end</span>
<span id="L595"><span class="lineNum">     595</span>              : </span>
<span id="L596"><span class="lineNum">     596</span>              :       // Find second write pointer</span>
<span id="L597"><span class="lineNum">     597</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L598"><span class="lineNum">     598</span> <span class="tlaGNC">           2 :          if (~found_wrptr1) begin</span></span>
<span id="L599"><span class="lineNum">     599</span> <span class="tlaGNC">           2 :             WrPtr1_m[DEPTH_LOG2-1:0] = DEPTH_LOG2'(i);</span></span>
<span id="L600"><span class="lineNum">     600</span> <span class="tlaGNC">           2 :             found_wrptr1 = (buf_state[i] == IDLE) &amp; ~((ibuf_valid &amp; (ibuf_tag == i))                                               |</span></span>
<span id="L601"><span class="lineNum">     601</span> <span class="tlaGNC">           2 :                                                       (lsu_busreq_m &amp; (WrPtr0_m == i))                                         |</span></span>
<span id="L602"><span class="lineNum">     602</span> <span class="tlaGNC">           2 :                                                       (lsu_busreq_r &amp; ((WrPtr0_r == i) | (ldst_dual_r &amp; (WrPtr1_r == i)))));</span></span>
<span id="L603"><span class="lineNum">     603</span>              :          end</span>
<span id="L604"><span class="lineNum">     604</span>              :       end</span>
<span id="L605"><span class="lineNum">     605</span>              :    end</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span>              :    // Get the command ptr</span>
<span id="L608"><span class="lineNum">     608</span>              :    for (genvar i=0; i&lt;DEPTH; i++) begin</span>
<span id="L609"><span class="lineNum">     609</span>              :       // These should be one-hot</span>
<span id="L610"><span class="lineNum">     610</span>              :       assign CmdPtr0Dec[i] = ~(|buf_age[i]) &amp; (buf_state[i] == CMD) &amp; ~buf_cmd_state_bus_en[i];</span>
<span id="L611"><span class="lineNum">     611</span>              :       assign CmdPtr1Dec[i] = ~(|(buf_age[i] &amp; ~CmdPtr0Dec)) &amp; ~CmdPtr0Dec[i] &amp; (buf_state[i] == CMD) &amp; ~buf_cmd_state_bus_en[i];</span>
<span id="L612"><span class="lineNum">     612</span>              :       assign RspPtrDec[i]  = ~(|buf_rsp_pickage[i]) &amp; (buf_state[i] == DONE_WAIT);</span>
<span id="L613"><span class="lineNum">     613</span>              :    end</span>
<span id="L614"><span class="lineNum">     614</span>              : </span>
<span id="L615"><span class="lineNum">     615</span>              :    assign found_cmdptr0 = |CmdPtr0Dec;</span>
<span id="L616"><span class="lineNum">     616</span>              :    assign found_cmdptr1 = |CmdPtr1Dec;</span>
<span id="L617"><span class="lineNum">     617</span>              :    assign CmdPtr0 = f_Enc8to3(8'(CmdPtr0Dec[DEPTH-1:0]));</span>
<span id="L618"><span class="lineNum">     618</span>              :    assign CmdPtr1 = f_Enc8to3(8'(CmdPtr1Dec[DEPTH-1:0]));</span>
<span id="L619"><span class="lineNum">     619</span>              :    assign RspPtr  = f_Enc8to3(8'(RspPtrDec[DEPTH-1:0]));</span>
<span id="L620"><span class="lineNum">     620</span>              : </span>
<span id="L621"><span class="lineNum">     621</span>              :    // Age vector</span>
<span id="L622"><span class="lineNum">     622</span>              :    for (genvar i=0; i&lt;DEPTH; i++) begin: GenAgeVec</span>
<span id="L623"><span class="lineNum">     623</span>              :       for (genvar j=0; j&lt;DEPTH; j++) begin</span>
<span id="L624"><span class="lineNum">     624</span>              :          assign buf_age_in[i][j] = (((buf_state[i] == IDLE) &amp; buf_state_en[i]) &amp;</span>
<span id="L625"><span class="lineNum">     625</span>              :                                     (((buf_state[j] == START_WAIT) | ((buf_state[j] == CMD) &amp; ~buf_cmd_state_bus_en[j]))                   |       // Set age bit for older entries</span>
<span id="L626"><span class="lineNum">     626</span>              :                                      (ibuf_drain_vld &amp; lsu_busreq_r &amp; (ibuf_byp | ldst_dual_r) &amp; (i == WrPtr0_r) &amp; (j == ibuf_tag))  |       // Set case for dual lo</span>
<span id="L627"><span class="lineNum">     627</span>              :                                      (ibuf_byp &amp; lsu_busreq_r &amp; ldst_dual_r &amp; (i == WrPtr1_r) &amp; (j == WrPtr0_r))))                      |     // ibuf bypass case</span>
<span id="L628"><span class="lineNum">     628</span>              :                                    buf_age[i][j];</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              : </span>
<span id="L631"><span class="lineNum">     631</span>              :          assign buf_age[i][j]    = buf_ageQ[i][j] &amp; ~((buf_state[j] == CMD) &amp; buf_cmd_state_bus_en[j]) &amp; ~dec_tlu_force_halt;  // Reset case</span>
<span id="L632"><span class="lineNum">     632</span>              : </span>
<span id="L633"><span class="lineNum">     633</span>              :          assign buf_age_younger[i][j] = (i == j) ? 1'b0: (~buf_age[i][j] &amp; (buf_state[j] != IDLE));   // Younger entries</span>
<span id="L634"><span class="lineNum">     634</span>              :       end</span>
<span id="L635"><span class="lineNum">     635</span>              :    end</span>
<span id="L636"><span class="lineNum">     636</span>              : </span>
<span id="L637"><span class="lineNum">     637</span>              :    // Age vector for responses</span>
<span id="L638"><span class="lineNum">     638</span>              :    for (genvar i=0; i&lt;DEPTH; i++) begin: GenRspAgeVec</span>
<span id="L639"><span class="lineNum">     639</span>              :       for (genvar j=0; j&lt;DEPTH; j++) begin</span>
<span id="L640"><span class="lineNum">     640</span>              :          assign buf_rspage_set[i][j] = ((buf_state[i] == IDLE) &amp; buf_state_en[i]) &amp;</span>
<span id="L641"><span class="lineNum">     641</span>              :                                            (~((buf_state[j] == IDLE) | (buf_state[j] == DONE))                                         |       // Set age bit for older entries</span>
<span id="L642"><span class="lineNum">     642</span>              :                                             (ibuf_drain_vld &amp; lsu_busreq_r &amp; (ibuf_byp | ldst_dual_r) &amp; (DEPTH_LOG2'(i) == WrPtr0_r) &amp; (DEPTH_LOG2'(j) == ibuf_tag))  |       // Set case for dual lo</span>
<span id="L643"><span class="lineNum">     643</span>              :                                             (ibuf_byp &amp; lsu_busreq_r &amp; ldst_dual_r &amp; (DEPTH_LOG2'(i) == WrPtr1_r) &amp; (DEPTH_LOG2'(j) == WrPtr0_r)));</span>
<span id="L644"><span class="lineNum">     644</span>              :          assign buf_rspage_in[i][j] = buf_rspage_set[i][j] | buf_rspage[i][j];</span>
<span id="L645"><span class="lineNum">     645</span>              :          assign buf_rspage[i][j]    = buf_rspageQ[i][j] &amp; ~((buf_state[j] == DONE) | (buf_state[j] == IDLE)) &amp; ~dec_tlu_force_halt;  // Reset case</span>
<span id="L646"><span class="lineNum">     646</span>              :          assign buf_rsp_pickage[i][j] = buf_rspageQ[i][j] &amp; (buf_state[j] == DONE_WAIT);</span>
<span id="L647"><span class="lineNum">     647</span>              :      end</span>
<span id="L648"><span class="lineNum">     648</span>              :    end</span>
<span id="L649"><span class="lineNum">     649</span>              : </span>
<span id="L650"><span class="lineNum">     650</span>              :    //------------------------------------------------------------------------------</span>
<span id="L651"><span class="lineNum">     651</span>              :    // Buffer logic</span>
<span id="L652"><span class="lineNum">     652</span>              :    //------------------------------------------------------------------------------</span>
<span id="L653"><span class="lineNum">     653</span> <span class="tlaUNC tlaBgUNC">           0 :    for (genvar i=0; i&lt;DEPTH; i++) begin : genblock</span></span>
<span id="L654"><span class="lineNum">     654</span>              : </span>
<span id="L655"><span class="lineNum">     655</span>              :       assign ibuf_drainvec_vld[i] = (ibuf_drain_vld &amp; (i == ibuf_tag));</span>
<span id="L656"><span class="lineNum">     656</span>              :       assign buf_byteen_in[i]     = ibuf_drainvec_vld[i] ? ibuf_byteen_out[3:0] : ((ibuf_byp &amp; ldst_dual_r &amp; (i == WrPtr1_r)) ? ldst_byteen_hi_r[3:0] : ldst_byteen_lo_r[3:0]);</span>
<span id="L657"><span class="lineNum">     657</span>              :       assign buf_addr_in[i]       = ibuf_drainvec_vld[i] ? ibuf_addr[31:0] : ((ibuf_byp &amp; ldst_dual_r &amp; (i == WrPtr1_r)) ? end_addr_r[31:0] : lsu_addr_r[31:0]);</span>
<span id="L658"><span class="lineNum">     658</span>              :       assign buf_dual_in[i]       = ibuf_drainvec_vld[i] ? ibuf_dual : ldst_dual_r;</span>
<span id="L659"><span class="lineNum">     659</span>              :       assign buf_samedw_in[i]     = ibuf_drainvec_vld[i] ? ibuf_samedw : ldst_samedw_r;</span>
<span id="L660"><span class="lineNum">     660</span>              :       assign buf_nomerge_in[i]    = ibuf_drainvec_vld[i] ? (ibuf_nomerge | ibuf_force_drain) : no_dword_merge_r;</span>
<span id="L661"><span class="lineNum">     661</span>              :       assign buf_dualhi_in[i]     = ibuf_drainvec_vld[i] ? ibuf_dual : (ibuf_byp &amp; ldst_dual_r &amp; (i == WrPtr1_r));   // If it's dual, ibuf will always have the high</span>
<span id="L662"><span class="lineNum">     662</span>              :       assign buf_dualtag_in[i]    = ibuf_drainvec_vld[i] ? ibuf_dualtag : ((ibuf_byp &amp; ldst_dual_r &amp; (i == WrPtr1_r)) ? WrPtr0_r : WrPtr1_r);</span>
<span id="L663"><span class="lineNum">     663</span>              :       assign buf_sideeffect_in[i] = ibuf_drainvec_vld[i] ? ibuf_sideeffect : is_sideeffects_r;</span>
<span id="L664"><span class="lineNum">     664</span>              :       assign buf_unsign_in[i]     = ibuf_drainvec_vld[i] ? ibuf_unsign : lsu_pkt_r.unsign;</span>
<span id="L665"><span class="lineNum">     665</span>              :       assign buf_sz_in[i]         = ibuf_drainvec_vld[i] ? ibuf_sz : {lsu_pkt_r.word, lsu_pkt_r.half};</span>
<span id="L666"><span class="lineNum">     666</span>              :       assign buf_write_in[i]      = ibuf_drainvec_vld[i] ? ibuf_write : lsu_pkt_r.store;</span>
<span id="L667"><span class="lineNum">     667</span>              : </span>
<span id="L668"><span class="lineNum">     668</span>              :       // Buffer entry state machine</span>
<span id="L669"><span class="lineNum">     669</span> <span class="tlaGNC tlaBgGNC">           8 :       always_comb begin</span></span>
<span id="L670"><span class="lineNum">     670</span> <span class="tlaGNC">           8 :          buf_nxtstate[i]          = IDLE;</span></span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaGNC">           8 :          buf_state_en[i]          = '0;</span></span>
<span id="L672"><span class="lineNum">     672</span> <span class="tlaGNC">           8 :          buf_resp_state_bus_en[i] = '0;</span></span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaGNC">           8 :          buf_state_bus_en[i]      = '0;</span></span>
<span id="L674"><span class="lineNum">     674</span> <span class="tlaGNC">           8 :          buf_wr_en[i]             = '0;</span></span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaGNC">           8 :          buf_data_in[i]           = '0;</span></span>
<span id="L676"><span class="lineNum">     676</span> <span class="tlaGNC">           8 :          buf_data_en[i]           = '0;</span></span>
<span id="L677"><span class="lineNum">     677</span> <span class="tlaGNC">           8 :          buf_error_en[i]          = '0;</span></span>
<span id="L678"><span class="lineNum">     678</span> <span class="tlaGNC">           8 :          buf_rst[i]               = dec_tlu_force_halt;</span></span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaGNC">           8 :          buf_ldfwd_en[i]          = dec_tlu_force_halt;</span></span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaGNC">           8 :          buf_ldfwd_in[i]          = '0;</span></span>
<span id="L681"><span class="lineNum">     681</span> <span class="tlaGNC">           8 :          buf_ldfwdtag_in[i]       = '0;</span></span>
<span id="L682"><span class="lineNum">     682</span>              : </span>
<span id="L683"><span class="lineNum">     683</span> <span class="tlaGNC">           8 :          case (buf_state[i])</span></span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaGNC">        1360 :             IDLE: begin</span></span>
<span id="L685"><span class="lineNum">     685</span> <span class="tlaGNC">        1360 :                      buf_nxtstate[i] = lsu_bus_clk_en ? CMD : START_WAIT;</span></span>
<span id="L686"><span class="lineNum">     686</span> <span class="tlaGNC">        1360 :                      buf_state_en[i] = (lsu_busreq_r &amp; lsu_commit_r &amp; (((ibuf_byp | ldst_dual_r) &amp; ~ibuf_merge_en &amp; (i == WrPtr0_r)) | (ibuf_byp &amp; ldst_dual_r &amp; (i == WrPtr1_r)))) |</span></span>
<span id="L687"><span class="lineNum">     687</span> <span class="tlaGNC">        1360 :                                        (ibuf_drain_vld &amp; (i == ibuf_tag));</span></span>
<span id="L688"><span class="lineNum">     688</span> <span class="tlaGNC">        1360 :                      buf_wr_en[i]    = buf_state_en[i];</span></span>
<span id="L689"><span class="lineNum">     689</span> <span class="tlaGNC">        1360 :                      buf_data_en[i]  = buf_state_en[i];</span></span>
<span id="L690"><span class="lineNum">     690</span> <span class="tlaGNC">        1360 :                      buf_data_in[i]   = (ibuf_drain_vld &amp; (i == ibuf_tag)) ? ibuf_data_out[31:0] : store_data_lo_r[31:0];</span></span>
<span id="L691"><span class="lineNum">     691</span> <span class="tlaGNC">        1360 :                      buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L692"><span class="lineNum">     692</span>              :             end</span>
<span id="L693"><span class="lineNum">     693</span> <span class="tlaUNC tlaBgUNC">           0 :             START_WAIT: begin</span></span>
<span id="L694"><span class="lineNum">     694</span> <span class="tlaUNC">           0 :                      buf_nxtstate[i] = dec_tlu_force_halt ? IDLE : CMD;</span></span>
<span id="L695"><span class="lineNum">     695</span> <span class="tlaUNC">           0 :                      buf_state_en[i] = lsu_bus_clk_en | dec_tlu_force_halt;</span></span>
<span id="L696"><span class="lineNum">     696</span> <span class="tlaUNC">           0 :                      buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L697"><span class="lineNum">     697</span>              :             end</span>
<span id="L698"><span class="lineNum">     698</span> <span class="tlaGNC tlaBgGNC">          12 :             CMD: begin</span></span>
<span id="L699"><span class="lineNum">     699</span> <span class="tlaGNC">          12 :                      buf_nxtstate[i]          = dec_tlu_force_halt ? IDLE : (obuf_nosend &amp; bus_rsp_read &amp; (bus_rsp_read_tag == obuf_rdrsp_tag)) ? DONE_WAIT : RESP;</span></span>
<span id="L700"><span class="lineNum">     700</span> <span class="tlaGNC">          12 :                      buf_cmd_state_bus_en[i]  = ((obuf_tag0 == i) | (obuf_merge &amp; (obuf_tag1 == i))) &amp; obuf_valid &amp; obuf_wr_enQ;  // Just use the recently written obuf_valid</span></span>
<span id="L701"><span class="lineNum">     701</span> <span class="tlaGNC">          12 :                      buf_state_bus_en[i]      = buf_cmd_state_bus_en[i];</span></span>
<span id="L702"><span class="lineNum">     702</span> <span class="tlaGNC">          12 :                      buf_state_en[i]          = (buf_state_bus_en[i] &amp; lsu_bus_clk_en) | dec_tlu_force_halt;</span></span>
<span id="L703"><span class="lineNum">     703</span> <span class="tlaGNC">          12 :                      buf_ldfwd_in[i]          = 1'b1;</span></span>
<span id="L704"><span class="lineNum">     704</span> <span class="tlaGNC">          12 :                      buf_ldfwd_en[i]          = buf_state_en[i] &amp; ~buf_write[i] &amp; obuf_nosend &amp; ~dec_tlu_force_halt;</span></span>
<span id="L705"><span class="lineNum">     705</span> <span class="tlaGNC">          12 :                      buf_ldfwdtag_in[i]       = DEPTH_LOG2'(obuf_rdrsp_tag[pt.LSU_BUS_TAG-2:0]);</span></span>
<span id="L706"><span class="lineNum">     706</span> <span class="tlaGNC">          12 :                      buf_data_en[i]           = buf_state_bus_en[i] &amp; lsu_bus_clk_en &amp; obuf_nosend &amp; bus_rsp_read;</span></span>
<span id="L707"><span class="lineNum">     707</span> <span class="tlaGNC">          12 :                      buf_error_en[i]          = buf_state_bus_en[i] &amp; lsu_bus_clk_en &amp; obuf_nosend &amp; bus_rsp_read_error;</span></span>
<span id="L708"><span class="lineNum">     708</span> <span class="tlaGNC">          12 :                      buf_data_in[i]           = buf_error_en[i] ? bus_rsp_rdata[31:0] : (buf_addr[i][2] ? bus_rsp_rdata[63:32] : bus_rsp_rdata[31:0]);</span></span>
<span id="L709"><span class="lineNum">     709</span>              :             end</span>
<span id="L710"><span class="lineNum">     710</span> <span class="tlaGNC">           4 :             RESP: begin</span></span>
<span id="L711"><span class="lineNum">     711</span> <span class="tlaGNC">           4 :                      buf_nxtstate[i]           = (dec_tlu_force_halt | (buf_write[i] &amp; ~bus_rsp_write_error)) ? IDLE :    // Side-effect writes will be non-posted</span></span>
<span id="L712"><span class="lineNum">     712</span> <span class="tlaGNC">           4 :                                                       (buf_dual[i] &amp; ~buf_samedw[i] &amp; ~buf_write[i] &amp; (buf_state[buf_dualtag[i]] != DONE_PARTIAL)) ? DONE_PARTIAL : // Goto DONE_PARTIAL if this is the first return of dual</span></span>
<span id="L713"><span class="lineNum">     713</span> <span class="tlaGNC">           4 :                                                            (buf_ldfwd[i] | any_done_wait_state |</span></span>
<span id="L714"><span class="lineNum">     714</span> <span class="tlaGNC">           4 :                                                             (buf_dual[i] &amp; ~buf_samedw[i] &amp; ~buf_write[i] &amp; buf_ldfwd[buf_dualtag[i]] &amp;</span></span>
<span id="L715"><span class="lineNum">     715</span> <span class="tlaGNC">           4 :                                                              (buf_state[buf_dualtag[i]] == DONE_PARTIAL) &amp; any_done_wait_state)) ? DONE_WAIT : DONE;</span></span>
<span id="L716"><span class="lineNum">     716</span> <span class="tlaGNC">           4 :                      buf_resp_state_bus_en[i]  = (bus_rsp_write &amp; (bus_rsp_write_tag == (pt.LSU_BUS_TAG)'(i))) |</span></span>
<span id="L717"><span class="lineNum">     717</span> <span class="tlaGNC">           4 :                                                  (bus_rsp_read  &amp; ((bus_rsp_read_tag == (pt.LSU_BUS_TAG)'(i)) |</span></span>
<span id="L718"><span class="lineNum">     718</span> <span class="tlaGNC">           4 :                                                                    (buf_ldfwd[i] &amp; (bus_rsp_read_tag == (pt.LSU_BUS_TAG)'(buf_ldfwdtag[i]))) |</span></span>
<span id="L719"><span class="lineNum">     719</span> <span class="tlaGNC">           4 :                                                                    (buf_dual[i] &amp; buf_dualhi[i] &amp; ~buf_write[i] &amp; buf_samedw[i] &amp; (bus_rsp_read_tag == (pt.LSU_BUS_TAG)'(buf_dualtag[i])))));</span></span>
<span id="L720"><span class="lineNum">     720</span> <span class="tlaGNC">           4 :                      buf_state_bus_en[i]       = buf_resp_state_bus_en[i];</span></span>
<span id="L721"><span class="lineNum">     721</span> <span class="tlaGNC">           4 :                      buf_state_en[i]           = (buf_state_bus_en[i] &amp; lsu_bus_clk_en) | dec_tlu_force_halt;</span></span>
<span id="L722"><span class="lineNum">     722</span> <span class="tlaGNC">           4 :                      buf_data_en[i]            = buf_state_bus_en[i] &amp; bus_rsp_read &amp; lsu_bus_clk_en;</span></span>
<span id="L723"><span class="lineNum">     723</span>              :                       // Need to capture the error for stores as well for AXI</span>
<span id="L724"><span class="lineNum">     724</span> <span class="tlaGNC">           4 :                      buf_error_en[i]           = buf_state_bus_en[i] &amp; lsu_bus_clk_en &amp; ((bus_rsp_read_error  &amp; (bus_rsp_read_tag  == (pt.LSU_BUS_TAG)'(i))) |</span></span>
<span id="L725"><span class="lineNum">     725</span> <span class="tlaGNC">           4 :                                                                                          (bus_rsp_read_error  &amp; buf_ldfwd[i] &amp; (bus_rsp_read_tag == (pt.LSU_BUS_TAG)'(buf_ldfwdtag[i]))) |</span></span>
<span id="L726"><span class="lineNum">     726</span> <span class="tlaGNC">           4 :                                                                                          (bus_rsp_write_error &amp; (bus_rsp_write_tag == (pt.LSU_BUS_TAG)'(i))));</span></span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">           4 :                      buf_data_in[i][31:0]      = (buf_state_en[i] &amp; ~buf_error_en[i]) ? (buf_addr[i][2] ? bus_rsp_rdata[63:32] : bus_rsp_rdata[31:0]) : bus_rsp_rdata[31:0];</span></span>
<span id="L728"><span class="lineNum">     728</span> <span class="tlaGNC">           4 :                      buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L729"><span class="lineNum">     729</span>              :             end</span>
<span id="L730"><span class="lineNum">     730</span> <span class="tlaUNC tlaBgUNC">           0 :             DONE_PARTIAL: begin   // Other part of dual load hasn't returned</span></span>
<span id="L731"><span class="lineNum">     731</span> <span class="tlaUNC">           0 :                      buf_nxtstate[i]           = dec_tlu_force_halt ? IDLE : (buf_ldfwd[i] | buf_ldfwd[buf_dualtag[i]] | any_done_wait_state) ? DONE_WAIT : DONE;</span></span>
<span id="L732"><span class="lineNum">     732</span> <span class="tlaUNC">           0 :                      buf_state_bus_en[i]       = bus_rsp_read &amp; ((bus_rsp_read_tag == (pt.LSU_BUS_TAG)'(buf_dualtag[i])) |</span></span>
<span id="L733"><span class="lineNum">     733</span> <span class="tlaUNC">           0 :                                                                  (buf_ldfwd[buf_dualtag[i]] &amp; (bus_rsp_read_tag == (pt.LSU_BUS_TAG)'(buf_ldfwdtag[buf_dualtag[i]]))));</span></span>
<span id="L734"><span class="lineNum">     734</span> <span class="tlaUNC">           0 :                      buf_state_en[i]           = (buf_state_bus_en[i] &amp; lsu_bus_clk_en) | dec_tlu_force_halt;</span></span>
<span id="L735"><span class="lineNum">     735</span> <span class="tlaUNC">           0 :                      buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L736"><span class="lineNum">     736</span>              :             end</span>
<span id="L737"><span class="lineNum">     737</span> <span class="tlaUNC">           0 :             DONE_WAIT: begin  // START_WAIT state if there are multiple outstanding nb returns</span></span>
<span id="L738"><span class="lineNum">     738</span> <span class="tlaUNC">           0 :                       buf_nxtstate[i]           = dec_tlu_force_halt ? IDLE : DONE;</span></span>
<span id="L739"><span class="lineNum">     739</span> <span class="tlaUNC">           0 :                       buf_state_en[i]           = ((RspPtr == DEPTH_LOG2'(i)) | (buf_dual[i] &amp; (buf_dualtag[i] == RspPtr))) | dec_tlu_force_halt;</span></span>
<span id="L740"><span class="lineNum">     740</span> <span class="tlaUNC">           0 :                       buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L741"><span class="lineNum">     741</span>              :             end</span>
<span id="L742"><span class="lineNum">     742</span> <span class="tlaUNC">           0 :             DONE: begin</span></span>
<span id="L743"><span class="lineNum">     743</span> <span class="tlaUNC">           0 :                      buf_nxtstate[i]           = IDLE;</span></span>
<span id="L744"><span class="lineNum">     744</span> <span class="tlaUNC">           0 :                      buf_rst[i]                = 1'b1;</span></span>
<span id="L745"><span class="lineNum">     745</span> <span class="tlaUNC">           0 :                      buf_state_en[i]           = 1'b1;</span></span>
<span id="L746"><span class="lineNum">     746</span> <span class="tlaUNC">           0 :                      buf_ldfwd_in[i]           = 1'b0;</span></span>
<span id="L747"><span class="lineNum">     747</span> <span class="tlaUNC">           0 :                      buf_ldfwd_en[i]           = buf_state_en[i];</span></span>
<span id="L748"><span class="lineNum">     748</span> <span class="tlaUNC">           0 :                      buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L749"><span class="lineNum">     749</span>              :             end</span>
<span id="L750"><span class="lineNum">     750</span> <span class="tlaUNC">           0 :             default : begin</span></span>
<span id="L751"><span class="lineNum">     751</span> <span class="tlaUNC">           0 :                      buf_nxtstate[i]          = IDLE;</span></span>
<span id="L752"><span class="lineNum">     752</span> <span class="tlaUNC">           0 :                      buf_state_en[i]          = '0;</span></span>
<span id="L753"><span class="lineNum">     753</span> <span class="tlaUNC">           0 :                      buf_resp_state_bus_en[i] = '0;</span></span>
<span id="L754"><span class="lineNum">     754</span> <span class="tlaUNC">           0 :                      buf_state_bus_en[i]      = '0;</span></span>
<span id="L755"><span class="lineNum">     755</span> <span class="tlaUNC">           0 :                      buf_wr_en[i]             = '0;</span></span>
<span id="L756"><span class="lineNum">     756</span> <span class="tlaUNC">           0 :                      buf_data_in[i]           = '0;</span></span>
<span id="L757"><span class="lineNum">     757</span> <span class="tlaUNC">           0 :                      buf_data_en[i]           = '0;</span></span>
<span id="L758"><span class="lineNum">     758</span> <span class="tlaUNC">           0 :                      buf_error_en[i]          = '0;</span></span>
<span id="L759"><span class="lineNum">     759</span> <span class="tlaUNC">           0 :                      buf_rst[i]               = '0;</span></span>
<span id="L760"><span class="lineNum">     760</span> <span class="tlaUNC">           0 :                      buf_cmd_state_bus_en[i]  = '0;</span></span>
<span id="L761"><span class="lineNum">     761</span>              :             end</span>
<span id="L762"><span class="lineNum">     762</span>              :          endcase</span>
<span id="L763"><span class="lineNum">     763</span>              :       end</span>
<span id="L764"><span class="lineNum">     764</span>              : </span>
<span id="L765"><span class="lineNum">     765</span>              :       rvdffs  #(.WIDTH($bits(state_t))) buf_state_ff     (.din(buf_nxtstate[i]),             .dout({buf_state[i]}),    .en(buf_state_en[i]),                                        .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L766"><span class="lineNum">     766</span>              :       rvdff   #(.WIDTH(DEPTH))          buf_ageff        (.din(buf_age_in[i]),               .dout(buf_ageQ[i]),                                                                    .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L767"><span class="lineNum">     767</span>              :       rvdff   #(.WIDTH(DEPTH))          buf_rspageff     (.din(buf_rspage_in[i]),            .dout(buf_rspageQ[i]),                                                                 .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L768"><span class="lineNum">     768</span>              :       rvdffs  #(.WIDTH(DEPTH_LOG2))     buf_dualtagff    (.din(buf_dualtag_in[i]),           .dout(buf_dualtag[i]),    .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L769"><span class="lineNum">     769</span>              :       rvdffs  #(.WIDTH(1))              buf_dualff       (.din(buf_dual_in[i]),              .dout(buf_dual[i]),       .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L770"><span class="lineNum">     770</span>              :       rvdffs  #(.WIDTH(1))              buf_samedwff     (.din(buf_samedw_in[i]),            .dout(buf_samedw[i]),     .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L771"><span class="lineNum">     771</span>              :       rvdffs  #(.WIDTH(1))              buf_nomergeff    (.din(buf_nomerge_in[i]),           .dout(buf_nomerge[i]),    .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L772"><span class="lineNum">     772</span>              :       rvdffs  #(.WIDTH(1))              buf_dualhiff     (.din(buf_dualhi_in[i]),            .dout(buf_dualhi[i]),     .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L773"><span class="lineNum">     773</span>              :       rvdffs  #(.WIDTH(1))              buf_ldfwdff      (.din(buf_ldfwd_in[i]),             .dout(buf_ldfwd[i]),      .en(buf_ldfwd_en[i]),                                        .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L774"><span class="lineNum">     774</span>              :       rvdffs  #(.WIDTH(DEPTH_LOG2))     buf_ldfwdtagff   (.din(buf_ldfwdtag_in[i]),          .dout(buf_ldfwdtag[i]),   .en(buf_ldfwd_en[i]),                                        .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L775"><span class="lineNum">     775</span>              :       rvdffs  #(.WIDTH(1))              buf_sideeffectff (.din(buf_sideeffect_in[i]),        .dout(buf_sideeffect[i]), .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L776"><span class="lineNum">     776</span>              :       rvdffs  #(.WIDTH(1))              buf_unsignff     (.din(buf_unsign_in[i]),            .dout(buf_unsign[i]),     .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L777"><span class="lineNum">     777</span>              :       rvdffs  #(.WIDTH(1))              buf_writeff      (.din(buf_write_in[i]),             .dout(buf_write[i]),      .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L778"><span class="lineNum">     778</span>              :       rvdffs  #(.WIDTH(2))              buf_szff         (.din(buf_sz_in[i]),                .dout(buf_sz[i]),         .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L779"><span class="lineNum">     779</span>              :       rvdffe  #(.WIDTH(32))             buf_addrff       (.din(buf_addr_in[i][31:0]),        .dout(buf_addr[i]),       .en(buf_wr_en[i]),                                                                     .*);</span>
<span id="L780"><span class="lineNum">     780</span>              :       rvdffs  #(.WIDTH(4))              buf_byteenff     (.din(buf_byteen_in[i][3:0]),       .dout(buf_byteen[i]),     .en(buf_wr_en[i]),                                           .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L781"><span class="lineNum">     781</span>              :       rvdffe  #(.WIDTH(32))             buf_dataff       (.din(buf_data_in[i][31:0]),        .dout(buf_data[i]),       .en(buf_data_en[i]),                                                                   .*);</span>
<span id="L782"><span class="lineNum">     782</span>              :       rvdffsc #(.WIDTH(1))              buf_errorff      (.din(1'b1),                        .dout(buf_error[i]),      .en(buf_error_en[i]),                    .clear(buf_rst[i]), .clk(lsu_bus_buf_c1_clk), .*);</span>
<span id="L783"><span class="lineNum">     783</span>              : </span>
<span id="L784"><span class="lineNum">     784</span>              :    end</span>
<span id="L785"><span class="lineNum">     785</span>              : </span>
<span id="L786"><span class="lineNum">     786</span>              :    // buffer full logic</span>
<span id="L787"><span class="lineNum">     787</span> <span class="tlaGNC tlaBgGNC">           2 :    always_comb begin</span></span>
<span id="L788"><span class="lineNum">     788</span> <span class="tlaGNC">           2 :       buf_numvld_any[3:0] =  4'(({1'b0,lsu_busreq_m} &lt;&lt; ldst_dual_m) +</span></span>
<span id="L789"><span class="lineNum">     789</span> <span class="tlaGNC">           2 :                                 ({1'b0,lsu_busreq_r} &lt;&lt; ldst_dual_r) +</span></span>
<span id="L790"><span class="lineNum">     790</span> <span class="tlaGNC">           2 :                                 ibuf_valid);</span></span>
<span id="L791"><span class="lineNum">     791</span> <span class="tlaGNC">           2 :       buf_numvld_wrcmd_any[3:0] = 4'b0;</span></span>
<span id="L792"><span class="lineNum">     792</span> <span class="tlaGNC">           2 :       buf_numvld_cmd_any[3:0] = 4'b0;</span></span>
<span id="L793"><span class="lineNum">     793</span> <span class="tlaGNC">           2 :       buf_numvld_pend_any[3:0] = 4'b0;</span></span>
<span id="L794"><span class="lineNum">     794</span> <span class="tlaGNC">           2 :       any_done_wait_state = 1'b0;</span></span>
<span id="L795"><span class="lineNum">     795</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L796"><span class="lineNum">     796</span> <span class="tlaGNC">           8 :          buf_numvld_any[3:0] += {3'b0, (buf_state[i] != IDLE)};</span></span>
<span id="L797"><span class="lineNum">     797</span> <span class="tlaGNC">           8 :          buf_numvld_wrcmd_any[3:0] += {3'b0, (buf_write[i] &amp; (buf_state[i] == CMD) &amp; ~buf_cmd_state_bus_en[i])};</span></span>
<span id="L798"><span class="lineNum">     798</span> <span class="tlaGNC">           8 :          buf_numvld_cmd_any[3:0]   += {3'b0, ((buf_state[i] == CMD) &amp; ~buf_cmd_state_bus_en[i])};</span></span>
<span id="L799"><span class="lineNum">     799</span> <span class="tlaGNC">           8 :          buf_numvld_pend_any[3:0]   += {3'b0, ((buf_state[i] == START_WAIT) | ((buf_state[i] == CMD) &amp; ~buf_cmd_state_bus_en[i]))};</span></span>
<span id="L800"><span class="lineNum">     800</span> <span class="tlaGNC">           8 :          any_done_wait_state |= (buf_state[i] == DONE_WAIT);</span></span>
<span id="L801"><span class="lineNum">     801</span>              :       end</span>
<span id="L802"><span class="lineNum">     802</span>              :    end</span>
<span id="L803"><span class="lineNum">     803</span>              : </span>
<span id="L804"><span class="lineNum">     804</span>              :    assign lsu_bus_buffer_pend_any = (buf_numvld_pend_any != 0);</span>
<span id="L805"><span class="lineNum">     805</span>              :    assign lsu_bus_buffer_full_any = (ldst_dual_d &amp; dec_lsu_valid_raw_d) ? (buf_numvld_any[3:0] &gt;= (DEPTH-1)) : (buf_numvld_any[3:0] == DEPTH);</span>
<span id="L806"><span class="lineNum">     806</span>              :    assign lsu_bus_buffer_empty_any = ~(|buf_state[DEPTH-1:0]) &amp; ~ibuf_valid &amp; ~obuf_valid;</span>
<span id="L807"><span class="lineNum">     807</span>              : </span>
<span id="L808"><span class="lineNum">     808</span>              : </span>
<span id="L809"><span class="lineNum">     809</span>              :    // Non blocking ports</span>
<span id="L810"><span class="lineNum">     810</span>              :    assign lsu_nonblock_load_valid_m = lsu_busreq_m &amp; lsu_pkt_m.valid &amp; lsu_pkt_m.load &amp; ~flush_m_up &amp; ~ld_full_hit_m;</span>
<span id="L811"><span class="lineNum">     811</span>              :    assign lsu_nonblock_load_tag_m[DEPTH_LOG2-1:0] = WrPtr0_m[DEPTH_LOG2-1:0];</span>
<span id="L812"><span class="lineNum">     812</span>              :    assign lsu_nonblock_load_inv_r = lsu_nonblock_load_valid_r &amp; ~lsu_commit_r;</span>
<span id="L813"><span class="lineNum">     813</span>              :    assign lsu_nonblock_load_inv_tag_r[DEPTH_LOG2-1:0] = WrPtr0_r[DEPTH_LOG2-1:0];      // r tag needs to be accurate even if there is no invalidate</span>
<span id="L814"><span class="lineNum">     814</span>              : </span>
<span id="L815"><span class="lineNum">     815</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L816"><span class="lineNum">     816</span> <span class="tlaGNC">           2 :       lsu_nonblock_load_data_ready = '0;</span></span>
<span id="L817"><span class="lineNum">     817</span> <span class="tlaGNC">           2 :       lsu_nonblock_load_data_error = '0;</span></span>
<span id="L818"><span class="lineNum">     818</span> <span class="tlaGNC">           2 :       lsu_nonblock_load_data_tag[DEPTH_LOG2-1:0] = '0;</span></span>
<span id="L819"><span class="lineNum">     819</span> <span class="tlaGNC">           2 :       lsu_nonblock_load_data_lo[31:0] = '0;</span></span>
<span id="L820"><span class="lineNum">     820</span> <span class="tlaGNC">           2 :       lsu_nonblock_load_data_hi[31:0] = '0;</span></span>
<span id="L821"><span class="lineNum">     821</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L822"><span class="lineNum">     822</span>              :           // Use buf_rst[i] instead of buf_state_en[i] for timing</span>
<span id="L823"><span class="lineNum">     823</span> <span class="tlaGNC">           8 :           lsu_nonblock_load_data_ready      |= (buf_state[i] == DONE) &amp; ~buf_write[i];</span></span>
<span id="L824"><span class="lineNum">     824</span> <span class="tlaGNC">           8 :           lsu_nonblock_load_data_error      |= (buf_state[i] == DONE) &amp; buf_error[i] &amp; ~buf_write[i];</span></span>
<span id="L825"><span class="lineNum">     825</span> <span class="tlaGNC">           8 :           lsu_nonblock_load_data_tag[DEPTH_LOG2-1:0]   |= DEPTH_LOG2'(i) &amp; {DEPTH_LOG2{((buf_state[i] == DONE) &amp; ~buf_write[i] &amp; (~buf_dual[i] | ~buf_dualhi[i]))}};</span></span>
<span id="L826"><span class="lineNum">     826</span> <span class="tlaGNC">           8 :           lsu_nonblock_load_data_lo[31:0]     |= buf_data[i][31:0] &amp; {32{((buf_state[i] == DONE) &amp; ~buf_write[i] &amp; (~buf_dual[i] | ~buf_dualhi[i]))}};</span></span>
<span id="L827"><span class="lineNum">     827</span> <span class="tlaGNC">           8 :           lsu_nonblock_load_data_hi[31:0]     |= buf_data[i][31:0] &amp; {32{((buf_state[i] == DONE) &amp; ~buf_write[i] &amp; (buf_dual[i] &amp; buf_dualhi[i]))}};</span></span>
<span id="L828"><span class="lineNum">     828</span>              :       end</span>
<span id="L829"><span class="lineNum">     829</span>              :    end</span>
<span id="L830"><span class="lineNum">     830</span>              : </span>
<span id="L831"><span class="lineNum">     831</span>              :    assign lsu_nonblock_addr_offset[1:0] = buf_addr[lsu_nonblock_load_data_tag][1:0];</span>
<span id="L832"><span class="lineNum">     832</span>              :    assign lsu_nonblock_sz[1:0]          = buf_sz[lsu_nonblock_load_data_tag][1:0];</span>
<span id="L833"><span class="lineNum">     833</span>              :    assign lsu_nonblock_unsign           = buf_unsign[lsu_nonblock_load_data_tag];</span>
<span id="L834"><span class="lineNum">     834</span>              :    assign lsu_nonblock_data_unalgn[31:0] = 32'({lsu_nonblock_load_data_hi[31:0], lsu_nonblock_load_data_lo[31:0]} &gt;&gt; 8*lsu_nonblock_addr_offset[1:0]);</span>
<span id="L835"><span class="lineNum">     835</span>              : </span>
<span id="L836"><span class="lineNum">     836</span>              :    assign lsu_nonblock_load_data_valid = lsu_nonblock_load_data_ready &amp; ~lsu_nonblock_load_data_error;</span>
<span id="L837"><span class="lineNum">     837</span>              :    assign lsu_nonblock_load_data[31:0] = ({32{ lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2'b00)}} &amp; {24'b0,lsu_nonblock_data_unalgn[7:0]}) |</span>
<span id="L838"><span class="lineNum">     838</span>              :                                          ({32{ lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2'b01)}} &amp; {16'b0,lsu_nonblock_data_unalgn[15:0]}) |</span>
<span id="L839"><span class="lineNum">     839</span>              :                                          ({32{~lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2'b00)}} &amp; {{24{lsu_nonblock_data_unalgn[7]}}, lsu_nonblock_data_unalgn[7:0]}) |</span>
<span id="L840"><span class="lineNum">     840</span>              :                                          ({32{~lsu_nonblock_unsign &amp; (lsu_nonblock_sz[1:0] == 2'b01)}} &amp; {{16{lsu_nonblock_data_unalgn[15]}},lsu_nonblock_data_unalgn[15:0]}) |</span>
<span id="L841"><span class="lineNum">     841</span>              :                                          ({32{(lsu_nonblock_sz[1:0] == 2'b10)}} &amp; lsu_nonblock_data_unalgn[31:0]);</span>
<span id="L842"><span class="lineNum">     842</span>              : </span>
<span id="L843"><span class="lineNum">     843</span>              :    // Determine if there is a pending return to sideeffect load/store</span>
<span id="L844"><span class="lineNum">     844</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L845"><span class="lineNum">     845</span> <span class="tlaGNC">           2 :       bus_sideeffect_pend = obuf_valid &amp; obuf_sideeffect &amp; dec_tlu_sideeffect_posted_disable;</span></span>
<span id="L846"><span class="lineNum">     846</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L847"><span class="lineNum">     847</span> <span class="tlaGNC">           8 :          bus_sideeffect_pend |= ((buf_state[i] == RESP) &amp; buf_sideeffect[i] &amp; dec_tlu_sideeffect_posted_disable);</span></span>
<span id="L848"><span class="lineNum">     848</span>              :       end</span>
<span id="L849"><span class="lineNum">     849</span>              :    end</span>
<span id="L850"><span class="lineNum">     850</span>              : </span>
<span id="L851"><span class="lineNum">     851</span>              :    // We have no ordering rules for AXI. Need to check outstanding trxns to same address for AXI</span>
<span id="L852"><span class="lineNum">     852</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L853"><span class="lineNum">     853</span> <span class="tlaGNC">           2 :       bus_addr_match_pending = '0;</span></span>
<span id="L854"><span class="lineNum">     854</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L855"><span class="lineNum">     855</span> <span class="tlaGNC">           8 :          bus_addr_match_pending |= (obuf_valid &amp; (obuf_addr[31:3] == buf_addr[i][31:3]) &amp; (buf_state[i] == RESP) &amp; ~((obuf_tag0 == (pt.LSU_BUS_TAG)'(i)) | (obuf_merge &amp; (obuf_tag1 == (pt.LSU_BUS_TAG)'(i)))));</span></span>
<span id="L856"><span class="lineNum">     856</span>              :       end</span>
<span id="L857"><span class="lineNum">     857</span>              :    end</span>
<span id="L858"><span class="lineNum">     858</span>              : </span>
<span id="L859"><span class="lineNum">     859</span>              :    // Generic bus signals</span>
<span id="L860"><span class="lineNum">     860</span>              :    assign bus_cmd_ready                      = obuf_write ? ((obuf_cmd_done | obuf_data_done) ? (obuf_cmd_done ? lsu_axi_wready : lsu_axi_awready) : (lsu_axi_awready &amp; lsu_axi_wready)) : lsu_axi_arready;</span>
<span id="L861"><span class="lineNum">     861</span>              :    assign bus_wcmd_sent                      = lsu_axi_awvalid &amp; lsu_axi_awready;</span>
<span id="L862"><span class="lineNum">     862</span>              :    assign bus_wdata_sent                     = lsu_axi_wvalid &amp; lsu_axi_wready;</span>
<span id="L863"><span class="lineNum">     863</span>              :    assign bus_cmd_sent                       = ((obuf_cmd_done | bus_wcmd_sent) &amp; (obuf_data_done | bus_wdata_sent)) | (lsu_axi_arvalid &amp; lsu_axi_arready);</span>
<span id="L864"><span class="lineNum">     864</span>              : </span>
<span id="L865"><span class="lineNum">     865</span>              :    assign bus_rsp_read                       = lsu_axi_rvalid &amp; lsu_axi_rready;</span>
<span id="L866"><span class="lineNum">     866</span>              :    assign bus_rsp_write                      = lsu_axi_bvalid &amp; lsu_axi_bready;</span>
<span id="L867"><span class="lineNum">     867</span>              :    assign bus_rsp_read_tag[pt.LSU_BUS_TAG-1:0]  = lsu_axi_rid[pt.LSU_BUS_TAG-1:0];</span>
<span id="L868"><span class="lineNum">     868</span>              :    assign bus_rsp_write_tag[pt.LSU_BUS_TAG-1:0] = lsu_axi_bid[pt.LSU_BUS_TAG-1:0];</span>
<span id="L869"><span class="lineNum">     869</span>              :    assign bus_rsp_write_error                = bus_rsp_write &amp; (lsu_axi_bresp[1:0] != 2'b0);</span>
<span id="L870"><span class="lineNum">     870</span>              :    assign bus_rsp_read_error                 = bus_rsp_read  &amp; (lsu_axi_rresp[1:0] != 2'b0);</span>
<span id="L871"><span class="lineNum">     871</span>              :    assign bus_rsp_rdata[63:0]                = lsu_axi_rdata[63:0];</span>
<span id="L872"><span class="lineNum">     872</span>              : </span>
<span id="L873"><span class="lineNum">     873</span>              :    // AXI command signals</span>
<span id="L874"><span class="lineNum">     874</span>              :    assign lsu_axi_awvalid               = obuf_valid &amp; obuf_write &amp; ~obuf_cmd_done &amp; ~bus_addr_match_pending;</span>
<span id="L875"><span class="lineNum">     875</span>              :    assign lsu_axi_awid[pt.LSU_BUS_TAG-1:0] = (pt.LSU_BUS_TAG)'(obuf_tag0);</span>
<span id="L876"><span class="lineNum">     876</span>              :    assign lsu_axi_awaddr[31:0]          = obuf_sideeffect ? obuf_addr[31:0] : {obuf_addr[31:3],3'b0};</span>
<span id="L877"><span class="lineNum">     877</span>              :    assign lsu_axi_awsize[2:0]           = obuf_sideeffect ? {1'b0, obuf_sz[1:0]} : 3'b011;</span>
<span id="L878"><span class="lineNum">     878</span>              :    assign lsu_axi_awprot[2:0]           = 3'b001;</span>
<span id="L879"><span class="lineNum">     879</span>              :    assign lsu_axi_awcache[3:0]          = obuf_sideeffect ? 4'b0 : 4'b1111;</span>
<span id="L880"><span class="lineNum">     880</span>              :    assign lsu_axi_awregion[3:0]         = obuf_addr[31:28];</span>
<span id="L881"><span class="lineNum">     881</span>              :    assign lsu_axi_awlen[7:0]            = '0;</span>
<span id="L882"><span class="lineNum">     882</span>              :    assign lsu_axi_awburst[1:0]          = 2'b01;</span>
<span id="L883"><span class="lineNum">     883</span>              :    assign lsu_axi_awqos[3:0]            = '0;</span>
<span id="L884"><span class="lineNum">     884</span>              :    assign lsu_axi_awlock                = '0;</span>
<span id="L885"><span class="lineNum">     885</span>              : </span>
<span id="L886"><span class="lineNum">     886</span>              :    assign lsu_axi_wvalid                = obuf_valid &amp; obuf_write &amp; ~obuf_data_done &amp; ~bus_addr_match_pending;</span>
<span id="L887"><span class="lineNum">     887</span>              :    assign lsu_axi_wstrb[7:0]            = obuf_byteen[7:0] &amp; {8{obuf_write}};</span>
<span id="L888"><span class="lineNum">     888</span>              :    assign lsu_axi_wdata[63:0]           = obuf_data[63:0];</span>
<span id="L889"><span class="lineNum">     889</span>              :    assign lsu_axi_wlast                 = '1;</span>
<span id="L890"><span class="lineNum">     890</span>              : </span>
<span id="L891"><span class="lineNum">     891</span>              :    assign lsu_axi_arvalid               = obuf_valid &amp; ~obuf_write &amp; ~obuf_nosend &amp; ~bus_addr_match_pending;</span>
<span id="L892"><span class="lineNum">     892</span>              :    assign lsu_axi_arid[pt.LSU_BUS_TAG-1:0] = (pt.LSU_BUS_TAG)'(obuf_tag0);</span>
<span id="L893"><span class="lineNum">     893</span>              :    assign lsu_axi_araddr[31:0]          = obuf_sideeffect ? obuf_addr[31:0] : {obuf_addr[31:3],3'b0};</span>
<span id="L894"><span class="lineNum">     894</span>              :    assign lsu_axi_arsize[2:0]           = obuf_sideeffect ? {1'b0, obuf_sz[1:0]} : 3'b011;</span>
<span id="L895"><span class="lineNum">     895</span>              :    assign lsu_axi_arprot[2:0]           = 3'b001;</span>
<span id="L896"><span class="lineNum">     896</span>              :    assign lsu_axi_arcache[3:0]          = obuf_sideeffect ? 4'b0 : 4'b1111;</span>
<span id="L897"><span class="lineNum">     897</span>              :    assign lsu_axi_arregion[3:0]         = obuf_addr[31:28];</span>
<span id="L898"><span class="lineNum">     898</span>              :    assign lsu_axi_arlen[7:0]            = '0;</span>
<span id="L899"><span class="lineNum">     899</span>              :    assign lsu_axi_arburst[1:0]          = 2'b01;</span>
<span id="L900"><span class="lineNum">     900</span>              :    assign lsu_axi_arqos[3:0]            = '0;</span>
<span id="L901"><span class="lineNum">     901</span>              :    assign lsu_axi_arlock                = '0;</span>
<span id="L902"><span class="lineNum">     902</span>              : </span>
<span id="L903"><span class="lineNum">     903</span>              :    assign lsu_axi_bready = 1;</span>
<span id="L904"><span class="lineNum">     904</span>              :    assign lsu_axi_rready = 1;</span>
<span id="L905"><span class="lineNum">     905</span>              : </span>
<span id="L906"><span class="lineNum">     906</span> <span class="tlaGNC">           2 :    always_comb begin</span></span>
<span id="L907"><span class="lineNum">     907</span> <span class="tlaGNC">           2 :       lsu_imprecise_error_store_any = '0;</span></span>
<span id="L908"><span class="lineNum">     908</span> <span class="tlaGNC">           2 :       lsu_imprecise_error_store_tag = '0;</span></span>
<span id="L909"><span class="lineNum">     909</span> <span class="tlaGNC">           2 :       for (int i=0; i&lt;DEPTH; i++) begin</span></span>
<span id="L910"><span class="lineNum">     910</span> <span class="tlaGNC">           8 :          lsu_imprecise_error_store_any |= lsu_bus_clk_en_q &amp; (buf_state[i] == DONE) &amp; buf_error[i] &amp; buf_write[i];</span></span>
<span id="L911"><span class="lineNum">     911</span> <span class="tlaGNC">           8 :          lsu_imprecise_error_store_tag |= DEPTH_LOG2'(i) &amp; {DEPTH_LOG2{((buf_state[i] == DONE) &amp; buf_error[i] &amp; buf_write[i])}};</span></span>
<span id="L912"><span class="lineNum">     912</span>              :       end</span>
<span id="L913"><span class="lineNum">     913</span>              :    end</span>
<span id="L914"><span class="lineNum">     914</span>              :    assign lsu_imprecise_error_load_any       = lsu_nonblock_load_data_error &amp; ~lsu_imprecise_error_store_any;   // This is to make sure we send only one imprecise error for load/store</span>
<span id="L915"><span class="lineNum">     915</span>              :    assign lsu_imprecise_error_addr_any[31:0] = lsu_imprecise_error_store_any ? buf_addr[lsu_imprecise_error_store_tag[DEPTH_LOG2-1:0]] : buf_addr[lsu_nonblock_load_data_tag[DEPTH_LOG2-1:0]];</span>
<span id="L916"><span class="lineNum">     916</span>              : </span>
<span id="L917"><span class="lineNum">     917</span>              :    // PMU signals</span>
<span id="L918"><span class="lineNum">     918</span>              :    assign lsu_pmu_bus_trxn  = (lsu_axi_awvalid &amp; lsu_axi_awready) | (lsu_axi_wvalid &amp; lsu_axi_wready) | (lsu_axi_arvalid &amp; lsu_axi_arready);</span>
<span id="L919"><span class="lineNum">     919</span>              :    assign lsu_pmu_bus_misaligned = lsu_busreq_r &amp; ldst_dual_r &amp; lsu_commit_r;</span>
<span id="L920"><span class="lineNum">     920</span>              :    assign lsu_pmu_bus_error = lsu_imprecise_error_load_any | lsu_imprecise_error_store_any;</span>
<span id="L921"><span class="lineNum">     921</span>              :    assign lsu_pmu_bus_busy  = (lsu_axi_awvalid &amp; ~lsu_axi_awready) | (lsu_axi_wvalid &amp; ~lsu_axi_wready) | (lsu_axi_arvalid &amp; ~lsu_axi_arready);</span>
<span id="L922"><span class="lineNum">     922</span>              : </span>
<span id="L923"><span class="lineNum">     923</span>              :    rvdff_fpga #(.WIDTH(1))               lsu_axi_awvalid_ff (.din(lsu_axi_awvalid),                .dout(lsu_axi_awvalid_q),                .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L924"><span class="lineNum">     924</span>              :    rvdff_fpga #(.WIDTH(1))               lsu_axi_awready_ff (.din(lsu_axi_awready),                .dout(lsu_axi_awready_q),                .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L925"><span class="lineNum">     925</span>              :    rvdff_fpga #(.WIDTH(1))               lsu_axi_wvalid_ff  (.din(lsu_axi_wvalid),                 .dout(lsu_axi_wvalid_q),                 .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L926"><span class="lineNum">     926</span>              :    rvdff_fpga #(.WIDTH(1))               lsu_axi_wready_ff  (.din(lsu_axi_wready),                 .dout(lsu_axi_wready_q),                 .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L927"><span class="lineNum">     927</span>              :    rvdff_fpga #(.WIDTH(1))               lsu_axi_arvalid_ff (.din(lsu_axi_arvalid),                .dout(lsu_axi_arvalid_q),                .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L928"><span class="lineNum">     928</span>              :    rvdff_fpga #(.WIDTH(1))               lsu_axi_arready_ff (.din(lsu_axi_arready),                .dout(lsu_axi_arready_q),                .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L929"><span class="lineNum">     929</span>              : </span>
<span id="L930"><span class="lineNum">     930</span>              :    rvdff_fpga  #(.WIDTH(1))              lsu_axi_bvalid_ff  (.din(lsu_axi_bvalid),                 .dout(lsu_axi_bvalid_q),                 .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L931"><span class="lineNum">     931</span>              :    rvdff_fpga  #(.WIDTH(1))              lsu_axi_bready_ff  (.din(lsu_axi_bready),                 .dout(lsu_axi_bready_q),                 .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L932"><span class="lineNum">     932</span>              :    rvdff_fpga  #(.WIDTH(2))              lsu_axi_bresp_ff   (.din(lsu_axi_bresp[1:0]),             .dout(lsu_axi_bresp_q[1:0]),             .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L933"><span class="lineNum">     933</span>              :    rvdff_fpga  #(.WIDTH(pt.LSU_BUS_TAG)) lsu_axi_bid_ff     (.din(lsu_axi_bid[pt.LSU_BUS_TAG-1:0]),.dout(lsu_axi_bid_q[pt.LSU_BUS_TAG-1:0]),.clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L934"><span class="lineNum">     934</span>              :    rvdffe      #(.WIDTH(64))             lsu_axi_rdata_ff   (.din(lsu_axi_rdata[63:0]),            .dout(lsu_axi_rdata_q[63:0]),            .en((lsu_axi_rvalid | clk_override) &amp; lsu_bus_clk_en), .*);</span>
<span id="L935"><span class="lineNum">     935</span>              : </span>
<span id="L936"><span class="lineNum">     936</span>              :    rvdff_fpga  #(.WIDTH(1))              lsu_axi_rvalid_ff  (.din(lsu_axi_rvalid),                 .dout(lsu_axi_rvalid_q),                 .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L937"><span class="lineNum">     937</span>              :    rvdff_fpga  #(.WIDTH(1))              lsu_axi_rready_ff  (.din(lsu_axi_rready),                 .dout(lsu_axi_rready_q),                 .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L938"><span class="lineNum">     938</span>              :    rvdff_fpga  #(.WIDTH(2))              lsu_axi_rresp_ff   (.din(lsu_axi_rresp[1:0]),             .dout(lsu_axi_rresp_q[1:0]),             .clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L939"><span class="lineNum">     939</span>              :    rvdff_fpga  #(.WIDTH(pt.LSU_BUS_TAG)) lsu_axi_rid_ff     (.din(lsu_axi_rid[pt.LSU_BUS_TAG-1:0]),.dout(lsu_axi_rid_q[pt.LSU_BUS_TAG-1:0]),.clk(lsu_busm_clk), .clken(lsu_busm_clken), .rawclk(clk), .*);</span>
<span id="L940"><span class="lineNum">     940</span>              : </span>
<span id="L941"><span class="lineNum">     941</span>              :    rvdff #(.WIDTH(DEPTH_LOG2)) lsu_WrPtr0_rff (.din(WrPtr0_m), .dout(WrPtr0_r), .clk(lsu_c2_r_clk), .*);</span>
<span id="L942"><span class="lineNum">     942</span>              :    rvdff #(.WIDTH(DEPTH_LOG2)) lsu_WrPtr1_rff (.din(WrPtr1_m), .dout(WrPtr1_r), .clk(lsu_c2_r_clk), .*);</span>
<span id="L943"><span class="lineNum">     943</span>              : </span>
<span id="L944"><span class="lineNum">     944</span>              :    rvdff #(.WIDTH(1)) lsu_busreq_rff (.din(lsu_busreq_m &amp; ~flush_r &amp; ~ld_full_hit_m),      .dout(lsu_busreq_r), .clk(lsu_c2_r_clk), .*);</span>
<span id="L945"><span class="lineNum">     945</span>              :    rvdff #(.WIDTH(1)) lsu_nonblock_load_valid_rff  (.din(lsu_nonblock_load_valid_m),  .dout(lsu_nonblock_load_valid_r), .clk(lsu_c2_r_clk), .*);</span>
<span id="L946"><span class="lineNum">     946</span>              : </span>
<span id="L947"><span class="lineNum">     947</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L948"><span class="lineNum">     948</span>              : </span>
<span id="L949"><span class="lineNum">     949</span>              :    for (genvar i=0; i&lt;4; i++) begin: GenByte</span>
<span id="L950"><span class="lineNum">     950</span>              :       assert_ld_byte_hitvecfn_lo_onehot: assert #0 ($onehot0(ld_byte_hitvecfn_lo[i][DEPTH-1:0]));</span>
<span id="L951"><span class="lineNum">     951</span>              :       assert_ld_byte_hitvecfn_hi_onehot: assert #0 ($onehot0(ld_byte_hitvecfn_hi[i][DEPTH-1:0]));</span>
<span id="L952"><span class="lineNum">     952</span>              :    end</span>
<span id="L953"><span class="lineNum">     953</span>              : </span>
<span id="L954"><span class="lineNum">     954</span>              :    for (genvar i=0; i&lt;DEPTH; i++) begin: GenAssertAge</span>
<span id="L955"><span class="lineNum">     955</span>              :       assert_bufempty_agevec: assert #0 (~(lsu_bus_buffer_empty_any &amp; |(buf_age[i])));</span>
<span id="L956"><span class="lineNum">     956</span>              :    end</span>
<span id="L957"><span class="lineNum">     957</span>              : </span>
<span id="L958"><span class="lineNum">     958</span>              :    assert_CmdPtr0Dec_onehot: assert #0 ($onehot0(CmdPtr0Dec[DEPTH-1:0] &amp; ~{DEPTH{dec_tlu_force_halt}}));</span>
<span id="L959"><span class="lineNum">     959</span>              :    assert_CmdPtr1Dec_onehot: assert #0 ($onehot0(CmdPtr1Dec[DEPTH-1:0] &amp; ~{DEPTH{dec_tlu_force_halt}}));</span>
<span id="L960"><span class="lineNum">     960</span>              : </span>
<span id="L961"><span class="lineNum">     961</span>              : `endif</span>
<span id="L962"><span class="lineNum">     962</span>              : </span>
<span id="L963"><span class="lineNum">     963</span>              : endmodule // el2_lsu_bus_buffer</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
