
*** Running vivado
    with args -log yolo_layer_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source yolo_layer_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source yolo_layer_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/hht/gzb/DNN330/ppa/pp717/uart_ddr1/IPfor690t'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top yolo_layer_top -part xc7vx690tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'uut_clk_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512.dcp' for cell 'uut_NMS/uut_output_buffer/uut_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/bram32_512/bram32_512.dcp' for cell 'uut_position_resolution/uut_box1_ram/uut_cls1_2_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/div_gen/div_gen.dcp' for cell 'uut_position_resolution/uut_rc_decode_pos/uut_div_gen1'
INFO: [Project 1-454] Reading design checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/ExpROM/ExpROM.dcp' for cell 'uut_position_resolution/uut_rc_decode_pos/uut_decode_unit1/uut_exponent_h/uut_expROM'
INFO: [Netlist 29-17] Analyzing 5270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_1/U0'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_1/U0'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_2/U0'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/FIFO_W96_D512/FIFO_W96_D512.xdc] for cell 'uut_NMS/uut_output_buffer/uut_fifo_2/U0'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'uut_clk_gen/inst'
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'uut_clk_gen/inst'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uut_clk_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2748.348 ; gain = 808.336 ; free physical = 100789 ; free virtual = 122506
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uut_clk_gen/inst'
Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc]
WARNING: [Constraints 18-619] A clock with name 'diff_clock_rtl_clk_p' already exists, overwriting the previous clock with the same name. [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc:3]
Finished Parsing XDC File [/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.srcs/constrs_1/new/IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.348 ; gain = 0.000 ; free physical = 100890 ; free virtual = 122607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2749.348 ; gain = 1393.855 ; free physical = 100889 ; free virtual = 122606
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2821.383 ; gain = 64.031 ; free physical = 100880 ; free virtual = 122597

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b60f49ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.383 ; gain = 0.000 ; free physical = 100789 ; free virtual = 122506

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 52 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15fad13a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100810 ; free virtual = 122527
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 28 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1496a17d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100809 ; free virtual = 122527
INFO: [Opt 31-389] Phase Constant propagation created 62 cells and removed 100 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b5f12ab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100803 ; free virtual = 122520
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 228 cells
INFO: [Opt 31-1021] In phase Sweep, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG uut_clk_gen/inst/clk_out1_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net uut_clk_gen/inst/clk_out1_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 148a43d35

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100804 ; free virtual = 122522
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19c1ea57e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100803 ; free virtual = 122521
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 149a0c2fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100804 ; free virtual = 122522
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              28  |                                              9  |
|  Constant propagation         |              62  |             100  |                                              8  |
|  Sweep                        |               0  |             228  |                                             20  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100804 ; free virtual = 122522
Ending Logic Optimization Task | Checksum: 1ca0561db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2859.367 ; gain = 0.000 ; free physical = 100804 ; free virtual = 122522

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.200 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 23 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: d6ce7070

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100701 ; free virtual = 122418
Ending Power Optimization Task | Checksum: d6ce7070

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3456.199 ; gain = 596.832 ; free physical = 100743 ; free virtual = 122461

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 96dec166

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100741 ; free virtual = 122459
Ending Final Cleanup Task | Checksum: 96dec166

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100741 ; free virtual = 122458

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100741 ; free virtual = 122458
Ending Netlist Obfuscation Task | Checksum: 96dec166

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100741 ; free virtual = 122459
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 3456.199 ; gain = 706.852 ; free physical = 100741 ; free virtual = 122459
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100742 ; free virtual = 122459
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100739 ; free virtual = 122460
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100731 ; free virtual = 122456
INFO: [Common 17-1381] The checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100731 ; free virtual = 122458
INFO: [runtcl-4] Executing : report_drc -file yolo_layer_top_drc_opted.rpt -pb yolo_layer_top_drc_opted.pb -rpx yolo_layer_top_drc_opted.rpx
Command: report_drc -file yolo_layer_top_drc_opted.rpt -pb yolo_layer_top_drc_opted.pb -rpx yolo_layer_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100722 ; free virtual = 122449
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 56fc46ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100722 ; free virtual = 122449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100722 ; free virtual = 122449

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11690a53c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100634 ; free virtual = 122361

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a791da3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100541 ; free virtual = 122269

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a791da3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100541 ; free virtual = 122269
Phase 1 Placer Initialization | Checksum: 12a791da3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100541 ; free virtual = 122269

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bee8db8e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100497 ; free virtual = 122225

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100414 ; free virtual = 122143

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ad5ca07e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:32 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100416 ; free virtual = 122145
Phase 2 Global Placement | Checksum: 112e8f21f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:33 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100424 ; free virtual = 122152

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 112e8f21f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:33 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100427 ; free virtual = 122155

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8340a04

Time (s): cpu = 00:01:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100400 ; free virtual = 122128

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19c0159fc

Time (s): cpu = 00:01:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100400 ; free virtual = 122128

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196a1ba8b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100400 ; free virtual = 122128

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11537ec99

Time (s): cpu = 00:01:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100360 ; free virtual = 122088

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a3954632

Time (s): cpu = 00:01:33 ; elapsed = 00:00:45 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100360 ; free virtual = 122088

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17eff6c01

Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100361 ; free virtual = 122089
Phase 3 Detail Placement | Checksum: 17eff6c01

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100361 ; free virtual = 122089

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11ba7e51c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net uut_sys_rst/rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11ba7e51c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100390 ; free virtual = 122119
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.521. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dbd42213

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100389 ; free virtual = 122117
Phase 4.1 Post Commit Optimization | Checksum: dbd42213

Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100389 ; free virtual = 122117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dbd42213

Time (s): cpu = 00:01:50 ; elapsed = 00:00:54 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100405 ; free virtual = 122133

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dbd42213

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100405 ; free virtual = 122133

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100406 ; free virtual = 122134
Phase 4.4 Final Placement Cleanup | Checksum: ecba0bd5

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100406 ; free virtual = 122134
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ecba0bd5

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100406 ; free virtual = 122134
Ending Placer Task | Checksum: c551c5d6

Time (s): cpu = 00:01:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100546 ; free virtual = 122275
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:56 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100546 ; free virtual = 122275
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100546 ; free virtual = 122275
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100516 ; free virtual = 122267
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100461 ; free virtual = 122263
INFO: [Common 17-1381] The checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100524 ; free virtual = 122270
INFO: [runtcl-4] Executing : report_io -file yolo_layer_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100484 ; free virtual = 122230
INFO: [runtcl-4] Executing : report_utilization -file yolo_layer_top_utilization_placed.rpt -pb yolo_layer_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file yolo_layer_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100525 ; free virtual = 122271
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100495 ; free virtual = 122242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100465 ; free virtual = 122234
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100407 ; free virtual = 122228
INFO: [Common 17-1381] The checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3456.199 ; gain = 0.000 ; free physical = 100469 ; free virtual = 122234
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 827f5f46 ConstDB: 0 ShapeSum: 42d26690 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113c58087

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3622.266 ; gain = 166.066 ; free physical = 100036 ; free virtual = 121801
Post Restoration Checksum: NetGraph: f6b2ad9b NumContArr: 1d12d2ec Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113c58087

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3622.266 ; gain = 166.066 ; free physical = 100041 ; free virtual = 121805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113c58087

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3670.480 ; gain = 214.281 ; free physical = 99974 ; free virtual = 121738

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113c58087

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3670.480 ; gain = 214.281 ; free physical = 99974 ; free virtual = 121738
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16034971c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 3748.184 ; gain = 291.984 ; free physical = 99938 ; free virtual = 121702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.674  | TNS=0.000  | WHS=-0.436 | THS=-1121.236|

Phase 2 Router Initialization | Checksum: 1726ed004

Time (s): cpu = 00:01:13 ; elapsed = 00:00:41 . Memory (MB): peak = 3748.184 ; gain = 291.984 ; free physical = 99927 ; free virtual = 121692

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d263dac1

Time (s): cpu = 00:01:26 ; elapsed = 00:00:47 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99893 ; free virtual = 121658

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2546
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.036  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 588455a7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99896 ; free virtual = 121661
Phase 4 Rip-up And Reroute | Checksum: 588455a7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99896 ; free virtual = 121661

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 588455a7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99896 ; free virtual = 121661

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 588455a7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99896 ; free virtual = 121661
Phase 5 Delay and Skew Optimization | Checksum: 588455a7

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99896 ; free virtual = 121661

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d673125a

Time (s): cpu = 00:01:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99898 ; free virtual = 121662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.050  | TNS=0.000  | WHS=0.070  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d673125a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99898 ; free virtual = 121662
Phase 6 Post Hold Fix | Checksum: d673125a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99898 ; free virtual = 121662

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.6445 %
  Global Horizontal Routing Utilization  = 1.98436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 6b4a4d4f

Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99893 ; free virtual = 121658

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 6b4a4d4f

Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99891 ; free virtual = 121656

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f2695c5c

Time (s): cpu = 00:01:49 ; elapsed = 00:00:59 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99890 ; free virtual = 121655

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.070  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 11f490371

Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 99886 ; free virtual = 121650
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 100255 ; free virtual = 122019

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:02 . Memory (MB): peak = 3854.832 ; gain = 398.633 ; free physical = 100255 ; free virtual = 122019
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3854.832 ; gain = 0.000 ; free physical = 100255 ; free virtual = 122019
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3854.832 ; gain = 0.000 ; free physical = 100227 ; free virtual = 122014
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3854.832 ; gain = 0.000 ; free physical = 100151 ; free virtual = 122008
INFO: [Common 17-1381] The checkpoint '/home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3854.832 ; gain = 0.000 ; free physical = 100223 ; free virtual = 122010
INFO: [runtcl-4] Executing : report_drc -file yolo_layer_top_drc_routed.rpt -pb yolo_layer_top_drc_routed.pb -rpx yolo_layer_top_drc_routed.rpx
Command: report_drc -file yolo_layer_top_drc_routed.rpt -pb yolo_layer_top_drc_routed.pb -rpx yolo_layer_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file yolo_layer_top_methodology_drc_routed.rpt -pb yolo_layer_top_methodology_drc_routed.pb -rpx yolo_layer_top_methodology_drc_routed.rpx
Command: report_methodology -file yolo_layer_top_methodology_drc_routed.rpt -pb yolo_layer_top_methodology_drc_routed.pb -rpx yolo_layer_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hht/gzb/DNN330/ppa/pp717/dnn_690t/dnn_690t.runs/impl_4/yolo_layer_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file yolo_layer_top_power_routed.rpt -pb yolo_layer_top_power_summary_routed.pb -rpx yolo_layer_top_power_routed.rpx
Command: report_power -file yolo_layer_top_power_routed.rpt -pb yolo_layer_top_power_summary_routed.pb -rpx yolo_layer_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file yolo_layer_top_route_status.rpt -pb yolo_layer_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file yolo_layer_top_timing_summary_routed.rpt -pb yolo_layer_top_timing_summary_routed.pb -rpx yolo_layer_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file yolo_layer_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file yolo_layer_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file yolo_layer_top_bus_skew_routed.rpt -pb yolo_layer_top_bus_skew_routed.pb -rpx yolo_layer_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 11:38:40 2023...
