\hypertarget{struct_l_p_t_m_r___mem_map}{}\section{L\+P\+T\+M\+R\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_p_t_m_r___mem_map}\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}{C\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}{P\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}{C\+MR}
\item 
uint32\+\_\+t \hyperlink{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}{C\+NR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+MR -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}\label{struct_l_p_t_m_r___mem_map_a28ac745e518d40e34527f5cf70f75d70}} 
\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+MR@{C\+MR}}
\index{C\+MR@{C\+MR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+MR}{CMR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+MR}

Low Power Timer Compare Register, offset\+: 0x8 \mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}\label{struct_l_p_t_m_r___mem_map_adda036ea26ea5cc89d7957779c5680f0}} 
\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+NR@{C\+NR}}
\index{C\+NR@{C\+NR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+NR}{CNR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+NR}

Low Power Timer Counter Register, offset\+: 0xC \mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}\label{struct_l_p_t_m_r___mem_map_a4dcb593756f09d67e3d064d95e3f2d68}} 
\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+C\+SR}

Low Power Timer Control Status Register, offset\+: 0x0 \mbox{\Hypertarget{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}\label{struct_l_p_t_m_r___mem_map_a05f0c5c90722e5a1757c262c818d2462}} 
\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}!P\+SR@{P\+SR}}
\index{P\+SR@{P\+SR}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+SR}{PSR}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+::\+P\+SR}

Low Power Timer Prescale Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
